Total verification running time: 00:01:10
Result: Proved
Path: Dfs/main.p4

[P4 + P4LTL->Boogie]:
P4LTL parsing result: ([]((AP((meta.local_metadata.is_completed == 0)) ==> (([](AP((meta.local_metadata.is_completed == 0)))) || (AP((meta.local_metadata.is_completed == 0)) U AP((meta.local_metadata.out_port == meta.local_metadata.pkt_par)))))))

P4LTL parsing result: ([](AP((valid(hdr.dfsTag) && ((meta.local_metadata.out_port != 0) || (meta.local_metadata.pkt_par != 0))))))

//#LTLProperty:
 ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
//#LTLFairness:
 ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
backend cpu time 0.007686 s
program cpu time 0.373865 s

[Boogie Line Num]
976 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-02-06 18:46:48,237 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-02-06 18:46:48,238 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-02-06 18:46:48,259 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-02-06 18:46:48,260 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-02-06 18:46:48,261 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-02-06 18:46:48,261 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-02-06 18:46:48,263 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-02-06 18:46:48,264 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-02-06 18:46:48,264 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-02-06 18:46:48,265 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-02-06 18:46:48,266 INFO  L184        SettingsManager]: BÃ¼chi Program Product provides no preferences, ignoring...
[2023-02-06 18:46:48,266 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-02-06 18:46:48,266 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-02-06 18:46:48,267 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-02-06 18:46:48,268 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-02-06 18:46:48,268 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-02-06 18:46:48,269 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-02-06 18:46:48,269 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-02-06 18:46:48,270 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-02-06 18:46:48,271 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-02-06 18:46:48,272 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-02-06 18:46:48,273 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-02-06 18:46:48,274 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-02-06 18:46:48,275 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-02-06 18:46:48,275 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-02-06 18:46:48,276 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-02-06 18:46:48,276 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-02-06 18:46:48,276 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-02-06 18:46:48,277 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-02-06 18:46:48,278 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-02-06 18:46:48,278 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-02-06 18:46:48,279 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-02-06 18:46:48,279 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-02-06 18:46:48,280 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-02-06 18:46:48,281 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-02-06 18:46:48,282 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-02-06 18:46:48,282 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-02-06 18:46:48,282 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-02-06 18:46:48,283 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-02-06 18:46:48,283 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-02-06 18:46:48,284 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-02-06 18:46:48,284 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-02-06 18:46:48,285 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-02-06 18:46:48,300 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-02-06 18:46:48,300 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-02-06 18:46:48,301 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-02-06 18:46:48,301 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-02-06 18:46:48,301 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-02-06 18:46:48,301 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-02-06 18:46:48,301 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-02-06 18:46:48,301 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-02-06 18:46:48,301 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-02-06 18:46:48,301 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-02-06 18:46:48,302 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-02-06 18:46:48,302 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-02-06 18:46:48,302 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-02-06 18:46:48,302 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-02-06 18:46:48,302 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-02-06 18:46:48,302 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-02-06 18:46:48,302 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-02-06 18:46:48,302 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-02-06 18:46:48,302 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-02-06 18:46:48,302 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-02-06 18:46:48,302 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-02-06 18:46:48,302 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-02-06 18:46:48,302 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-02-06 18:46:48,302 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-02-06 18:46:48,303 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-02-06 18:46:48,303 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-02-06 18:46:48,303 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-02-06 18:46:48,303 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-02-06 18:46:48,303 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-02-06 18:46:48,512 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-02-06 18:46:48,532 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-02-06 18:46:48,534 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-02-06 18:46:48,535 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-02-06 18:46:48,536 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-02-06 18:46:48,537 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-02-06 18:46:48,537 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-02-06 18:46:48,594 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-02-06 18:46:48,596 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-02-06 18:46:48,597 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-02-06 18:46:48,597 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-02-06 18:46:48,597 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-02-06 18:46:48,609 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:46:48" (1/1) ...
[2023-02-06 18:46:48,612 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:46:48" (1/1) ...
[2023-02-06 18:46:48,626 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:46:48" (1/1) ...
[2023-02-06 18:46:48,627 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:46:48" (1/1) ...
[2023-02-06 18:46:48,635 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:46:48" (1/1) ...
[2023-02-06 18:46:48,639 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:46:48" (1/1) ...
[2023-02-06 18:46:48,646 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:46:48" (1/1) ...
[2023-02-06 18:46:48,649 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-02-06 18:46:48,650 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-02-06 18:46:48,650 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-02-06 18:46:48,653 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-02-06 18:46:48,657 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:46:48" (1/1) ...
[2023-02-06 18:46:48,660 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-02-06 18:46:48,660 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-02-06 18:46:48,660 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
Token: (
Token: []
Token: (
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: ==>
Token: (
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: ||
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: U
Token: AP
Token: (
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 18:46:48,669 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-02-06 18:46:48,669 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](( AP(_p4ltl_1==true) ==> ( ( [](AP(_p4ltl_1==true)) ) || ( AP(_p4ltl_1==true) U AP(_p4ltl_0==true) ) ) )) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 18:46:48,672 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-02-06 18:46:48,672 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-02-06 18:46:48,672 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: hdr.dfsTag.valid
Token: ==
Token: true
Token: &&
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: ||
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 18:46:48,673 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-02-06 18:46:48,673 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( hdr.dfsTag.valid==true && ( _p4ltl_3==true || _p4ltl_2==true ) ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 18:46:48,675 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 18:46:48,675 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 18:46:48,676 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 06:46:48 PropertyContainer
[2023-02-06 18:46:48,676 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-02-06 18:46:48,676 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-02-06 18:46:48,676 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-02-06 18:46:48,677 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-02-06 18:46:48,678 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:46:48" (1/2) ...
[2023-02-06 18:46:48,684 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:46:48,748 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-02-06 18:46:48,748 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-02-06 18:46:48,748 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-02-06 18:46:48,748 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_18 given in one single declaration
[2023-02-06 18:46:48,748 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_18
[2023-02-06 18:46:48,748 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_18
[2023-02-06 18:46:48,748 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_19 given in one single declaration
[2023-02-06 18:46:48,748 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_19
[2023-02-06 18:46:48,748 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_19
[2023-02-06 18:46:48,749 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_20 given in one single declaration
[2023-02-06 18:46:48,749 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_20
[2023-02-06 18:46:48,749 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_20
[2023-02-06 18:46:48,749 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_21 given in one single declaration
[2023-02-06 18:46:48,749 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_21
[2023-02-06 18:46:48,749 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_21
[2023-02-06 18:46:48,749 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_22 given in one single declaration
[2023-02-06 18:46:48,749 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_22
[2023-02-06 18:46:48,750 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_22
[2023-02-06 18:46:48,750 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_23 given in one single declaration
[2023-02-06 18:46:48,750 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_23
[2023-02-06 18:46:48,752 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_23
[2023-02-06 18:46:48,752 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_24 given in one single declaration
[2023-02-06 18:46:48,752 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_24
[2023-02-06 18:46:48,752 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_24
[2023-02-06 18:46:48,753 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_25 given in one single declaration
[2023-02-06 18:46:48,753 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_25
[2023-02-06 18:46:48,753 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_25
[2023-02-06 18:46:48,753 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_26 given in one single declaration
[2023-02-06 18:46:48,753 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_26
[2023-02-06 18:46:48,753 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_26
[2023-02-06 18:46:48,753 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_27 given in one single declaration
[2023-02-06 18:46:48,753 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_27
[2023-02-06 18:46:48,754 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_27
[2023-02-06 18:46:48,754 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_28 given in one single declaration
[2023-02-06 18:46:48,754 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_28
[2023-02-06 18:46:48,754 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_28
[2023-02-06 18:46:48,754 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_29 given in one single declaration
[2023-02-06 18:46:48,754 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_29
[2023-02-06 18:46:48,754 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_29
[2023-02-06 18:46:48,754 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_30 given in one single declaration
[2023-02-06 18:46:48,754 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_30
[2023-02-06 18:46:48,755 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_30
[2023-02-06 18:46:48,755 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_31 given in one single declaration
[2023-02-06 18:46:48,755 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_31
[2023-02-06 18:46:48,755 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_31
[2023-02-06 18:46:48,755 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_32 given in one single declaration
[2023-02-06 18:46:48,755 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_32
[2023-02-06 18:46:48,755 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_32
[2023-02-06 18:46:48,755 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_33 given in one single declaration
[2023-02-06 18:46:48,755 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_33
[2023-02-06 18:46:48,755 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_33
[2023-02-06 18:46:48,756 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-02-06 18:46:48,756 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-02-06 18:46:48,756 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-02-06 18:46:48,756 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _check_out_failed.apply given in one single declaration
[2023-02-06 18:46:48,756 INFO  L130     BoogieDeclarations]: Found specification of procedure _check_out_failed.apply
[2023-02-06 18:46:48,756 INFO  L138     BoogieDeclarations]: Found implementation of procedure _check_out_failed.apply
[2023-02-06 18:46:48,756 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _check_outport_status.apply given in one single declaration
[2023-02-06 18:46:48,756 INFO  L130     BoogieDeclarations]: Found specification of procedure _check_outport_status.apply
[2023-02-06 18:46:48,756 INFO  L138     BoogieDeclarations]: Found implementation of procedure _check_outport_status.apply
[2023-02-06 18:46:48,757 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _curr_eq_ingress.apply given in one single declaration
[2023-02-06 18:46:48,757 INFO  L130     BoogieDeclarations]: Found specification of procedure _curr_eq_ingress.apply
[2023-02-06 18:46:48,757 INFO  L138     BoogieDeclarations]: Found implementation of procedure _curr_eq_ingress.apply
[2023-02-06 18:46:48,757 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _curr_eq_zero.apply given in one single declaration
[2023-02-06 18:46:48,757 INFO  L130     BoogieDeclarations]: Found specification of procedure _curr_eq_zero.apply
[2023-02-06 18:46:48,757 INFO  L138     BoogieDeclarations]: Found implementation of procedure _curr_eq_zero.apply
[2023-02-06 18:46:48,757 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _hit_depth.apply given in one single declaration
[2023-02-06 18:46:48,757 INFO  L130     BoogieDeclarations]: Found specification of procedure _hit_depth.apply
[2023-02-06 18:46:48,757 INFO  L138     BoogieDeclarations]: Found implementation of procedure _hit_depth.apply
[2023-02-06 18:46:48,758 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _if_status.apply given in one single declaration
[2023-02-06 18:46:48,758 INFO  L130     BoogieDeclarations]: Found specification of procedure _if_status.apply
[2023-02-06 18:46:48,758 INFO  L138     BoogieDeclarations]: Found implementation of procedure _if_status.apply
[2023-02-06 18:46:48,758 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _jump_to_next.apply given in one single declaration
[2023-02-06 18:46:48,758 INFO  L130     BoogieDeclarations]: Found specification of procedure _jump_to_next.apply
[2023-02-06 18:46:48,758 INFO  L138     BoogieDeclarations]: Found implementation of procedure _jump_to_next.apply
[2023-02-06 18:46:48,758 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _next_outport_0 given in one single declaration
[2023-02-06 18:46:48,758 INFO  L130     BoogieDeclarations]: Found specification of procedure _next_outport_0
[2023-02-06 18:46:48,759 INFO  L138     BoogieDeclarations]: Found implementation of procedure _next_outport_0
[2023-02-06 18:46:48,759 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _out_eq_zero.apply given in one single declaration
[2023-02-06 18:46:48,759 INFO  L130     BoogieDeclarations]: Found specification of procedure _out_eq_zero.apply
[2023-02-06 18:46:48,759 INFO  L138     BoogieDeclarations]: Found implementation of procedure _out_eq_zero.apply
[2023-02-06 18:46:48,759 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _outport_to_parent_0 given in one single declaration
[2023-02-06 18:46:48,759 INFO  L130     BoogieDeclarations]: Found specification of procedure _outport_to_parent_0
[2023-02-06 18:46:48,759 INFO  L138     BoogieDeclarations]: Found implementation of procedure _outport_to_parent_0
[2023-02-06 18:46:48,759 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_ParserImpl given in one single declaration
[2023-02-06 18:46:48,760 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_ParserImpl
[2023-02-06 18:46:48,760 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_ParserImpl
[2023-02-06 18:46:48,760 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _send_on_parent_0 given in one single declaration
[2023-02-06 18:46:48,760 INFO  L130     BoogieDeclarations]: Found specification of procedure _send_on_parent_0
[2023-02-06 18:46:48,760 INFO  L138     BoogieDeclarations]: Found implementation of procedure _send_on_parent_0
[2023-02-06 18:46:48,760 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _send_to_parent_0 given in one single declaration
[2023-02-06 18:46:48,760 INFO  L130     BoogieDeclarations]: Found specification of procedure _send_to_parent_0
[2023-02-06 18:46:48,760 INFO  L138     BoogieDeclarations]: Found implementation of procedure _send_to_parent_0
[2023-02-06 18:46:48,760 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_egress_port.apply given in one single declaration
[2023-02-06 18:46:48,761 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_egress_port.apply
[2023-02-06 18:46:48,761 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_egress_port.apply
[2023-02-06 18:46:48,761 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_if_status_0 given in one single declaration
[2023-02-06 18:46:48,761 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_if_status_0
[2023-02-06 18:46:48,761 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_if_status_0
[2023-02-06 18:46:48,761 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_next_port_0 given in one single declaration
[2023-02-06 18:46:48,761 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_next_port_0
[2023-02-06 18:46:48,761 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_next_port_0
[2023-02-06 18:46:48,761 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_parent_0 given in one single declaration
[2023-02-06 18:46:48,762 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_parent_0
[2023-02-06 18:46:48,762 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_parent_0
[2023-02-06 18:46:48,762 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_parent_out.apply given in one single declaration
[2023-02-06 18:46:48,762 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_parent_out.apply
[2023-02-06 18:46:48,762 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_parent_out.apply
[2023-02-06 18:46:48,762 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _skip_failures_0 given in one single declaration
[2023-02-06 18:46:48,762 INFO  L130     BoogieDeclarations]: Found specification of procedure _skip_failures_0
[2023-02-06 18:46:48,762 INFO  L138     BoogieDeclarations]: Found implementation of procedure _skip_failures_0
[2023-02-06 18:46:48,762 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _skip_parent_0 given in one single declaration
[2023-02-06 18:46:48,763 INFO  L130     BoogieDeclarations]: Found specification of procedure _skip_parent_0
[2023-02-06 18:46:48,763 INFO  L138     BoogieDeclarations]: Found implementation of procedure _skip_parent_0
[2023-02-06 18:46:48,763 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _start_from_one_0 given in one single declaration
[2023-02-06 18:46:48,763 INFO  L130     BoogieDeclarations]: Found specification of procedure _start_from_one_0
[2023-02-06 18:46:48,763 INFO  L138     BoogieDeclarations]: Found implementation of procedure _start_from_one_0
[2023-02-06 18:46:48,763 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _starting_port_meta_0 given in one single declaration
[2023-02-06 18:46:48,763 INFO  L130     BoogieDeclarations]: Found specification of procedure _starting_port_meta_0
[2023-02-06 18:46:48,763 INFO  L138     BoogieDeclarations]: Found implementation of procedure _starting_port_meta_0
[2023-02-06 18:46:48,763 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _to_parent.apply given in one single declaration
[2023-02-06 18:46:48,764 INFO  L130     BoogieDeclarations]: Found specification of procedure _to_parent.apply
[2023-02-06 18:46:48,764 INFO  L138     BoogieDeclarations]: Found implementation of procedure _to_parent.apply
[2023-02-06 18:46:48,764 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _try_next.apply given in one single declaration
[2023-02-06 18:46:48,764 INFO  L130     BoogieDeclarations]: Found specification of procedure _try_next.apply
[2023-02-06 18:46:48,764 INFO  L138     BoogieDeclarations]: Found implementation of procedure _try_next.apply
[2023-02-06 18:46:48,764 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _xor_outport_0 given in one single declaration
[2023-02-06 18:46:48,764 INFO  L130     BoogieDeclarations]: Found specification of procedure _xor_outport_0
[2023-02-06 18:46:48,764 INFO  L138     BoogieDeclarations]: Found implementation of procedure _xor_outport_0
[2023-02-06 18:46:48,764 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-02-06 18:46:48,764 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-02-06 18:46:48,765 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-02-06 18:46:48,765 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure all_ports_status.write given in one single declaration
[2023-02-06 18:46:48,765 INFO  L130     BoogieDeclarations]: Found specification of procedure all_ports_status.write
[2023-02-06 18:46:48,765 INFO  L138     BoogieDeclarations]: Found implementation of procedure all_ports_status.write
[2023-02-06 18:46:48,765 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure computeChecksum given in one single declaration
[2023-02-06 18:46:48,765 INFO  L130     BoogieDeclarations]: Found specification of procedure computeChecksum
[2023-02-06 18:46:48,765 INFO  L138     BoogieDeclarations]: Found implementation of procedure computeChecksum
[2023-02-06 18:46:48,765 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure default_route_0.apply given in one single declaration
[2023-02-06 18:46:48,765 INFO  L130     BoogieDeclarations]: Found specification of procedure default_route_0.apply
[2023-02-06 18:46:48,766 INFO  L138     BoogieDeclarations]: Found implementation of procedure default_route_0.apply
[2023-02-06 18:46:48,766 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-02-06 18:46:48,766 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-02-06 18:46:48,766 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-02-06 18:46:48,766 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd given in one single declaration
[2023-02-06 18:46:48,766 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd
[2023-02-06 18:46:48,766 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd
[2023-02-06 18:46:48,766 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd_parent_0.apply given in one single declaration
[2023-02-06 18:46:48,766 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd_parent_0.apply
[2023-02-06 18:46:48,767 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd_parent_0.apply
[2023-02-06 18:46:48,767 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd_pkt_0.apply given in one single declaration
[2023-02-06 18:46:48,767 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd_pkt_0.apply
[2023-02-06 18:46:48,767 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd_pkt_0.apply
[2023-02-06 18:46:48,767 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-02-06 18:46:48,767 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-02-06 18:46:48,767 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-02-06 18:46:48,767 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-02-06 18:46:48,767 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-02-06 18:46:48,768 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-02-06 18:46:48,768 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-02-06 18:46:48,768 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-02-06 18:46:48,768 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-02-06 18:46:48,768 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-02-06 18:46:48,768 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-02-06 18:46:48,768 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-02-06 18:46:48,768 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-02-06 18:46:48,768 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-02-06 18:46:48,768 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-02-06 18:46:48,769 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-02-06 18:46:48,769 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_default_route given in one single declaration
[2023-02-06 18:46:48,769 INFO  L130     BoogieDeclarations]: Found specification of procedure set_default_route
[2023-02-06 18:46:48,769 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_default_route
[2023-02-06 18:46:48,769 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_dfs_tags given in one single declaration
[2023-02-06 18:46:48,769 INFO  L130     BoogieDeclarations]: Found specification of procedure set_dfs_tags
[2023-02-06 18:46:48,769 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_dfs_tags
[2023-02-06 18:46:48,769 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_out_meta given in one single declaration
[2023-02-06 18:46:48,769 INFO  L130     BoogieDeclarations]: Found specification of procedure set_out_meta
[2023-02-06 18:46:48,770 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_out_meta
[2023-02-06 18:46:48,770 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_out_port_0.apply given in one single declaration
[2023-02-06 18:46:48,770 INFO  L130     BoogieDeclarations]: Found specification of procedure set_out_port_0.apply
[2023-02-06 18:46:48,770 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_out_port_0.apply
[2023-02-06 18:46:48,770 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-02-06 18:46:48,770 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-02-06 18:46:48,770 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-02-06 18:46:48,770 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start_dfs_0.apply given in one single declaration
[2023-02-06 18:46:48,770 INFO  L130     BoogieDeclarations]: Found specification of procedure start_dfs_0.apply
[2023-02-06 18:46:48,770 INFO  L138     BoogieDeclarations]: Found implementation of procedure start_dfs_0.apply
[2023-02-06 18:46:48,771 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure towards_parent given in one single declaration
[2023-02-06 18:46:48,771 INFO  L130     BoogieDeclarations]: Found specification of procedure towards_parent
[2023-02-06 18:46:48,771 INFO  L138     BoogieDeclarations]: Found implementation of procedure towards_parent
[2023-02-06 18:46:48,771 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-02-06 18:46:48,771 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-02-06 18:46:48,771 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-02-06 18:46:48,815 INFO  L234             CfgBuilder]: Building ICFG
[2023-02-06 18:46:48,817 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-02-06 18:46:49,149 INFO  L275             CfgBuilder]: Performing block encoding
[2023-02-06 18:46:49,158 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-02-06 18:46:49,158 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-02-06 18:46:49,160 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 06:46:49 BoogieIcfgContainer
[2023-02-06 18:46:49,160 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 06:46:48" (2/2) ...
[2023-02-06 18:46:49,160 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-02-06 18:46:49,160 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@5057fe69 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 06:46:49, skipping insertion in model container
[2023-02-06 18:46:49,160 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-02-06 18:46:49,161 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-02-06 18:46:49,161 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-02-06 18:46:49,161 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-02-06 18:46:49,162 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 06:46:48" (2/3) ...
[2023-02-06 18:46:49,162 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( hdr.dfsTag.valid==true && ( _p4ltl_3==true || _p4ltl_2==true ) ))) )) || ( ( [](( AP(_p4ltl_1==true) ==> ( ( [](AP(_p4ltl_1==true)) ) || ( AP(_p4ltl_1==true) U AP(_p4ltl_0==true) ) ) )) ))
[2023-02-06 18:46:49,167 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-02-06 18:46:49,177 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( ( [] ( b ) ) || ( b U c ) ) ) ) ) ) )  (exit command is null, workingDir is null)
[2023-02-06 18:46:49,179 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( ( [] ( b ) ) || ( b U c ) ) ) ) ) ) )  (1)] Ended with exit code 0
[2023-02-06 18:46:49,194 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((hdr.dfsTag.valid == true && (_p4ltl_3 == true || _p4ltl_2 == true))) )) || ( ( [](( (_p4ltl_1 == true) ==> ( ( []((_p4ltl_1 == true)) ) || ( (_p4ltl_1 == true) U (_p4ltl_0 == true) ) ) )) ))
[2023-02-06 18:46:49,195 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 06:46:49 NWAContainer
[2023-02-06 18:46:49,195 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-02-06 18:46:49,195 INFO  L113        PluginConnector]: ------------------------BÃ¼chi Program Product----------------------------
[2023-02-06 18:46:49,196 INFO  L271        PluginConnector]: Initializing BÃ¼chi Program Product...
[2023-02-06 18:46:49,196 INFO  L275        PluginConnector]: BÃ¼chi Program Product initialized
[2023-02-06 18:46:49,197 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 06:46:49" (3/4) ...
[2023-02-06 18:46:49,197 INFO  L205        PluginConnector]: Invalid model from BÃ¼chi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@1f9e4811 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 06:46:49, skipping insertion in model container
[2023-02-06 18:46:49,197 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 06:46:49" (4/4) ...
[2023-02-06 18:46:49,200 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 5 edges
[2023-02-06 18:46:49,201 INFO  L110   BuchiProductObserver]: Initial RCFG 370 locations, 480 edges
[2023-02-06 18:46:49,201 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-02-06 18:46:49,204 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-02-06 18:46:49,204 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-02-06 18:46:49,204 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-02-06 18:46:49,204 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L888-1
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: _start_from_one_0
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: set_out_port_0.apply
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: fwd_pkt_0.apply
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: _set_next_port_0
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: _skip_failures_0
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: _check_out_failed.apply
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_18
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: _to_parent.apply
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: default_route_0.apply
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: _out_eq_zero.apply
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: _set_parent_0
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: _curr_eq_ingress.apply
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: _jump_to_next.apply
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-06 18:46:49,205 INFO  L189       ProductGenerator]: +++++ Call method name: _curr_eq_zero.apply
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_ParserImpl
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: fwd
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: _send_to_parent_0
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: set_dfs_tags
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: _check_outport_status.apply
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_19
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_24
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_25
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_22
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_23
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_28
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: _try_next.apply
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_29
[2023-02-06 18:46:49,206 INFO  L189       ProductGenerator]: +++++ Call method name: _set_egress_port.apply
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_26
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_27
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_20
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_21
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: towards_parent
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: _send_on_parent_0
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: set_default_route
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: computeChecksum
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: _skip_parent_0
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: _if_status.apply
[2023-02-06 18:46:49,207 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_33
[2023-02-06 18:46:49,208 INFO  L189       ProductGenerator]: +++++ Call method name: _set_if_status_0
[2023-02-06 18:46:49,208 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-02-06 18:46:49,208 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_31
[2023-02-06 18:46:49,208 INFO  L189       ProductGenerator]: +++++ Call method name: _xor_outport_0
[2023-02-06 18:46:49,208 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_32
[2023-02-06 18:46:49,208 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_30
[2023-02-06 18:46:49,208 INFO  L189       ProductGenerator]: +++++ Call method name: _starting_port_meta_0
[2023-02-06 18:46:49,208 INFO  L189       ProductGenerator]: +++++ Call method name: _outport_to_parent_0
[2023-02-06 18:46:49,208 INFO  L189       ProductGenerator]: +++++ Call method name: fwd_parent_0.apply
[2023-02-06 18:46:49,208 INFO  L189       ProductGenerator]: +++++ Call method name: start_dfs_0.apply
[2023-02-06 18:46:49,208 INFO  L189       ProductGenerator]: +++++ Call method name: _set_parent_out.apply
[2023-02-06 18:46:49,208 INFO  L189       ProductGenerator]: +++++ Call method name: _next_outport_0
[2023-02-06 18:46:49,209 INFO  L189       ProductGenerator]: +++++ Call method name: _hit_depth.apply
[2023-02-06 18:46:49,209 INFO  L189       ProductGenerator]: +++++ Call method name: set_out_meta
[2023-02-06 18:46:49,209 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-02-06 18:46:49,212 INFO  L244       ProductGenerator]: Creating Product States...
[2023-02-06 18:46:49,213 INFO  L277       ProductGenerator]: ==== location: L547
[2023-02-06 18:46:49,213 INFO  L277       ProductGenerator]: ==== location: _to_parent.applyEXIT
[2023-02-06 18:46:49,213 INFO  L277       ProductGenerator]: ==== location: _set_next_port_0FINAL
[2023-02-06 18:46:49,213 INFO  L277       ProductGenerator]: ==== location: _out_eq_zero.applyEXIT
[2023-02-06 18:46:49,213 INFO  L277       ProductGenerator]: ==== location: L956
[2023-02-06 18:46:49,213 INFO  L277       ProductGenerator]: ==== location: L698
[2023-02-06 18:46:49,213 INFO  L277       ProductGenerator]: ==== location: towards_parentEXIT
[2023-02-06 18:46:49,213 INFO  L277       ProductGenerator]: ==== location: L737
[2023-02-06 18:46:49,213 INFO  L277       ProductGenerator]: ==== location: _set_egress_port.applyENTRY
[2023-02-06 18:46:49,213 INFO  L277       ProductGenerator]: ==== location: L841
[2023-02-06 18:46:49,213 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-02-06 18:46:49,213 INFO  L277       ProductGenerator]: ==== location: _set_if_status_0EXIT
[2023-02-06 18:46:49,214 INFO  L277       ProductGenerator]: ==== location: NoAction_20EXIT
[2023-02-06 18:46:49,214 INFO  L277       ProductGenerator]: ==== location: L944
[2023-02-06 18:46:49,214 INFO  L277       ProductGenerator]: ==== location: L712-1
[2023-02-06 18:46:49,214 INFO  L277       ProductGenerator]: ==== location: L876-1
[2023-02-06 18:46:49,214 INFO  L277       ProductGenerator]: ==== location: _try_next.applyEXIT
[2023-02-06 18:46:49,214 INFO  L277       ProductGenerator]: ==== location: NoAction_29FINAL
[2023-02-06 18:46:49,214 INFO  L277       ProductGenerator]: ==== location: set_default_routeENTRY
[2023-02-06 18:46:49,214 INFO  L277       ProductGenerator]: ==== location: L945
[2023-02-06 18:46:49,214 INFO  L277       ProductGenerator]: ==== location: L799
[2023-02-06 18:46:49,214 INFO  L277       ProductGenerator]: ==== location: L712
[2023-02-06 18:46:49,214 INFO  L277       ProductGenerator]: ==== location: L968
[2023-02-06 18:46:49,214 INFO  L277       ProductGenerator]: ==== location: L725
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: _skip_failures_0ENTRY
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: _next_outport_0FINAL
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: _send_to_parent_0EXIT
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: L781
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: L730
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: L615
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: L823
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: _starting_port_meta_0EXIT
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: _set_if_status_0ENTRY
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: L473
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: L749
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: L881
[2023-02-06 18:46:49,215 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: L713
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: L747
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: L915
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: L875
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: L473-1
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: NoAction_29EXIT
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: L741
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: L672
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: computeChecksumEXIT
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: _to_parent.applyENTRY
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: L635
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: L736
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0ENTRY
[2023-02-06 18:46:49,216 INFO  L277       ProductGenerator]: ==== location: towards_parentFINAL
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: _out_eq_zero.applyENTRY
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: L413
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: NoAction_33FINAL
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: start_dfs_0.applyENTRY
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: L623
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: L461
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: _start_from_one_0EXIT
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: L537
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: _set_parent_out.applyEXIT
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: L839
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: L673
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: L425-1
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: start_dfs_0.applyEXIT
[2023-02-06 18:46:49,217 INFO  L277       ProductGenerator]: ==== location: L831
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: L762
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: L784
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: L817-1
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: NoAction_18EXIT
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: _check_outport_status.applyEXIT
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: _skip_failures_0FINAL
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: _outport_to_parent_0ENTRY
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: L710
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: set_dfs_tagsEXIT
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: L787
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: NoAction_26EXIT
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: L746
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: L772
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-02-06 18:46:49,218 INFO  L277       ProductGenerator]: ==== location: L808
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: NoAction_30EXIT
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: L723
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: _hit_depth.applyEXIT
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: _send_on_parent_0EXIT
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: L782
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: L802
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: NoAction_22EXIT
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: L970
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: all_ports_status.writeENTRY
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: L882
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: fwdENTRY
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: L803
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: L830
[2023-02-06 18:46:49,219 INFO  L277       ProductGenerator]: ==== location: L447
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: L924
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: _check_out_failed.applyEXIT
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: default_route_0.applyEXIT
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: L794
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: L796
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: _set_parent_0ENTRY
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: all_ports_status.writeEXIT
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: _xor_outport_0FINAL
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: L606
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0FINAL
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: L700
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: L735
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: NoAction_30FINAL
[2023-02-06 18:46:49,220 INFO  L277       ProductGenerator]: ==== location: L483
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: L859
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0EXIT
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: NoAction_33EXIT
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: _send_to_parent_0FINAL
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: L438
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: L817
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: L733
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: L724
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: L758
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: L505
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: L726
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-02-06 18:46:49,221 INFO  L277       ProductGenerator]: ==== location: _jump_to_next.applyENTRY
[2023-02-06 18:46:49,222 INFO  L277       ProductGenerator]: ==== location: L728
[2023-02-06 18:46:49,222 INFO  L277       ProductGenerator]: ==== location: L793
[2023-02-06 18:46:49,222 INFO  L277       ProductGenerator]: ==== location: L732
[2023-02-06 18:46:49,222 INFO  L277       ProductGenerator]: ==== location: NoAction_31EXIT
[2023-02-06 18:46:49,222 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-02-06 18:46:49,222 INFO  L277       ProductGenerator]: ==== location: _next_outport_0ENTRY
[2023-02-06 18:46:49,222 INFO  L277       ProductGenerator]: ==== location: L423
[2023-02-06 18:46:49,222 INFO  L277       ProductGenerator]: ==== location: L572
[2023-02-06 18:46:49,222 INFO  L277       ProductGenerator]: ==== location: L854
[2023-02-06 18:46:49,222 INFO  L277       ProductGenerator]: ==== location: L413-1
[2023-02-06 18:46:49,222 INFO  L277       ProductGenerator]: ==== location: L791
[2023-02-06 18:46:49,222 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-02-06 18:46:49,222 INFO  L310       ProductGenerator]: ####final State Node: L888-1
[2023-02-06 18:46:49,223 INFO  L310       ProductGenerator]: ####final State Node: L888
[2023-02-06 18:46:49,225 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L888_accept_S5
[2023-02-06 18:46:49,227 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L888-1_accept_S5
[2023-02-06 18:46:49,227 INFO  L479       ProductGenerator]: L547_T0_S2 --> L547_T0_S2
[2023-02-06 18:46:49,227 INFO  L479       ProductGenerator]: L547_T1_init --> L547_T1_init
[2023-02-06 18:46:49,227 INFO  L479       ProductGenerator]: L547_accept_S5 --> L547_accept_S5
[2023-02-06 18:46:49,228 INFO  L479       ProductGenerator]: L547_T0_S2 --> L547_T0_S2
[2023-02-06 18:46:49,228 INFO  L479       ProductGenerator]: L547_T1_init --> L547_T1_init
[2023-02-06 18:46:49,228 INFO  L479       ProductGenerator]: L547_accept_S5 --> L547_accept_S5
[2023-02-06 18:46:49,228 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_T0_S2 --> _set_next_port_0FINAL_T0_S2
[2023-02-06 18:46:49,228 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_T1_init --> _set_next_port_0FINAL_T1_init
[2023-02-06 18:46:49,228 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_accept_S5 --> _set_next_port_0FINAL_accept_S5
[2023-02-06 18:46:49,228 INFO  L483       ProductGenerator]: Handling product edge call: call set_dfs_tags();
[2023-02-06 18:46:49,228 INFO  L483       ProductGenerator]: Handling product edge call: call set_dfs_tags();
[2023-02-06 18:46:49,228 INFO  L483       ProductGenerator]: Handling product edge call: call set_dfs_tags();
[2023-02-06 18:46:49,229 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-02-06 18:46:49,229 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-02-06 18:46:49,229 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-02-06 18:46:49,229 INFO  L479       ProductGenerator]: L737_T0_S2 --> L737_T0_S2
[2023-02-06 18:46:49,229 INFO  L479       ProductGenerator]: L737_T1_init --> L737_T1_init
[2023-02-06 18:46:49,229 INFO  L479       ProductGenerator]: L737_accept_S5 --> L737_accept_S5
[2023-02-06 18:46:49,229 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T0_S2 --> _set_egress_port.applyENTRY_T0_S2
[2023-02-06 18:46:49,229 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T1_init --> _set_egress_port.applyENTRY_T1_init
[2023-02-06 18:46:49,229 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_accept_S5 --> _set_egress_port.applyENTRY_accept_S5
[2023-02-06 18:46:49,229 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T0_S2 --> _set_egress_port.applyENTRY_T0_S2
[2023-02-06 18:46:49,229 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T1_init --> _set_egress_port.applyENTRY_T1_init
[2023-02-06 18:46:49,229 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_accept_S5 --> _set_egress_port.applyENTRY_accept_S5
[2023-02-06 18:46:49,230 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-02-06 18:46:49,230 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-02-06 18:46:49,230 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-02-06 18:46:49,230 INFO  L479       ProductGenerator]: L944_T0_S2 --> L944_T0_S2
[2023-02-06 18:46:49,230 INFO  L479       ProductGenerator]: L944_T1_init --> L944_T1_init
[2023-02-06 18:46:49,230 INFO  L479       ProductGenerator]: L944_accept_S5 --> L944_accept_S5
[2023-02-06 18:46:49,230 INFO  L479       ProductGenerator]: L712-1_T0_S2 --> L712-1_T0_S2
[2023-02-06 18:46:49,230 INFO  L479       ProductGenerator]: L712-1_T1_init --> L712-1_T1_init
[2023-02-06 18:46:49,230 INFO  L479       ProductGenerator]: L712-1_accept_S5 --> L712-1_accept_S5
[2023-02-06 18:46:49,230 INFO  L479       ProductGenerator]: L876-1_T0_S2 --> L876-1_T0_S2
[2023-02-06 18:46:49,230 INFO  L479       ProductGenerator]: L876-1_T1_init --> L876-1_T1_init
[2023-02-06 18:46:49,230 INFO  L479       ProductGenerator]: L876-1_accept_S5 --> L876-1_accept_S5
[2023-02-06 18:46:49,230 INFO  L479       ProductGenerator]: NoAction_29FINAL_T0_S2 --> NoAction_29FINAL_T0_S2
[2023-02-06 18:46:49,230 INFO  L479       ProductGenerator]: NoAction_29FINAL_T1_init --> NoAction_29FINAL_T1_init
[2023-02-06 18:46:49,230 INFO  L479       ProductGenerator]: NoAction_29FINAL_accept_S5 --> NoAction_29FINAL_accept_S5
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: set_default_routeENTRY_T0_S2 --> set_default_routeENTRY_T0_S2
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: set_default_routeENTRY_T1_init --> set_default_routeENTRY_T1_init
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: set_default_routeENTRY_accept_S5 --> set_default_routeENTRY_accept_S5
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L945_T0_S2 --> L945_T0_S2
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L945_T1_init --> L945_T1_init
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L945_accept_S5 --> L945_accept_S5
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L799_T0_S2 --> L799_T0_S2
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L799_T1_init --> L799_T1_init
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L799_accept_S5 --> L799_accept_S5
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L712_T0_S2 --> L712_T0_S2
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L712_T1_init --> L712_T1_init
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L712_accept_S5 --> L712_accept_S5
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L712_T0_S2 --> L712_T0_S2
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L712_T1_init --> L712_T1_init
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L712_accept_S5 --> L712_accept_S5
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L968_T0_S2 --> L968_T0_S2
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L968_T1_init --> L968_T1_init
[2023-02-06 18:46:49,231 INFO  L479       ProductGenerator]: L968_accept_S5 --> L968_accept_S5
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: L725_T0_S2 --> L725_T0_S2
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: L725_T1_init --> L725_T1_init
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: L725_accept_S5 --> L725_accept_S5
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_T0_S2 --> _skip_failures_0ENTRY_T0_S2
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_T1_init --> _skip_failures_0ENTRY_T1_init
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_accept_S5 --> _skip_failures_0ENTRY_accept_S5
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: _next_outport_0FINAL_T0_S2 --> _next_outport_0FINAL_T0_S2
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: _next_outport_0FINAL_T1_init --> _next_outport_0FINAL_T1_init
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: _next_outport_0FINAL_accept_S5 --> _next_outport_0FINAL_accept_S5
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: L781_T0_S2 --> L781_T0_S2
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: L781_T1_init --> L781_T1_init
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: L781_accept_S5 --> L781_accept_S5
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: L730_T0_S2 --> L730_T0_S2
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: L730_T1_init --> L730_T1_init
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: L730_accept_S5 --> L730_accept_S5
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: egressFINAL_T0_S2 --> egressFINAL_T0_S2
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: egressFINAL_T1_init --> egressFINAL_T1_init
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: egressFINAL_accept_S5 --> egressFINAL_accept_S5
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: L615_T0_S2 --> L615_T0_S2
[2023-02-06 18:46:49,232 INFO  L479       ProductGenerator]: L615_T1_init --> L615_T1_init
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L615_accept_S5 --> L615_accept_S5
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L823_T0_S2 --> L823_T0_S2
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L823_T1_init --> L823_T1_init
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L823_accept_S5 --> L823_accept_S5
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L823_T0_S2 --> L823_T0_S2
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L823_T1_init --> L823_T1_init
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L823_accept_S5 --> L823_accept_S5
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_T0_S2 --> _set_if_status_0ENTRY_T0_S2
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_T1_init --> _set_if_status_0ENTRY_T1_init
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_accept_S5 --> _set_if_status_0ENTRY_accept_S5
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L473_T0_S2 --> L473_T0_S2
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L473_T1_init --> L473_T1_init
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L473_accept_S5 --> L473_accept_S5
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L473_T0_S2 --> L473_T0_S2
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L473_T1_init --> L473_T1_init
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L473_accept_S5 --> L473_accept_S5
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L749_T0_S2 --> L749_T0_S2
[2023-02-06 18:46:49,233 INFO  L479       ProductGenerator]: L749_T1_init --> L749_T1_init
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: L749_accept_S5 --> L749_accept_S5
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: L881_T0_S2 --> L881_T0_S2
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: L881_T1_init --> L881_T1_init
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: L881_accept_S5 --> L881_accept_S5
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_S2 --> mainProcedureFINAL_T0_S2
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: mainProcedureFINAL_T1_init --> mainProcedureFINAL_T1_init
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S5 --> mainProcedureFINAL_accept_S5
[2023-02-06 18:46:49,234 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_19();
[2023-02-06 18:46:49,234 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_19();
[2023-02-06 18:46:49,234 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_19();
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: L747_T0_S2 --> L747_T0_S2
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: L747_T1_init --> L747_T1_init
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: L747_accept_S5 --> L747_accept_S5
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: L915_T0_S2 --> L915_T0_S2
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: L915_T1_init --> L915_T1_init
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: L915_accept_S5 --> L915_accept_S5
[2023-02-06 18:46:49,234 INFO  L479       ProductGenerator]: L875_T0_S2 --> L875_T0_S2
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L875_T1_init --> L875_T1_init
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L875_accept_S5 --> L875_accept_S5
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L875_T0_S2 --> L875_T0_S2
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L875_T1_init --> L875_T1_init
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L875_accept_S5 --> L875_accept_S5
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L473-1_T0_S2 --> L473-1_T0_S2
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L473-1_T1_init --> L473-1_T1_init
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L473-1_accept_S5 --> L473-1_accept_S5
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_S2 --> mainProcedureEXIT_T0_S2
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: mainProcedureEXIT_T1_init --> mainProcedureEXIT_T1_init
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S5 --> mainProcedureEXIT_accept_S5
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L741_T0_S2 --> L741_T0_S2
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L741_T1_init --> L741_T1_init
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L741_accept_S5 --> L741_accept_S5
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L672_T0_S2 --> L672_T0_S2
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L672_T1_init --> L672_T1_init
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L672_accept_S5 --> L672_accept_S5
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L672_T0_S2 --> L672_T0_S2
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L672_T1_init --> L672_T1_init
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: L672_accept_S5 --> L672_accept_S5
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T0_S2 --> _to_parent.applyENTRY_T0_S2
[2023-02-06 18:46:49,235 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T1_init --> _to_parent.applyENTRY_T1_init
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_accept_S5 --> _to_parent.applyENTRY_accept_S5
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T0_S2 --> _to_parent.applyENTRY_T0_S2
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T1_init --> _to_parent.applyENTRY_T1_init
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_accept_S5 --> _to_parent.applyENTRY_accept_S5
[2023-02-06 18:46:49,236 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-02-06 18:46:49,236 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-02-06 18:46:49,236 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: L736_T0_S2 --> L736_T0_S2
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: L736_T1_init --> L736_T1_init
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: L736_accept_S5 --> L736_accept_S5
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_T0_S2 --> _skip_parent_0ENTRY_T0_S2
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_T1_init --> _skip_parent_0ENTRY_T1_init
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_accept_S5 --> _skip_parent_0ENTRY_accept_S5
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: towards_parentFINAL_T0_S2 --> towards_parentFINAL_T0_S2
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: towards_parentFINAL_T1_init --> towards_parentFINAL_T1_init
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: towards_parentFINAL_accept_S5 --> towards_parentFINAL_accept_S5
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T0_S2 --> _out_eq_zero.applyENTRY_T0_S2
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T1_init --> _out_eq_zero.applyENTRY_T1_init
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_accept_S5 --> _out_eq_zero.applyENTRY_accept_S5
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T0_S2 --> _out_eq_zero.applyENTRY_T0_S2
[2023-02-06 18:46:49,236 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T1_init --> _out_eq_zero.applyENTRY_T1_init
[2023-02-06 18:46:49,237 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_accept_S5 --> _out_eq_zero.applyENTRY_accept_S5
[2023-02-06 18:46:49,237 INFO  L479       ProductGenerator]: L413_T0_S2 --> L413_T0_S2
[2023-02-06 18:46:49,237 INFO  L479       ProductGenerator]: L413_T1_init --> L413_T1_init
[2023-02-06 18:46:49,237 INFO  L479       ProductGenerator]: L413_accept_S5 --> L413_accept_S5
[2023-02-06 18:46:49,237 INFO  L479       ProductGenerator]: L413_T0_S2 --> L413_T0_S2
[2023-02-06 18:46:49,241 INFO  L479       ProductGenerator]: L413_T1_init --> L413_T1_init
[2023-02-06 18:46:49,241 INFO  L479       ProductGenerator]: L413_accept_S5 --> L413_accept_S5
[2023-02-06 18:46:49,241 INFO  L479       ProductGenerator]: NoAction_33FINAL_T0_S2 --> NoAction_33FINAL_T0_S2
[2023-02-06 18:46:49,241 INFO  L479       ProductGenerator]: NoAction_33FINAL_T1_init --> NoAction_33FINAL_T1_init
[2023-02-06 18:46:49,241 INFO  L479       ProductGenerator]: NoAction_33FINAL_accept_S5 --> NoAction_33FINAL_accept_S5
[2023-02-06 18:46:49,241 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_T0_S2 --> start_dfs_0.applyENTRY_T0_S2
[2023-02-06 18:46:49,241 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_T1_init --> start_dfs_0.applyENTRY_T1_init
[2023-02-06 18:46:49,241 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_accept_S5 --> start_dfs_0.applyENTRY_accept_S5
[2023-02-06 18:46:49,241 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_T0_S2 --> start_dfs_0.applyENTRY_T0_S2
[2023-02-06 18:46:49,241 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_T1_init --> start_dfs_0.applyENTRY_T1_init
[2023-02-06 18:46:49,241 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_accept_S5 --> start_dfs_0.applyENTRY_accept_S5
[2023-02-06 18:46:49,241 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-02-06 18:46:49,241 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-02-06 18:46:49,241 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-02-06 18:46:49,241 INFO  L479       ProductGenerator]: L461_T0_S2 --> L461_T0_S2
[2023-02-06 18:46:49,242 INFO  L479       ProductGenerator]: L461_T1_init --> L461_T1_init
[2023-02-06 18:46:49,242 INFO  L479       ProductGenerator]: L461_accept_S5 --> L461_accept_S5
[2023-02-06 18:46:49,242 INFO  L479       ProductGenerator]: L461_T0_S2 --> L461_T0_S2
[2023-02-06 18:46:49,242 INFO  L479       ProductGenerator]: L461_T1_init --> L461_T1_init
[2023-02-06 18:46:49,242 INFO  L479       ProductGenerator]: L461_accept_S5 --> L461_accept_S5
[2023-02-06 18:46:49,242 INFO  L479       ProductGenerator]: L537_T0_S2 --> L537_T0_S2
[2023-02-06 18:46:49,242 INFO  L479       ProductGenerator]: L537_T1_init --> L537_T1_init
[2023-02-06 18:46:49,242 INFO  L479       ProductGenerator]: L537_accept_S5 --> L537_accept_S5
[2023-02-06 18:46:49,242 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-02-06 18:46:49,242 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-02-06 18:46:49,242 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-02-06 18:46:49,242 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 18:46:49,242 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 18:46:49,242 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 18:46:49,242 INFO  L479       ProductGenerator]: L425-1_T0_S2 --> L425-1_T0_S2
[2023-02-06 18:46:49,242 INFO  L479       ProductGenerator]: L425-1_T1_init --> L425-1_T1_init
[2023-02-06 18:46:49,242 INFO  L479       ProductGenerator]: L425-1_accept_S5 --> L425-1_accept_S5
[2023-02-06 18:46:49,243 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-02-06 18:46:49,243 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-02-06 18:46:49,243 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-02-06 18:46:49,243 INFO  L479       ProductGenerator]: L762_T0_S2 --> L762_T0_S2
[2023-02-06 18:46:49,243 INFO  L479       ProductGenerator]: L762_T1_init --> L762_T1_init
[2023-02-06 18:46:49,243 INFO  L479       ProductGenerator]: L762_accept_S5 --> L762_accept_S5
[2023-02-06 18:46:49,243 INFO  L479       ProductGenerator]: L784_T0_S2 --> L784_T0_S2
[2023-02-06 18:46:49,243 INFO  L479       ProductGenerator]: L784_T1_init --> L784_T1_init
[2023-02-06 18:46:49,243 INFO  L479       ProductGenerator]: L784_accept_S5 --> L784_accept_S5
[2023-02-06 18:46:49,243 INFO  L479       ProductGenerator]: L817-1_T0_S2 --> L817-1_T0_S2
[2023-02-06 18:46:49,243 INFO  L479       ProductGenerator]: L817-1_T1_init --> L817-1_T1_init
[2023-02-06 18:46:49,243 INFO  L479       ProductGenerator]: L817-1_accept_S5 --> L817-1_accept_S5
[2023-02-06 18:46:49,243 INFO  L479       ProductGenerator]: L817-1_T0_S2 --> L817-1_T0_S2
[2023-02-06 18:46:49,243 INFO  L479       ProductGenerator]: L817-1_T1_init --> L817-1_T1_init
[2023-02-06 18:46:49,243 INFO  L479       ProductGenerator]: L817-1_accept_S5 --> L817-1_accept_S5
[2023-02-06 18:46:49,244 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_T0_S2 --> _skip_failures_0FINAL_T0_S2
[2023-02-06 18:46:49,244 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_T1_init --> _skip_failures_0FINAL_T1_init
[2023-02-06 18:46:49,244 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_accept_S5 --> _skip_failures_0FINAL_accept_S5
[2023-02-06 18:46:49,244 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_T0_S2 --> _outport_to_parent_0ENTRY_T0_S2
[2023-02-06 18:46:49,244 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_T1_init --> _outport_to_parent_0ENTRY_T1_init
[2023-02-06 18:46:49,244 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_accept_S5 --> _outport_to_parent_0ENTRY_accept_S5
[2023-02-06 18:46:49,244 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-02-06 18:46:49,244 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-02-06 18:46:49,244 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-02-06 18:46:49,244 INFO  L479       ProductGenerator]: L787_T0_S2 --> L787_T0_S2
[2023-02-06 18:46:49,244 INFO  L479       ProductGenerator]: L787_T1_init --> L787_T1_init
[2023-02-06 18:46:49,244 INFO  L479       ProductGenerator]: L787_accept_S5 --> L787_accept_S5
[2023-02-06 18:46:49,244 INFO  L479       ProductGenerator]: L746_T0_S2 --> L746_T0_S2
[2023-02-06 18:46:49,244 INFO  L479       ProductGenerator]: L746_T1_init --> L746_T1_init
[2023-02-06 18:46:49,244 INFO  L479       ProductGenerator]: L746_accept_S5 --> L746_accept_S5
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L772_T0_S2 --> L772_T0_S2
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L772_T1_init --> L772_T1_init
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L772_accept_S5 --> L772_accept_S5
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L808_T0_S2 --> L808_T0_S2
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L808_T1_init --> L808_T1_init
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L808_accept_S5 --> L808_accept_S5
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L723_T0_S2 --> L723_T0_S2
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L723_T1_init --> L723_T1_init
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L723_accept_S5 --> L723_accept_S5
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_S2 --> NoAction_0FINAL_T0_S2
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: NoAction_0FINAL_T1_init --> NoAction_0FINAL_T1_init
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S5 --> NoAction_0FINAL_accept_S5
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L782_T0_S2 --> L782_T0_S2
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L782_T1_init --> L782_T1_init
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L782_accept_S5 --> L782_accept_S5
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L802_T0_S2 --> L802_T0_S2
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L802_T1_init --> L802_T1_init
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L802_accept_S5 --> L802_accept_S5
[2023-02-06 18:46:49,245 INFO  L479       ProductGenerator]: L970_T0_S2 --> L970_T0_S2
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L970_T1_init --> L970_T1_init
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L970_accept_S5 --> L970_accept_S5
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_T0_S2 --> all_ports_status.writeENTRY_T0_S2
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_T1_init --> all_ports_status.writeENTRY_T1_init
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_accept_S5 --> all_ports_status.writeENTRY_accept_S5
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L882_T0_S2 --> L882_T0_S2
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L882_T1_init --> L882_T1_init
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L882_accept_S5 --> L882_accept_S5
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: fwdENTRY_T0_S2 --> fwdENTRY_T0_S2
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: fwdENTRY_T1_init --> fwdENTRY_T1_init
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: fwdENTRY_accept_S5 --> fwdENTRY_accept_S5
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L803_T0_S2 --> L803_T0_S2
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L803_T1_init --> L803_T1_init
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L803_accept_S5 --> L803_accept_S5
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L830_T0_S2 --> L830_T0_S2
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L830_T1_init --> L830_T1_init
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L830_accept_S5 --> L830_accept_S5
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L830_T0_S2 --> L830_T0_S2
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L830_T1_init --> L830_T1_init
[2023-02-06 18:46:49,246 INFO  L479       ProductGenerator]: L830_accept_S5 --> L830_accept_S5
[2023-02-06 18:46:49,246 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_0();
[2023-02-06 18:46:49,247 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_0();
[2023-02-06 18:46:49,247 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_0();
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: L924_T0_S2 --> L924_T0_S2
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: L924_T1_init --> L924_T1_init
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: L924_accept_S5 --> L924_accept_S5
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: L794_T0_S2 --> L794_T0_S2
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: L794_T1_init --> L794_T1_init
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: L794_accept_S5 --> L794_accept_S5
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: L796_T0_S2 --> L796_T0_S2
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: L796_T1_init --> L796_T1_init
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: L796_accept_S5 --> L796_accept_S5
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: _set_parent_0ENTRY_T0_S2 --> _set_parent_0ENTRY_T0_S2
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: _set_parent_0ENTRY_T1_init --> _set_parent_0ENTRY_T1_init
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: _set_parent_0ENTRY_accept_S5 --> _set_parent_0ENTRY_accept_S5
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_T0_S2 --> all_ports_status.writeEXIT_T0_S2
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_T1_init --> all_ports_status.writeEXIT_T1_init
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_accept_S5 --> all_ports_status.writeEXIT_accept_S5
[2023-02-06 18:46:49,247 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_T0_S2 --> _xor_outport_0FINAL_T0_S2
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_T1_init --> _xor_outport_0FINAL_T1_init
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_accept_S5 --> _xor_outport_0FINAL_accept_S5
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: L606_T0_S2 --> L606_T0_S2
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: L606_T1_init --> L606_T1_init
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: L606_accept_S5 --> L606_accept_S5
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_T0_S2 --> _skip_parent_0FINAL_T0_S2
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_T1_init --> _skip_parent_0FINAL_T1_init
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_accept_S5 --> _skip_parent_0FINAL_accept_S5
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: L700_T0_S2 --> L700_T0_S2
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: L700_T1_init --> L700_T1_init
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: L700_accept_S5 --> L700_accept_S5
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: L700_T0_S2 --> L700_T0_S2
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: L700_T1_init --> L700_T1_init
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: L700_accept_S5 --> L700_accept_S5
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: L735_T0_S2 --> L735_T0_S2
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: L735_T1_init --> L735_T1_init
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: L735_accept_S5 --> L735_accept_S5
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: NoAction_30FINAL_T0_S2 --> NoAction_30FINAL_T0_S2
[2023-02-06 18:46:49,248 INFO  L479       ProductGenerator]: NoAction_30FINAL_T1_init --> NoAction_30FINAL_T1_init
[2023-02-06 18:46:49,249 INFO  L479       ProductGenerator]: NoAction_30FINAL_accept_S5 --> NoAction_30FINAL_accept_S5
[2023-02-06 18:46:49,249 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-02-06 18:46:49,249 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-02-06 18:46:49,249 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-02-06 18:46:49,249 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-02-06 18:46:49,249 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-02-06 18:46:49,249 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-02-06 18:46:49,249 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_T0_S2 --> _send_to_parent_0FINAL_T0_S2
[2023-02-06 18:46:49,249 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_T1_init --> _send_to_parent_0FINAL_T1_init
[2023-02-06 18:46:49,249 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_accept_S5 --> _send_to_parent_0FINAL_accept_S5
[2023-02-06 18:46:49,249 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-02-06 18:46:49,249 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-02-06 18:46:49,249 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-02-06 18:46:49,249 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-02-06 18:46:49,249 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-02-06 18:46:49,249 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: L733_T0_S2 --> L733_T0_S2
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: L733_T1_init --> L733_T1_init
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: L733_accept_S5 --> L733_accept_S5
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: L724_T0_S2 --> L724_T0_S2
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: L724_T1_init --> L724_T1_init
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: L724_accept_S5 --> L724_accept_S5
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: L758_T0_S2 --> L758_T0_S2
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: L758_T1_init --> L758_T1_init
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: L758_accept_S5 --> L758_accept_S5
[2023-02-06 18:46:49,250 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-02-06 18:46:49,250 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-02-06 18:46:49,250 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: L726_T0_S2 --> L726_T0_S2
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: L726_T1_init --> L726_T1_init
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: L726_accept_S5 --> L726_accept_S5
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_S2 --> havocProcedureFINAL_T0_S2
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: havocProcedureFINAL_T1_init --> havocProcedureFINAL_T1_init
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S5 --> havocProcedureFINAL_accept_S5
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T0_S2 --> _jump_to_next.applyENTRY_T0_S2
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T1_init --> _jump_to_next.applyENTRY_T1_init
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_accept_S5 --> _jump_to_next.applyENTRY_accept_S5
[2023-02-06 18:46:49,250 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T0_S2 --> _jump_to_next.applyENTRY_T0_S2
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T1_init --> _jump_to_next.applyENTRY_T1_init
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_accept_S5 --> _jump_to_next.applyENTRY_accept_S5
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: L728_T0_S2 --> L728_T0_S2
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: L728_T1_init --> L728_T1_init
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: L728_accept_S5 --> L728_accept_S5
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: L793_T0_S2 --> L793_T0_S2
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: L793_T1_init --> L793_T1_init
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: L793_accept_S5 --> L793_accept_S5
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: L732_T0_S2 --> L732_T0_S2
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: L732_T1_init --> L732_T1_init
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: L732_accept_S5 --> L732_accept_S5
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: startENTRY_T0_S2 --> startENTRY_T0_S2
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: startENTRY_T1_init --> startENTRY_T1_init
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: startENTRY_accept_S5 --> startENTRY_accept_S5
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_T0_S2 --> _next_outport_0ENTRY_T0_S2
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_T1_init --> _next_outport_0ENTRY_T1_init
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_accept_S5 --> _next_outport_0ENTRY_accept_S5
[2023-02-06 18:46:49,251 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-02-06 18:46:49,251 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-02-06 18:46:49,251 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: L572_T0_S2 --> L572_T0_S2
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: L572_T1_init --> L572_T1_init
[2023-02-06 18:46:49,251 INFO  L479       ProductGenerator]: L572_accept_S5 --> L572_accept_S5
[2023-02-06 18:46:49,252 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-02-06 18:46:49,252 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-02-06 18:46:49,252 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L413-1_T0_S2 --> L413-1_T0_S2
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L413-1_T1_init --> L413-1_T1_init
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L413-1_accept_S5 --> L413-1_accept_S5
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L791_T0_S2 --> L791_T0_S2
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L791_T1_init --> L791_T1_init
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L791_accept_S5 --> L791_accept_S5
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L748_T0_S2 --> L748_T0_S2
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L748_T1_init --> L748_T1_init
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L748_accept_S5 --> L748_accept_S5
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L625_T0_S2 --> L625_T0_S2
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L625_T1_init --> L625_T1_init
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L625_accept_S5 --> L625_accept_S5
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L625_T0_S2 --> L625_T0_S2
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L625_T1_init --> L625_T1_init
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L625_accept_S5 --> L625_accept_S5
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L947_T0_S2 --> L947_T0_S2
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L947_T1_init --> L947_T1_init
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L947_accept_S5 --> L947_accept_S5
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L853_T0_S2 --> L853_T0_S2
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L853_T1_init --> L853_T1_init
[2023-02-06 18:46:49,252 INFO  L479       ProductGenerator]: L853_accept_S5 --> L853_accept_S5
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L853_T0_S2 --> L853_T0_S2
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L853_T1_init --> L853_T1_init
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L853_accept_S5 --> L853_accept_S5
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_T0_S2 --> _starting_port_meta_0ENTRY_T0_S2
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_T1_init --> _starting_port_meta_0ENTRY_T1_init
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_accept_S5 --> _starting_port_meta_0ENTRY_accept_S5
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L880_T0_S2 --> L880_T0_S2
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L880_T1_init --> L880_T1_init
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L880_accept_S5 --> L880_accept_S5
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L778_T0_S2 --> L778_T0_S2
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L778_T1_init --> L778_T1_init
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L778_accept_S5 --> L778_accept_S5
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L777_T0_S2 --> L777_T0_S2
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L777_T1_init --> L777_T1_init
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L777_accept_S5 --> L777_accept_S5
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L815_T0_S2 --> L815_T0_S2
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L815_T1_init --> L815_T1_init
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L815_accept_S5 --> L815_accept_S5
[2023-02-06 18:46:49,253 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 18:46:49,253 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 18:46:49,253 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L765_T0_S2 --> L765_T0_S2
[2023-02-06 18:46:49,253 INFO  L479       ProductGenerator]: L765_T1_init --> L765_T1_init
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L765_accept_S5 --> L765_accept_S5
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: startFINAL_T0_S2 --> startFINAL_T0_S2
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: startFINAL_T1_init --> startFINAL_T1_init
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: startFINAL_accept_S5 --> startFINAL_accept_S5
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L729_T0_S2 --> L729_T0_S2
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L729_T1_init --> L729_T1_init
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L729_accept_S5 --> L729_accept_S5
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_T0_S2 --> _outport_to_parent_0FINAL_T0_S2
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_T1_init --> _outport_to_parent_0FINAL_T1_init
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_accept_S5 --> _outport_to_parent_0FINAL_accept_S5
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L795_T0_S2 --> L795_T0_S2
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L795_T1_init --> L795_T1_init
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L795_accept_S5 --> L795_accept_S5
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L934_T0_S2 --> L934_T0_S2
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L934_T1_init --> L934_T1_init
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L934_accept_S5 --> L934_accept_S5
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L934_T0_S2 --> L934_T0_S2
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L934_T1_init --> L934_T1_init
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L934_accept_S5 --> L934_accept_S5
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: acceptFINAL_T0_S2 --> acceptFINAL_T0_S2
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: acceptFINAL_T1_init --> acceptFINAL_T1_init
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: acceptFINAL_accept_S5 --> acceptFINAL_accept_S5
[2023-02-06 18:46:49,254 INFO  L479       ProductGenerator]: L846-1_T0_S2 --> L846-1_T0_S2
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: L846-1_T1_init --> L846-1_T1_init
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: L846-1_accept_S5 --> L846-1_accept_S5
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: L846-1_T0_S2 --> L846-1_T0_S2
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: L846-1_T1_init --> L846-1_T1_init
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: L846-1_accept_S5 --> L846-1_accept_S5
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T0_S2 --> _try_next.applyENTRY_T0_S2
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T1_init --> _try_next.applyENTRY_T1_init
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: _try_next.applyENTRY_accept_S5 --> _try_next.applyENTRY_accept_S5
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T0_S2 --> _try_next.applyENTRY_T0_S2
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T1_init --> _try_next.applyENTRY_T1_init
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: _try_next.applyENTRY_accept_S5 --> _try_next.applyENTRY_accept_S5
[2023-02-06 18:46:49,255 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 18:46:49,255 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 18:46:49,255 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: NoAction_23FINAL_T0_S2 --> NoAction_23FINAL_T0_S2
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: NoAction_23FINAL_T1_init --> NoAction_23FINAL_T1_init
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: NoAction_23FINAL_accept_S5 --> NoAction_23FINAL_accept_S5
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: L721_T0_S2 --> L721_T0_S2
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: L721_T1_init --> L721_T1_init
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: L721_accept_S5 --> L721_accept_S5
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: L790_T0_S2 --> L790_T0_S2
[2023-02-06 18:46:49,255 INFO  L479       ProductGenerator]: L790_T1_init --> L790_T1_init
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: L790_accept_S5 --> L790_accept_S5
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: L792_T0_S2 --> L792_T0_S2
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: L792_T1_init --> L792_T1_init
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: L792_accept_S5 --> L792_accept_S5
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: set_out_metaENTRY_T0_S2 --> set_out_metaENTRY_T0_S2
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: set_out_metaENTRY_T1_init --> set_out_metaENTRY_T1_init
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: set_out_metaENTRY_accept_S5 --> set_out_metaENTRY_accept_S5
[2023-02-06 18:46:49,256 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-02-06 18:46:49,256 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-02-06 18:46:49,256 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_S2 --> havocProcedureENTRY_T0_S2
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: havocProcedureENTRY_T1_init --> havocProcedureENTRY_T1_init
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S5 --> havocProcedureENTRY_accept_S5
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: NoAction_24FINAL_T0_S2 --> NoAction_24FINAL_T0_S2
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: NoAction_24FINAL_T1_init --> NoAction_24FINAL_T1_init
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: NoAction_24FINAL_accept_S5 --> NoAction_24FINAL_accept_S5
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: L779_T0_S2 --> L779_T0_S2
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: L779_T1_init --> L779_T1_init
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: L779_accept_S5 --> L779_accept_S5
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: set_default_routeFINAL_T0_S2 --> set_default_routeFINAL_T0_S2
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: set_default_routeFINAL_T1_init --> set_default_routeFINAL_T1_init
[2023-02-06 18:46:49,256 INFO  L479       ProductGenerator]: set_default_routeFINAL_accept_S5 --> set_default_routeFINAL_accept_S5
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T0_S2 --> fwd_pkt_0.applyENTRY_T0_S2
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T1_init --> fwd_pkt_0.applyENTRY_T1_init
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_accept_S5 --> fwd_pkt_0.applyENTRY_accept_S5
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T0_S2 --> fwd_pkt_0.applyENTRY_T0_S2
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T1_init --> fwd_pkt_0.applyENTRY_T1_init
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_accept_S5 --> fwd_pkt_0.applyENTRY_accept_S5
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: NoAction_20FINAL_T0_S2 --> NoAction_20FINAL_T0_S2
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: NoAction_20FINAL_T1_init --> NoAction_20FINAL_T1_init
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: NoAction_20FINAL_accept_S5 --> NoAction_20FINAL_accept_S5
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: NoAction_31FINAL_T0_S2 --> NoAction_31FINAL_T0_S2
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: NoAction_31FINAL_T1_init --> NoAction_31FINAL_T1_init
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: NoAction_31FINAL_accept_S5 --> NoAction_31FINAL_accept_S5
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: L807_T0_S2 --> L807_T0_S2
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: L807_T1_init --> L807_T1_init
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: L807_accept_S5 --> L807_accept_S5
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: L798_T0_S2 --> L798_T0_S2
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: L798_T1_init --> L798_T1_init
[2023-02-06 18:46:49,257 INFO  L479       ProductGenerator]: L798_accept_S5 --> L798_accept_S5
[2023-02-06 18:46:49,257 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-02-06 18:46:49,257 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-02-06 18:46:49,257 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-02-06 18:46:49,257 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-02-06 18:46:49,258 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-02-06 18:46:49,258 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: L837_T0_S2 --> L837_T0_S2
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: L837_T1_init --> L837_T1_init
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: L837_accept_S5 --> L837_accept_S5
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: L837_T0_S2 --> L837_T0_S2
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: L837_T1_init --> L837_T1_init
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: L837_accept_S5 --> L837_accept_S5
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T0_S2 --> _check_out_failed.applyENTRY_T0_S2
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T1_init --> _check_out_failed.applyENTRY_T1_init
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_accept_S5 --> _check_out_failed.applyENTRY_accept_S5
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T0_S2 --> _check_out_failed.applyENTRY_T0_S2
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T1_init --> _check_out_failed.applyENTRY_T1_init
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_accept_S5 --> _check_out_failed.applyENTRY_accept_S5
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: L839-1_T0_S2 --> L839-1_T0_S2
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: L839-1_T1_init --> L839-1_T1_init
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: L839-1_accept_S5 --> L839-1_accept_S5
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: L839-1_T0_S2 --> L839-1_T0_S2
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: L839-1_T1_init --> L839-1_T1_init
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: L839-1_accept_S5 --> L839-1_accept_S5
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_T0_S2 --> _curr_eq_zero.applyENTRY_T0_S2
[2023-02-06 18:46:49,258 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_T1_init --> _curr_eq_zero.applyENTRY_T1_init
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_accept_S5 --> _curr_eq_zero.applyENTRY_accept_S5
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_T0_S2 --> _curr_eq_zero.applyENTRY_T0_S2
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_T1_init --> _curr_eq_zero.applyENTRY_T1_init
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_accept_S5 --> _curr_eq_zero.applyENTRY_accept_S5
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L838_T0_S2 --> L838_T0_S2
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L838_T1_init --> L838_T1_init
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L838_accept_S5 --> L838_accept_S5
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L838_T0_S2 --> L838_T0_S2
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L838_T1_init --> L838_T1_init
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L838_accept_S5 --> L838_accept_S5
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_T0_S2 --> _xor_outport_0ENTRY_T0_S2
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_T1_init --> _xor_outport_0ENTRY_T1_init
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_accept_S5 --> _xor_outport_0ENTRY_accept_S5
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: mainFINAL_T0_S2 --> mainFINAL_T0_S2
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: mainFINAL_T1_init --> mainFINAL_T1_init
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: mainFINAL_accept_S5 --> mainFINAL_accept_S5
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L564_T0_S2 --> L564_T0_S2
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L564_T1_init --> L564_T1_init
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L564_accept_S5 --> L564_accept_S5
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L672-1_T0_S2 --> L672-1_T0_S2
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L672-1_T1_init --> L672-1_T1_init
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L672-1_accept_S5 --> L672-1_accept_S5
[2023-02-06 18:46:49,259 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-02-06 18:46:49,259 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-02-06 18:46:49,259 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L727_T0_S2 --> L727_T0_S2
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L727_T1_init --> L727_T1_init
[2023-02-06 18:46:49,259 INFO  L479       ProductGenerator]: L727_accept_S5 --> L727_accept_S5
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L739_T0_S2 --> L739_T0_S2
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L739_T1_init --> L739_T1_init
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L739_accept_S5 --> L739_accept_S5
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L740_T0_S2 --> L740_T0_S2
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L740_T1_init --> L740_T1_init
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L740_accept_S5 --> L740_accept_S5
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_T0_S2 --> _set_if_status_0FINAL_T0_S2
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_T1_init --> _set_if_status_0FINAL_T1_init
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_accept_S5 --> _set_if_status_0FINAL_accept_S5
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L690_T0_S2 --> L690_T0_S2
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L690_T1_init --> L690_T1_init
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L690_accept_S5 --> L690_accept_S5
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: _set_parent_0FINAL_T0_S2 --> _set_parent_0FINAL_T0_S2
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: _set_parent_0FINAL_T1_init --> _set_parent_0FINAL_T1_init
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: _set_parent_0FINAL_accept_S5 --> _set_parent_0FINAL_accept_S5
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L689_T0_S2 --> L689_T0_S2
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L689_T1_init --> L689_T1_init
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L689_accept_S5 --> L689_accept_S5
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L504_T0_S2 --> L504_T0_S2
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L504_T1_init --> L504_T1_init
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L504_accept_S5 --> L504_accept_S5
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L504_T0_S2 --> L504_T0_S2
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L504_T1_init --> L504_T1_init
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: L504_accept_S5 --> L504_accept_S5
[2023-02-06 18:46:49,260 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-02-06 18:46:49,260 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-02-06 18:46:49,260 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: NoAction_18FINAL_T0_S2 --> NoAction_18FINAL_T0_S2
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: NoAction_18FINAL_T1_init --> NoAction_18FINAL_T1_init
[2023-02-06 18:46:49,260 INFO  L479       ProductGenerator]: NoAction_18FINAL_accept_S5 --> NoAction_18FINAL_accept_S5
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: L768_T0_S2 --> L768_T0_S2
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: L768_T1_init --> L768_T1_init
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: L768_accept_S5 --> L768_accept_S5
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: L771_T0_S2 --> L771_T0_S2
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: L771_T1_init --> L771_T1_init
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: L771_accept_S5 --> L771_accept_S5
[2023-02-06 18:46:49,261 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 18:46:49,261 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 18:46:49,261 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 18:46:49,261 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-02-06 18:46:49,261 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-02-06 18:46:49,261 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T0_S2 --> default_route_0.applyENTRY_T0_S2
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T1_init --> default_route_0.applyENTRY_T1_init
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_accept_S5 --> default_route_0.applyENTRY_accept_S5
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T0_S2 --> default_route_0.applyENTRY_T0_S2
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T1_init --> default_route_0.applyENTRY_T1_init
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_accept_S5 --> default_route_0.applyENTRY_accept_S5
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T0_S2 --> set_out_port_0.applyENTRY_T0_S2
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T1_init --> set_out_port_0.applyENTRY_T1_init
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_accept_S5 --> set_out_port_0.applyENTRY_accept_S5
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T0_S2 --> set_out_port_0.applyENTRY_T0_S2
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T1_init --> set_out_port_0.applyENTRY_T1_init
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_accept_S5 --> set_out_port_0.applyENTRY_accept_S5
[2023-02-06 18:46:49,261 INFO  L479       ProductGenerator]: towards_parentENTRY_T0_S2 --> towards_parentENTRY_T0_S2
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: towards_parentENTRY_T1_init --> towards_parentENTRY_T1_init
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: towards_parentENTRY_accept_S5 --> towards_parentENTRY_accept_S5
[2023-02-06 18:46:49,262 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-02-06 18:46:49,262 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-02-06 18:46:49,262 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: L759_T0_S2 --> L759_T0_S2
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: L759_T1_init --> L759_T1_init
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: L759_accept_S5 --> L759_accept_S5
[2023-02-06 18:46:49,262 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 18:46:49,262 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 18:46:49,262 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: L425_T0_S2 --> L425_T0_S2
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: L425_T1_init --> L425_T1_init
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: L425_accept_S5 --> L425_accept_S5
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: L425_T0_S2 --> L425_T0_S2
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: L425_T1_init --> L425_T1_init
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: L425_accept_S5 --> L425_accept_S5
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: L722_T0_S2 --> L722_T0_S2
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: L722_T1_init --> L722_T1_init
[2023-02-06 18:46:49,262 INFO  L479       ProductGenerator]: L722_accept_S5 --> L722_accept_S5
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_T0_S2 --> _curr_eq_ingress.applyENTRY_T0_S2
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_T1_init --> _curr_eq_ingress.applyENTRY_T1_init
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_accept_S5 --> _curr_eq_ingress.applyENTRY_accept_S5
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_T0_S2 --> _curr_eq_ingress.applyENTRY_T0_S2
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_T1_init --> _curr_eq_ingress.applyENTRY_T1_init
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_accept_S5 --> _curr_eq_ingress.applyENTRY_accept_S5
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: L831-1_T0_S2 --> L831-1_T0_S2
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: L831-1_T1_init --> L831-1_T1_init
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: L831-1_accept_S5 --> L831-1_accept_S5
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: L831-1_T0_S2 --> L831-1_T0_S2
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: L831-1_T1_init --> L831-1_T1_init
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: L831-1_accept_S5 --> L831-1_accept_S5
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: NoAction_28FINAL_T0_S2 --> NoAction_28FINAL_T0_S2
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: NoAction_28FINAL_T1_init --> NoAction_28FINAL_T1_init
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: NoAction_28FINAL_accept_S5 --> NoAction_28FINAL_accept_S5
[2023-02-06 18:46:49,263 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 18:46:49,263 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 18:46:49,263 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T0_S2 --> fwd_parent_0.applyENTRY_T0_S2
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T1_init --> fwd_parent_0.applyENTRY_T1_init
[2023-02-06 18:46:49,263 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_accept_S5 --> fwd_parent_0.applyENTRY_accept_S5
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T0_S2 --> fwd_parent_0.applyENTRY_T0_S2
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T1_init --> fwd_parent_0.applyENTRY_T1_init
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_accept_S5 --> fwd_parent_0.applyENTRY_accept_S5
[2023-02-06 18:46:49,264 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-02-06 18:46:49,264 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-02-06 18:46:49,264 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: NoAction_21FINAL_T0_S2 --> NoAction_21FINAL_T0_S2
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: NoAction_21FINAL_T1_init --> NoAction_21FINAL_T1_init
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: NoAction_21FINAL_accept_S5 --> NoAction_21FINAL_accept_S5
[2023-02-06 18:46:49,264 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-02-06 18:46:49,264 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-02-06 18:46:49,264 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: _send_on_parent_0FINAL_T0_S2 --> _send_on_parent_0FINAL_T0_S2
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: _send_on_parent_0FINAL_T1_init --> _send_on_parent_0FINAL_T1_init
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: _send_on_parent_0FINAL_accept_S5 --> _send_on_parent_0FINAL_accept_S5
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: L753_T0_S2 --> L753_T0_S2
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: L753_T1_init --> L753_T1_init
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: L753_accept_S5 --> L753_accept_S5
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: L738_T0_S2 --> L738_T0_S2
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: L738_T1_init --> L738_T1_init
[2023-02-06 18:46:49,264 INFO  L479       ProductGenerator]: L738_accept_S5 --> L738_accept_S5
[2023-02-06 18:46:49,265 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_20();
[2023-02-06 18:46:49,265 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_20();
[2023-02-06 18:46:49,265 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_20();
[2023-02-06 18:46:49,265 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-06 18:46:49,265 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-06 18:46:49,265 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-06 18:46:49,265 INFO  L479       ProductGenerator]: L946_T0_S2 --> L946_T0_S2
[2023-02-06 18:46:49,265 INFO  L479       ProductGenerator]: L946_T1_init --> L946_T1_init
[2023-02-06 18:46:49,265 INFO  L479       ProductGenerator]: L946_accept_S5 --> L946_accept_S5
[2023-02-06 18:46:49,265 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_T0_S2 --> _set_next_port_0ENTRY_T0_S2
[2023-02-06 18:46:49,265 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_T1_init --> _set_next_port_0ENTRY_T1_init
[2023-02-06 18:46:49,265 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_accept_S5 --> _set_next_port_0ENTRY_accept_S5
[2023-02-06 18:46:49,265 INFO  L483       ProductGenerator]: Handling product edge call: call start_dfs_0.apply();
[2023-02-06 18:46:49,265 INFO  L483       ProductGenerator]: Handling product edge call: call start_dfs_0.apply();
[2023-02-06 18:46:49,265 INFO  L483       ProductGenerator]: Handling product edge call: call start_dfs_0.apply();
[2023-02-06 18:46:49,265 INFO  L479       ProductGenerator]: L449-1_T0_S2 --> L449-1_T0_S2
[2023-02-06 18:46:49,265 INFO  L479       ProductGenerator]: L449-1_T1_init --> L449-1_T1_init
[2023-02-06 18:46:49,265 INFO  L479       ProductGenerator]: L449-1_accept_S5 --> L449-1_accept_S5
[2023-02-06 18:46:49,265 INFO  L479       ProductGenerator]: L769_T0_S2 --> L769_T0_S2
[2023-02-06 18:46:49,265 INFO  L479       ProductGenerator]: L769_T1_init --> L769_T1_init
[2023-02-06 18:46:49,265 INFO  L479       ProductGenerator]: L769_accept_S5 --> L769_accept_S5
[2023-02-06 18:46:49,266 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_zero.apply();
[2023-02-06 18:46:49,266 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_zero.apply();
[2023-02-06 18:46:49,266 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_zero.apply();
[2023-02-06 18:46:49,266 INFO  L479       ProductGenerator]: L763_T0_S2 --> L763_T0_S2
[2023-02-06 18:46:49,266 INFO  L479       ProductGenerator]: L763_T1_init --> L763_T1_init
[2023-02-06 18:46:49,266 INFO  L479       ProductGenerator]: L763_accept_S5 --> L763_accept_S5
[2023-02-06 18:46:49,266 INFO  L479       ProductGenerator]: L485_T0_S2 --> L485_T0_S2
[2023-02-06 18:46:49,266 INFO  L479       ProductGenerator]: L485_T1_init --> L485_T1_init
[2023-02-06 18:46:49,266 INFO  L479       ProductGenerator]: L485_accept_S5 --> L485_accept_S5
[2023-02-06 18:46:49,266 INFO  L479       ProductGenerator]: L485_T0_S2 --> L485_T0_S2
[2023-02-06 18:46:49,266 INFO  L479       ProductGenerator]: L485_T1_init --> L485_T1_init
[2023-02-06 18:46:49,266 INFO  L479       ProductGenerator]: L485_accept_S5 --> L485_accept_S5
[2023-02-06 18:46:49,266 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_18();
[2023-02-06 18:46:49,266 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_18();
[2023-02-06 18:46:49,266 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_18();
[2023-02-06 18:46:49,266 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-02-06 18:46:49,266 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-02-06 18:46:49,266 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-02-06 18:46:49,266 INFO  L479       ProductGenerator]: L783_T0_S2 --> L783_T0_S2
[2023-02-06 18:46:49,266 INFO  L479       ProductGenerator]: L783_T1_init --> L783_T1_init
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L783_accept_S5 --> L783_accept_S5
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L547-1_T0_S2 --> L547-1_T0_S2
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L547-1_T1_init --> L547-1_T1_init
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L547-1_accept_S5 --> L547-1_accept_S5
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L755_T0_S2 --> L755_T0_S2
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L755_T1_init --> L755_T1_init
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L755_accept_S5 --> L755_accept_S5
[2023-02-06 18:46:49,267 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-02-06 18:46:49,267 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-02-06 18:46:49,267 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L625-1_T0_S2 --> L625-1_T0_S2
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L625-1_T1_init --> L625-1_T1_init
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L625-1_accept_S5 --> L625-1_accept_S5
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T0_S2 --> _set_parent_out.applyENTRY_T0_S2
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T1_init --> _set_parent_out.applyENTRY_T1_init
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_accept_S5 --> _set_parent_out.applyENTRY_accept_S5
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T0_S2 --> _set_parent_out.applyENTRY_T0_S2
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T1_init --> _set_parent_out.applyENTRY_T1_init
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_accept_S5 --> _set_parent_out.applyENTRY_accept_S5
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L757_T0_S2 --> L757_T0_S2
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L757_T1_init --> L757_T1_init
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L757_accept_S5 --> L757_accept_S5
[2023-02-06 18:46:49,267 INFO  L479       ProductGenerator]: L750_T0_S2 --> L750_T0_S2
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: L750_T1_init --> L750_T1_init
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: L750_accept_S5 --> L750_accept_S5
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: NoAction_19FINAL_T0_S2 --> NoAction_19FINAL_T0_S2
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: NoAction_19FINAL_T1_init --> NoAction_19FINAL_T1_init
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: NoAction_19FINAL_accept_S5 --> NoAction_19FINAL_accept_S5
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: L774_T0_S2 --> L774_T0_S2
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: L774_T1_init --> L774_T1_init
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: L774_accept_S5 --> L774_accept_S5
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: L797_T0_S2 --> L797_T0_S2
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: L797_T1_init --> L797_T1_init
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: L797_accept_S5 --> L797_accept_S5
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: NoAction_25FINAL_T0_S2 --> NoAction_25FINAL_T0_S2
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: NoAction_25FINAL_T1_init --> NoAction_25FINAL_T1_init
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: NoAction_25FINAL_accept_S5 --> NoAction_25FINAL_accept_S5
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: L637-1_T0_S2 --> L637-1_T0_S2
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: L637-1_T1_init --> L637-1_T1_init
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: L637-1_accept_S5 --> L637-1_accept_S5
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: NoAction_32FINAL_T0_S2 --> NoAction_32FINAL_T0_S2
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: NoAction_32FINAL_T1_init --> NoAction_32FINAL_T1_init
[2023-02-06 18:46:49,268 INFO  L479       ProductGenerator]: NoAction_32FINAL_accept_S5 --> NoAction_32FINAL_accept_S5
[2023-02-06 18:46:49,269 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-02-06 18:46:49,269 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-02-06 18:46:49,269 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: L788_T0_S2 --> L788_T0_S2
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: L788_T1_init --> L788_T1_init
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: L788_accept_S5 --> L788_accept_S5
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: L582-1_T0_S2 --> L582-1_T0_S2
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: L582-1_T1_init --> L582-1_T1_init
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: L582-1_accept_S5 --> L582-1_accept_S5
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_T0_S2 --> _start_from_one_0FINAL_T0_S2
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_T1_init --> _start_from_one_0FINAL_T1_init
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_accept_S5 --> _start_from_one_0FINAL_accept_S5
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: L789_T0_S2 --> L789_T0_S2
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: L789_T1_init --> L789_T1_init
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: L789_accept_S5 --> L789_accept_S5
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: NoAction_27FINAL_T0_S2 --> NoAction_27FINAL_T0_S2
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: NoAction_27FINAL_T1_init --> NoAction_27FINAL_T1_init
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: NoAction_27FINAL_accept_S5 --> NoAction_27FINAL_accept_S5
[2023-02-06 18:46:49,269 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_S2 --> verifyChecksumFINAL_T0_S2
[2023-02-06 18:46:49,270 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T1_init --> verifyChecksumFINAL_T1_init
[2023-02-06 18:46:49,270 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S5 --> verifyChecksumFINAL_accept_S5
[2023-02-06 18:46:49,270 INFO  L479       ProductGenerator]: L805_T0_S2 --> L805_T0_S2
[2023-02-06 18:46:49,270 INFO  L479       ProductGenerator]: L805_T1_init --> L805_T1_init
[2023-02-06 18:46:49,270 INFO  L479       ProductGenerator]: L805_accept_S5 --> L805_accept_S5
[2023-02-06 18:46:49,270 INFO  L479       ProductGenerator]: L742_T0_S2 --> L742_T0_S2
[2023-02-06 18:46:49,270 INFO  L479       ProductGenerator]: L742_T1_init --> L742_T1_init
[2023-02-06 18:46:49,270 INFO  L479       ProductGenerator]: L742_accept_S5 --> L742_accept_S5
[2023-02-06 18:46:49,270 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-02-06 18:46:49,270 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-02-06 18:46:49,270 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-02-06 18:46:49,270 INFO  L479       ProductGenerator]: set_dfs_tagsFINAL_T0_S2 --> set_dfs_tagsFINAL_T0_S2
[2023-02-06 18:46:49,270 INFO  L479       ProductGenerator]: set_dfs_tagsFINAL_T1_init --> set_dfs_tagsFINAL_T1_init
[2023-02-06 18:46:49,270 INFO  L479       ProductGenerator]: set_dfs_tagsFINAL_accept_S5 --> set_dfs_tagsFINAL_accept_S5
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: L761_T0_S2 --> L761_T0_S2
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: L761_T1_init --> L761_T1_init
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: L761_accept_S5 --> L761_accept_S5
[2023-02-06 18:46:49,271 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_ingress.apply();
[2023-02-06 18:46:49,271 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_ingress.apply();
[2023-02-06 18:46:49,271 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_ingress.apply();
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T0_S2 --> _if_status.applyENTRY_T0_S2
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T1_init --> _if_status.applyENTRY_T1_init
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: _if_status.applyENTRY_accept_S5 --> _if_status.applyENTRY_accept_S5
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T0_S2 --> _if_status.applyENTRY_T0_S2
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T1_init --> _if_status.applyENTRY_T1_init
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: _if_status.applyENTRY_accept_S5 --> _if_status.applyENTRY_accept_S5
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: ingressENTRY_accept_S5 --> ingressENTRY_accept_S5
[2023-02-06 18:46:49,271 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: ingressENTRY_accept_S5 --> ingressENTRY_accept_S5
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L852_T0_S2 --> L852_T0_S2
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L852_T1_init --> L852_T1_init
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L852_accept_S5 --> L852_accept_S5
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L852_T0_S2 --> L852_T0_S2
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L852_T1_init --> L852_T1_init
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L852_accept_S5 --> L852_accept_S5
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L752_T0_S2 --> L752_T0_S2
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L752_T1_init --> L752_T1_init
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L752_accept_S5 --> L752_accept_S5
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L786_T0_S2 --> L786_T0_S2
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L786_T1_init --> L786_T1_init
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L786_accept_S5 --> L786_accept_S5
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L731_T0_S2 --> L731_T0_S2
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L731_T1_init --> L731_T1_init
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L731_accept_S5 --> L731_accept_S5
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L969_T0_S2 --> L969_T0_S2
[2023-02-06 18:46:49,272 INFO  L479       ProductGenerator]: L969_T1_init --> L969_T1_init
[2023-02-06 18:46:49,273 INFO  L479       ProductGenerator]: L969_accept_S5 --> L969_accept_S5
[2023-02-06 18:46:49,273 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-02-06 18:46:49,273 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-02-06 18:46:49,273 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-02-06 18:46:49,273 INFO  L479       ProductGenerator]: L754_T0_S2 --> L754_T0_S2
[2023-02-06 18:46:49,273 INFO  L479       ProductGenerator]: L754_T1_init --> L754_T1_init
[2023-02-06 18:46:49,273 INFO  L479       ProductGenerator]: L754_accept_S5 --> L754_accept_S5
[2023-02-06 18:46:49,273 INFO  L479       ProductGenerator]: computeChecksumFINAL_T0_S2 --> computeChecksumFINAL_T0_S2
[2023-02-06 18:46:49,273 INFO  L479       ProductGenerator]: computeChecksumFINAL_T1_init --> computeChecksumFINAL_T1_init
[2023-02-06 18:46:49,273 INFO  L479       ProductGenerator]: computeChecksumFINAL_accept_S5 --> computeChecksumFINAL_accept_S5
[2023-02-06 18:46:49,273 INFO  L479       ProductGenerator]: L648_T0_S2 --> L648_T0_S2
[2023-02-06 18:46:49,273 INFO  L479       ProductGenerator]: L648_T1_init --> L648_T1_init
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L648_accept_S5 --> L648_accept_S5
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L751_T0_S2 --> L751_T0_S2
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L751_T1_init --> L751_T1_init
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L751_accept_S5 --> L751_accept_S5
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L514_T0_S2 --> L514_T0_S2
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L514_T1_init --> L514_T1_init
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L514_accept_S5 --> L514_accept_S5
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L756_T0_S2 --> L756_T0_S2
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L756_T1_init --> L756_T1_init
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L756_accept_S5 --> L756_accept_S5
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_T0_S2 --> _parser_ParserImplFINAL_T0_S2
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_T1_init --> _parser_ParserImplFINAL_T1_init
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_accept_S5 --> _parser_ParserImplFINAL_accept_S5
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L449_T0_S2 --> L449_T0_S2
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L449_T1_init --> L449_T1_init
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L449_accept_S5 --> L449_accept_S5
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L449_T0_S2 --> L449_T0_S2
[2023-02-06 18:46:49,274 INFO  L479       ProductGenerator]: L449_T1_init --> L449_T1_init
[2023-02-06 18:46:49,275 INFO  L479       ProductGenerator]: L449_accept_S5 --> L449_accept_S5
[2023-02-06 18:46:49,275 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_T0_S2 --> _start_from_one_0ENTRY_T0_S2
[2023-02-06 18:46:49,275 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_T1_init --> _start_from_one_0ENTRY_T1_init
[2023-02-06 18:46:49,275 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_accept_S5 --> _start_from_one_0ENTRY_accept_S5
[2023-02-06 18:46:49,275 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-02-06 18:46:49,275 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-02-06 18:46:49,275 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-02-06 18:46:49,275 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_state);
[2023-02-06 18:46:49,275 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_state);
[2023-02-06 18:46:49,275 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_state);
[2023-02-06 18:46:49,275 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-02-06 18:46:49,275 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-02-06 18:46:49,275 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-02-06 18:46:49,275 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-02-06 18:46:49,275 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-02-06 18:46:49,275 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L720_T0_S2 --> L720_T0_S2
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L720_T1_init --> L720_T1_init
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L720_accept_S5 --> L720_accept_S5
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L764_T0_S2 --> L764_T0_S2
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L764_T1_init --> L764_T1_init
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L764_accept_S5 --> L764_accept_S5
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L785_T0_S2 --> L785_T0_S2
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L785_T1_init --> L785_T1_init
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L785_accept_S5 --> L785_accept_S5
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L766_T0_S2 --> L766_T0_S2
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L766_T1_init --> L766_T1_init
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L766_accept_S5 --> L766_accept_S5
[2023-02-06 18:46:49,276 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-02-06 18:46:49,276 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-02-06 18:46:49,276 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-02-06 18:46:49,276 INFO  L479       ProductGenerator]: L804_T0_S2 --> L804_T0_S2
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: L804_T1_init --> L804_T1_init
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: L804_accept_S5 --> L804_accept_S5
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: NoAction_26FINAL_T0_S2 --> NoAction_26FINAL_T0_S2
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: NoAction_26FINAL_T1_init --> NoAction_26FINAL_T1_init
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: NoAction_26FINAL_accept_S5 --> NoAction_26FINAL_accept_S5
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: L485-1_T0_S2 --> L485-1_T0_S2
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: L485-1_T1_init --> L485-1_T1_init
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: L485-1_accept_S5 --> L485-1_accept_S5
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: NoAction_22FINAL_T0_S2 --> NoAction_22FINAL_T0_S2
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: NoAction_22FINAL_T1_init --> NoAction_22FINAL_T1_init
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: NoAction_22FINAL_accept_S5 --> NoAction_22FINAL_accept_S5
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: L529_T0_S2 --> L529_T0_S2
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: L529_T1_init --> L529_T1_init
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: L529_accept_S5 --> L529_accept_S5
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: L877_T0_S2 --> L877_T0_S2
[2023-02-06 18:46:49,277 INFO  L479       ProductGenerator]: L877_T1_init --> L877_T1_init
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L877_accept_S5 --> L877_accept_S5
[2023-02-06 18:46:49,278 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-02-06 18:46:49,278 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-02-06 18:46:49,278 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L773_T0_S2 --> L773_T0_S2
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L773_T1_init --> L773_T1_init
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L773_accept_S5 --> L773_accept_S5
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L767_T0_S2 --> L767_T0_S2
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L767_T1_init --> L767_T1_init
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L767_accept_S5 --> L767_accept_S5
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L827_T0_S2 --> L827_T0_S2
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L827_T1_init --> L827_T1_init
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L827_accept_S5 --> L827_accept_S5
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L827_T0_S2 --> L827_T0_S2
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L827_T1_init --> L827_T1_init
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L827_accept_S5 --> L827_accept_S5
[2023-02-06 18:46:49,278 INFO  L479       ProductGenerator]: L775_T0_S2 --> L775_T0_S2
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L775_T1_init --> L775_T1_init
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L775_accept_S5 --> L775_accept_S5
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L888-1_T0_S2 --> L888-1_T0_S2
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L888-1_T1_init --> L888-1_T1_init
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L888-1_accept_S5 --> L888-1_accept_S5
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L888-1_T0_S2 --> L888-1_T0_S2
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L888-1_T1_init --> L888-1_T1_init
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L888-1_accept_S5 --> L888-1_accept_S5
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L934-1_T0_S2 --> L934-1_T0_S2
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L934-1_T1_init --> L934-1_T1_init
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L934-1_accept_S5 --> L934-1_accept_S5
[2023-02-06 18:46:49,279 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-02-06 18:46:49,279 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-02-06 18:46:49,279 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L743_T0_S2 --> L743_T0_S2
[2023-02-06 18:46:49,279 INFO  L479       ProductGenerator]: L743_T1_init --> L743_T1_init
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: L743_accept_S5 --> L743_accept_S5
[2023-02-06 18:46:49,280 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-02-06 18:46:49,280 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-02-06 18:46:49,280 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: L637_T0_S2 --> L637_T0_S2
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: L637_T1_init --> L637_T1_init
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: L637_accept_S5 --> L637_accept_S5
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: L637_T0_S2 --> L637_T0_S2
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: L637_T1_init --> L637_T1_init
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: L637_accept_S5 --> L637_accept_S5
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: L770_T0_S2 --> L770_T0_S2
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: L770_T1_init --> L770_T1_init
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: L770_accept_S5 --> L770_accept_S5
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: set_dfs_tagsENTRY_T0_S2 --> set_dfs_tagsENTRY_T0_S2
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: set_dfs_tagsENTRY_T1_init --> set_dfs_tagsENTRY_T1_init
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: set_dfs_tagsENTRY_accept_S5 --> set_dfs_tagsENTRY_accept_S5
[2023-02-06 18:46:49,280 INFO  L479       ProductGenerator]: L914_T0_S2 --> L914_T0_S2
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: L914_T1_init --> L914_T1_init
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: L914_accept_S5 --> L914_accept_S5
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: L461-1_T0_S2 --> L461-1_T0_S2
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: L461-1_T1_init --> L461-1_T1_init
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: L461-1_accept_S5 --> L461-1_accept_S5
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T0_S2 --> _check_outport_status.applyENTRY_T0_S2
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T1_init --> _check_outport_status.applyENTRY_T1_init
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_accept_S5 --> _check_outport_status.applyENTRY_accept_S5
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T0_S2 --> _check_outport_status.applyENTRY_T0_S2
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T1_init --> _check_outport_status.applyENTRY_T1_init
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_accept_S5 --> _check_outport_status.applyENTRY_accept_S5
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: L582_T0_S2 --> L582_T0_S2
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: L582_T1_init --> L582_T1_init
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: L582_accept_S5 --> L582_accept_S5
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: L582_T0_S2 --> L582_T0_S2
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: L582_T1_init --> L582_T1_init
[2023-02-06 18:46:49,281 INFO  L479       ProductGenerator]: L582_accept_S5 --> L582_accept_S5
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L958_T0_S2 --> L958_T0_S2
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L958_T1_init --> L958_T1_init
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L958_accept_S5 --> L958_accept_S5
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L958_T0_S2 --> L958_T0_S2
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L958_T1_init --> L958_T1_init
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L958_accept_S5 --> L958_accept_S5
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L734_T0_S2 --> L734_T0_S2
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L734_T1_init --> L734_T1_init
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L734_accept_S5 --> L734_accept_S5
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L806_T0_S2 --> L806_T0_S2
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L806_T1_init --> L806_T1_init
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L806_accept_S5 --> L806_accept_S5
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L780_T0_S2 --> L780_T0_S2
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L780_T1_init --> L780_T1_init
[2023-02-06 18:46:49,282 INFO  L479       ProductGenerator]: L780_accept_S5 --> L780_accept_S5
[2023-02-06 18:46:49,283 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-02-06 18:46:49,283 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-02-06 18:46:49,283 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-02-06 18:46:49,283 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-02-06 18:46:49,283 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-02-06 18:46:49,283 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-02-06 18:46:49,283 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_T0_S2 --> all_ports_status.writeFINAL_T0_S2
[2023-02-06 18:46:49,283 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_T1_init --> all_ports_status.writeFINAL_T1_init
[2023-02-06 18:46:49,283 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_accept_S5 --> all_ports_status.writeFINAL_accept_S5
[2023-02-06 18:46:49,283 INFO  L479       ProductGenerator]: L745_T0_S2 --> L745_T0_S2
[2023-02-06 18:46:49,283 INFO  L479       ProductGenerator]: L745_T1_init --> L745_T1_init
[2023-02-06 18:46:49,283 INFO  L479       ProductGenerator]: L745_accept_S5 --> L745_accept_S5
[2023-02-06 18:46:49,283 INFO  L479       ProductGenerator]: L826_T0_S2 --> L826_T0_S2
[2023-02-06 18:46:49,283 INFO  L479       ProductGenerator]: L826_T1_init --> L826_T1_init
[2023-02-06 18:46:49,283 INFO  L479       ProductGenerator]: L826_accept_S5 --> L826_accept_S5
[2023-02-06 18:46:49,283 INFO  L479       ProductGenerator]: L826_T0_S2 --> L826_T0_S2
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L826_T1_init --> L826_T1_init
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L826_accept_S5 --> L826_accept_S5
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L760_T0_S2 --> L760_T0_S2
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L760_T1_init --> L760_T1_init
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L760_accept_S5 --> L760_accept_S5
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: set_out_metaFINAL_T0_S2 --> set_out_metaFINAL_T0_S2
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: set_out_metaFINAL_T1_init --> set_out_metaFINAL_T1_init
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: set_out_metaFINAL_accept_S5 --> set_out_metaFINAL_accept_S5
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L816_T0_S2 --> L816_T0_S2
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L816_T1_init --> L816_T1_init
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L816_accept_S5 --> L816_accept_S5
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L816_T0_S2 --> L816_T0_S2
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L816_T1_init --> L816_T1_init
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L816_accept_S5 --> L816_accept_S5
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L700-1_T0_S2 --> L700-1_T0_S2
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L700-1_T1_init --> L700-1_T1_init
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L700-1_accept_S5 --> L700-1_accept_S5
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_T0_S2 --> _send_to_parent_0ENTRY_T0_S2
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_T1_init --> _send_to_parent_0ENTRY_T1_init
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_accept_S5 --> _send_to_parent_0ENTRY_accept_S5
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L687_T0_S2 --> L687_T0_S2
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L687_T1_init --> L687_T1_init
[2023-02-06 18:46:49,284 INFO  L479       ProductGenerator]: L687_accept_S5 --> L687_accept_S5
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: L688_T0_S2 --> L688_T0_S2
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: L688_T1_init --> L688_T1_init
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: L688_accept_S5 --> L688_accept_S5
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: L437_T0_S2 --> L437_T0_S2
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: L437_T1_init --> L437_T1_init
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: L437_accept_S5 --> L437_accept_S5
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: L437_T0_S2 --> L437_T0_S2
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: L437_T1_init --> L437_T1_init
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: L437_accept_S5 --> L437_accept_S5
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T0_S2 --> _hit_depth.applyENTRY_T0_S2
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T1_init --> _hit_depth.applyENTRY_T1_init
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_accept_S5 --> _hit_depth.applyENTRY_accept_S5
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T0_S2 --> _hit_depth.applyENTRY_T0_S2
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T1_init --> _hit_depth.applyENTRY_T1_init
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_accept_S5 --> _hit_depth.applyENTRY_accept_S5
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: L504-1_T0_S2 --> L504-1_T0_S2
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: L504-1_T1_init --> L504-1_T1_init
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: L504-1_accept_S5 --> L504-1_accept_S5
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: fwdFINAL_T0_S2 --> fwdFINAL_T0_S2
[2023-02-06 18:46:49,285 INFO  L479       ProductGenerator]: fwdFINAL_T1_init --> fwdFINAL_T1_init
[2023-02-06 18:46:49,286 INFO  L479       ProductGenerator]: fwdFINAL_accept_S5 --> fwdFINAL_accept_S5
[2023-02-06 18:46:49,286 INFO  L479       ProductGenerator]: L776_T0_S2 --> L776_T0_S2
[2023-02-06 18:46:49,286 INFO  L479       ProductGenerator]: L776_T1_init --> L776_T1_init
[2023-02-06 18:46:49,286 INFO  L479       ProductGenerator]: L776_accept_S5 --> L776_accept_S5
[2023-02-06 18:46:49,286 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 18:46:49,286 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 18:46:49,286 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 18:46:49,286 INFO  L479       ProductGenerator]: L801_T0_S2 --> L801_T0_S2
[2023-02-06 18:46:49,286 INFO  L479       ProductGenerator]: L801_T1_init --> L801_T1_init
[2023-02-06 18:46:49,286 INFO  L479       ProductGenerator]: L801_accept_S5 --> L801_accept_S5
[2023-02-06 18:46:49,286 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_T0_S2 --> _starting_port_meta_0FINAL_T0_S2
[2023-02-06 18:46:49,286 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_T1_init --> _starting_port_meta_0FINAL_T1_init
[2023-02-06 18:46:49,286 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_accept_S5 --> _starting_port_meta_0FINAL_accept_S5
[2023-02-06 18:46:49,286 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 18:46:49,286 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 18:46:49,286 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 18:46:49,286 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-02-06 18:46:49,286 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-02-06 18:46:49,287 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-02-06 18:46:49,287 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-02-06 18:46:49,287 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-02-06 18:46:49,287 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-02-06 18:46:49,287 INFO  L479       ProductGenerator]: L800_T0_S2 --> L800_T0_S2
[2023-02-06 18:46:49,287 INFO  L479       ProductGenerator]: L800_T1_init --> L800_T1_init
[2023-02-06 18:46:49,287 INFO  L479       ProductGenerator]: L800_accept_S5 --> L800_accept_S5
[2023-02-06 18:46:49,287 INFO  L479       ProductGenerator]: L437-1_T0_S2 --> L437-1_T0_S2
[2023-02-06 18:46:49,287 INFO  L479       ProductGenerator]: L437-1_T1_init --> L437-1_T1_init
[2023-02-06 18:46:49,287 INFO  L479       ProductGenerator]: L437-1_accept_S5 --> L437-1_accept_S5
[2023-02-06 18:46:49,287 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-02-06 18:46:49,287 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-02-06 18:46:49,287 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-02-06 18:46:49,287 INFO  L479       ProductGenerator]: L744_T0_S2 --> L744_T0_S2
[2023-02-06 18:46:49,287 INFO  L479       ProductGenerator]: L744_T1_init --> L744_T1_init
[2023-02-06 18:46:49,287 INFO  L479       ProductGenerator]: L744_accept_S5 --> L744_accept_S5
[2023-02-06 18:46:49,287 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-02-06 18:46:49,287 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-02-06 18:46:49,288 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-02-06 18:46:49,288 INFO  L479       ProductGenerator]: _send_on_parent_0ENTRY_T0_S2 --> _send_on_parent_0ENTRY_T0_S2
[2023-02-06 18:46:49,288 INFO  L479       ProductGenerator]: _send_on_parent_0ENTRY_T1_init --> _send_on_parent_0ENTRY_T1_init
[2023-02-06 18:46:49,288 INFO  L479       ProductGenerator]: _send_on_parent_0ENTRY_accept_S5 --> _send_on_parent_0ENTRY_accept_S5
[2023-02-06 18:46:49,288 INFO  L479       ProductGenerator]: L958-1_T0_S2 --> L958-1_T0_S2
[2023-02-06 18:46:49,288 INFO  L479       ProductGenerator]: L958-1_T1_init --> L958-1_T1_init
[2023-02-06 18:46:49,288 INFO  L479       ProductGenerator]: L958-1_accept_S5 --> L958-1_accept_S5
[2023-02-06 18:46:49,288 INFO  L483       ProductGenerator]: Handling product edge call: call _send_on_parent_0();
[2023-02-06 18:46:49,288 INFO  L483       ProductGenerator]: Handling product edge call: call _send_on_parent_0();
[2023-02-06 18:46:49,288 INFO  L483       ProductGenerator]: Handling product edge call: call _send_on_parent_0();
[2023-02-06 18:46:49,288 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _to_parent.applyEXIT to L838
[2023-02-06 18:46:49,288 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _out_eq_zero.applyEXIT to L852
[2023-02-06 18:46:49,288 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from towards_parentEXIT to L700-1
[2023-02-06 18:46:49,288 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L870
[2023-02-06 18:46:49,288 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_if_status_0EXIT to L473-1
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_20EXIT to L934-1
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _try_next.applyEXIT to L839-1
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _send_to_parent_0EXIT to L582-1
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _starting_port_meta_0EXIT to L547-1
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_29EXIT to L504-1
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from computeChecksumEXIT to L875
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _start_from_one_0EXIT to L504-1
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_parent_out.applyEXIT to L830
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from start_dfs_0.applyEXIT to L852
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_18EXIT to L700-1
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _check_outport_status.applyEXIT to L836-1
[2023-02-06 18:46:49,289 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_dfs_tagsEXIT to L958-1
[2023-02-06 18:46:49,290 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_26EXIT to L461-1
[2023-02-06 18:46:49,290 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_ParserImplFINAL
[2023-02-06 18:46:49,290 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_30EXIT to L547-1
[2023-02-06 18:46:49,290 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _hit_depth.applyEXIT to L827
[2023-02-06 18:46:49,290 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _send_on_parent_0EXIT to L461-1
[2023-02-06 18:46:49,290 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_22EXIT to L413-1
[2023-02-06 18:46:49,290 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _check_out_failed.applyEXIT to L838
[2023-02-06 18:46:49,290 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from default_route_0.applyEXIT to L817-1
[2023-02-06 18:46:49,290 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _skip_parent_0EXIT to L485-1
[2023-02-06 18:46:49,290 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_33EXIT to L637-1
[2023-02-06 18:46:49,291 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L672-1
[2023-02-06 18:46:49,291 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_31EXIT to L582-1
[2023-02-06 18:46:49,291 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L888-1
[2023-02-06 18:46:49,291 INFO  L749       ProductGenerator]: ==== Handling return program step: #541#return;
[2023-02-06 18:46:49,291 INFO  L749       ProductGenerator]: ==== Handling return program step: #541#return;
[2023-02-06 18:46:49,291 INFO  L749       ProductGenerator]: ==== Handling return program step: #541#return;
[2023-02-06 18:46:49,291 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _outport_to_parent_0EXIT to L625-1
[2023-02-06 18:46:49,292 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwd_pkt_0.applyEXIT to L815
[2023-02-06 18:46:49,292 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _xor_outport_0EXIT to L425-1
[2023-02-06 18:46:49,292 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _next_outport_0EXIT to L637-1
[2023-02-06 18:46:49,292 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_25EXIT to L449-1
[2023-02-06 18:46:49,292 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L873
[2023-02-06 18:46:49,292 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_27EXIT to L473-1
[2023-02-06 18:46:49,292 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_32EXIT to L625-1
[2023-02-06 18:46:49,292 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_next_port_0EXIT to L437-1
[2023-02-06 18:46:49,292 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_23EXIT to L425-1
[2023-02-06 18:46:49,293 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _curr_eq_zero.applyEXIT to L823-1
[2023-02-06 18:46:49,293 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwdEXIT to L712-1
[2023-02-06 18:46:49,293 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _skip_failures_0EXIT to L413-1
[2023-02-06 18:46:49,293 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L872
[2023-02-06 18:46:49,293 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_ParserImplEXIT to L871
[2023-02-06 18:46:49,293 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwd_parent_0.applyEXIT to L815
[2023-02-06 18:46:49,293 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to startFINAL
[2023-02-06 18:46:49,293 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _curr_eq_ingress.applyEXIT to L826
[2023-02-06 18:46:49,293 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_egress_port.applyEXIT to L831-1
[2023-02-06 18:46:49,294 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _jump_to_next.applyEXIT to L846-1
[2023-02-06 18:46:49,294 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_out_metaEXIT to L934-1
[2023-02-06 18:46:49,294 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L874
[2023-02-06 18:46:49,294 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_parent_0EXIT to L449-1
[2023-02-06 18:46:49,294 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_21EXIT to L958-1
[2023-02-06 18:46:49,294 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_out_port_0.applyEXIT to L862-1
[2023-02-06 18:46:49,294 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_19EXIT to L712-1
[2023-02-06 18:46:49,294 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_24EXIT to L437-1
[2023-02-06 18:46:49,294 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_28EXIT to L485-1
[2023-02-06 18:46:49,294 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_default_routeEXIT to L672-1
[2023-02-06 18:46:49,299 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _if_status.applyEXIT to L837
[2023-02-06 18:46:49,646 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-02-06 18:46:49,648 INFO  L110   BuchiProductObserver]: BuchiProgram size 1467 locations, 1981 edges
[2023-02-06 18:46:49,648 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 06:46:49 BoogieIcfgContainer
[2023-02-06 18:46:49,648 INFO  L132        PluginConnector]: ------------------------ END BÃ¼chi Program Product----------------------------
[2023-02-06 18:46:49,649 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-02-06 18:46:49,649 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-02-06 18:46:49,652 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-02-06 18:46:49,652 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 06:46:49" (1/1) ...
[2023-02-06 18:46:49,722 INFO  L313           BlockEncoder]: Initial Icfg 1467 locations, 1981 edges
[2023-02-06 18:46:49,722 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-02-06 18:46:49,723 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-02-06 18:46:49,723 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-02-06 18:46:49,724 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-02-06 18:46:49,724 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-02-06 18:46:49,730 INFO  L70    emoveInfeasibleEdges]: Removed 6 edges and 3 locations because of local infeasibility
[2023-02-06 18:46:49,855 INFO  L71     MaximizeFinalStates]: 483 new accepting states
[2023-02-06 18:46:49,857 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 18:46:49,863 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-02-06 18:46:49,864 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-02-06 18:46:49,867 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 18:46:49,869 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-02-06 18:46:49,872 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-02-06 18:46:49,874 INFO  L313           BlockEncoder]: Encoded RCFG 1456 locations, 1965 edges
[2023-02-06 18:46:49,875 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 06:46:49 BasicIcfg
[2023-02-06 18:46:49,875 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-02-06 18:46:49,875 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-02-06 18:46:49,876 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-02-06 18:46:49,877 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-02-06 18:46:49,877 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 18:46:49,877 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:46:48" (1/6) ...
[2023-02-06 18:46:49,879 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@22cad3d2 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 06:46:49, skipping insertion in model container
[2023-02-06 18:46:49,879 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 18:46:49,879 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 06:46:48" (2/6) ...
[2023-02-06 18:46:49,879 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@22cad3d2 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 06:46:49, skipping insertion in model container
[2023-02-06 18:46:49,880 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 18:46:49,880 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 06:46:49" (3/6) ...
[2023-02-06 18:46:49,880 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@22cad3d2 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 06:46:49, skipping insertion in model container
[2023-02-06 18:46:49,880 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 18:46:49,880 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 06:46:49" (4/6) ...
[2023-02-06 18:46:49,880 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@22cad3d2 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 06:46:49, skipping insertion in model container
[2023-02-06 18:46:49,880 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 18:46:49,880 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 06:46:49" (5/6) ...
[2023-02-06 18:46:49,880 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@22cad3d2 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 06.02 06:46:49, skipping insertion in model container
[2023-02-06 18:46:49,880 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 18:46:49,880 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 06:46:49" (6/6) ...
[2023-02-06 18:46:49,881 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-02-06 18:46:49,943 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-02-06 18:46:49,943 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-02-06 18:46:49,943 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-02-06 18:46:49,943 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-02-06 18:46:49,944 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-02-06 18:46:49,944 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-02-06 18:46:49,944 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-02-06 18:46:49,944 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-02-06 18:46:49,949 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 1456 states, 1095 states have (on average 1.1360730593607307) internal successors, (1244), 1095 states have internal predecessors, (1244), 181 states have call successors, (181), 181 states have call predecessors, (181), 180 states have return successors, (540), 180 states have call predecessors, (540), 180 states have call successors, (540)
[2023-02-06 18:46:50,006 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:46:50,007 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:46:50,007 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:46:50,023 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:46:50,023 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:46:50,024 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-02-06 18:46:50,027 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 1456 states, 1095 states have (on average 1.1360730593607307) internal successors, (1244), 1095 states have internal predecessors, (1244), 181 states have call successors, (181), 181 states have call predecessors, (181), 180 states have return successors, (540), 180 states have call predecessors, (540), 180 states have call successors, (540)
[2023-02-06 18:46:50,102 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:46:50,102 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:46:50,102 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:46:50,107 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:46:50,107 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:46:50,121 INFO  L752   eck$LassoCheckResult]: Stem: 141#ULTIMATE.startENTRY_NONWAtrue [2801] ULTIMATE.startENTRY_NONWA-->L888-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 692#L888-1_T1_inittrue [3339] L888-1_T1_init-->L888_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 901#L888_T1_inittrue [3547] L888_T1_init-->L888_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 638#L888_T1_init-D59true [3284] L888_T1_init-D59-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1298#mainENTRY_T1_inittrue [3949] mainENTRY_T1_init-->mainENTRY_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 277#mainENTRY_T1_init-D89true [2931] mainENTRY_T1_init-D89-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 415#havocProcedureENTRY_T1_inittrue [3064] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 647#L720_T1_inittrue [3293] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 858#L721_T1_inittrue [3508] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 903#L722_T1_inittrue [3550] L722_T1_init-->L723_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 1054#L723_T1_inittrue [3705] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 473#L724_T1_inittrue [3122] L724_T1_init-->L725_T1_init: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 366#L725_T1_inittrue [3024] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 913#L726_T1_inittrue [3560] L726_T1_init-->L727_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 1315#L727_T1_inittrue [3968] L727_T1_init-->L728_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 198#L728_T1_inittrue [2856] L728_T1_init-->L729_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 640#L729_T1_inittrue [3286] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 610#L730_T1_inittrue [3256] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 117#L731_T1_inittrue [2776] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 354#L732_T1_inittrue [3014] L732_T1_init-->L733_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 952#L733_T1_inittrue [3600] L733_T1_init-->L734_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_14) (< v_standard_metadata.deq_timedelta_14 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[] 523#L734_T1_inittrue [3170] L734_T1_init-->L735_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 926#L735_T1_inittrue [3572] L735_T1_init-->L736_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 289#L736_T1_inittrue [2942] L736_T1_init-->L737_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 1369#L737_T1_inittrue [4018] L737_T1_init-->L738_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 823#L738_T1_inittrue [3474] L738_T1_init-->L739_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 1019#L739_T1_inittrue [3671] L739_T1_init-->L740_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 403#L740_T1_inittrue [3053] L740_T1_init-->L741_T1_init: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 795#L741_T1_inittrue [3445] L741_T1_init-->L742_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 693#L742_T1_inittrue [3341] L742_T1_init-->L743_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 471#L743_T1_inittrue [3120] L743_T1_init-->L744_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 1158#L744_T1_inittrue [3806] L744_T1_init-->L745_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 656#L745_T1_inittrue [3300] L745_T1_init-->L746_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 542#L746_T1_inittrue [3187] L746_T1_init-->L747_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 280#L747_T1_inittrue [2934] L747_T1_init-->L748_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 1128#L748_T1_inittrue [3776] L748_T1_init-->L749_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1100#L749_T1_inittrue [3748] L749_T1_init-->L750_T1_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 322#L750_T1_inittrue [2979] L750_T1_init-->L751_T1_init: Formula: (= v_meta.local_metadata.out_port_92 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_92}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 475#L751_T1_inittrue [3124] L751_T1_init-->L752_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 992#L752_T1_inittrue [3643] L752_T1_init-->L753_T1_init: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1249#L753_T1_inittrue [3902] L753_T1_init-->L754_T1_init: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 1028#L754_T1_inittrue [3681] L754_T1_init-->L755_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 89#L755_T1_inittrue [2750] L755_T1_init-->L756_T1_init: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 796#L756_T1_inittrue [3446] L756_T1_init-->L757_T1_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 932#L757_T1_inittrue [3580] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 991#L758_T1_inittrue [3642] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 66#L759_T1_inittrue [2730] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 1186#L760_T1_inittrue [3833] L760_T1_init-->L761_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_18) (< v_hdr.dfsTag.pkt_v1_par_18 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[] 621#L761_T1_inittrue [3267] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 771#L762_T1_inittrue [3421] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_11))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 857#L763_T1_inittrue [3507] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 616#L764_T1_inittrue [3263] L764_T1_init-->L765_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_14) (< v_hdr.dfsTag.pkt_v2_par_14 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 828#L765_T1_inittrue [3479] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 71#L766_T1_inittrue [2735] L766_T1_init-->L767_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_14 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_14))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[] 675#L767_T1_inittrue [3321] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 93#L768_T1_inittrue [2754] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 1129#L769_T1_inittrue [3777] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 633#L770_T1_inittrue [3281] L770_T1_init-->L771_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_14) (< v_hdr.dfsTag.pkt_v4_curr_14 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 278#L771_T1_inittrue [2932] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 1328#L772_T1_inittrue [3978] L772_T1_init-->L773_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 1115#L773_T1_inittrue [3766] L773_T1_init-->L774_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 339#L774_T1_inittrue [3000] L774_T1_init-->L775_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 138#L775_T1_inittrue [2799] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 275#L776_T1_inittrue [2929] L776_T1_init-->L777_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 167#L777_T1_inittrue [2829] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 648#L778_T1_inittrue [3295] L778_T1_init-->L779_T1_init: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 1341#L779_T1_inittrue [3993] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 576#L780_T1_inittrue [3224] L780_T1_init-->L781_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 971#L781_T1_inittrue [3623] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 483#L782_T1_inittrue [3131] L782_T1_init-->L783_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_12 2) (<= 0 v_hdr.ff_tags.is_edge_12))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[] 252#L783_T1_inittrue [2905] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 950#L784_T1_inittrue [3599] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_17) (< v_hdr.ff_tags.dfs_start_17 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 703#L785_T1_inittrue [3350] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 158#L786_T1_inittrue [2822] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 552#L787_T1_inittrue [3200] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 680#L788_T1_inittrue [3326] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 873#L789_T1_inittrue [3521] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 440#L790_T1_inittrue [3090] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 422#L791_T1_inittrue [3071] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 1450#L792_T1_inittrue [4098] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_25}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 131#L793_T1_inittrue [2791] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 1261#L794_T1_inittrue [3915] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 367#L795_T1_inittrue [3025] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 1089#L796_T1_inittrue [3737] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 39#L797_T1_inittrue [2703] L797_T1_init-->L798_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 83#L798_T1_inittrue [2744] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 357#L799_T1_inittrue [3016] L799_T1_init-->L800_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 91#L800_T1_inittrue [2753] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 345#L801_T1_inittrue [3006] L801_T1_init-->L802_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 1142#L802_T1_inittrue [3792] L802_T1_init-->L803_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 1008#L803_T1_inittrue [3661] L803_T1_init-->L804_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 1145#L804_T1_inittrue [3795] L804_T1_init-->L805_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 402#L805_T1_inittrue [3052] L805_T1_init-->L806_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 1330#L806_T1_inittrue [3979] L806_T1_init-->L807_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 876#L807_T1_inittrue [3525] L807_T1_init-->L808_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 607#L808_T1_inittrue [3255] L808_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 1440#havocProcedureFINAL_T1_inittrue [4086] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 79#havocProcedureEXIT_T1_inittrue >[4385] havocProcedureEXIT_T1_init-->L870-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1031#L870-D191true [3684] L870-D191-->L870_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1090#L870_T1_inittrue [3738] L870_T1_init-->L870_T1_init-D137: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 741#L870_T1_init-D137true [3388] L870_T1_init-D137-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 448#_parser_ParserImplENTRY_T1_inittrue [3096] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D77: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 770#_parser_ParserImplENTRY_T1_init-D77true [3419] _parser_ParserImplENTRY_T1_init-D77-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 835#startENTRY_T1_inittrue [3486] startENTRY_T1_init-->L944_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 1105#L944_T1_inittrue [3753] L944_T1_init-->L945_T1_init: Formula: v_hdr.dfsTag.valid_26  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_26}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 549#L945_T1_inittrue [3196] L945_T1_init-->L946_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 426#L946_T1_inittrue [3075] L946_T1_init-->L947_T1_init: Formula: (= v_meta.local_metadata.pkt_par_37 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 874#L947_T1_inittrue [3522] L947_T1_init-->L948_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1388#L948_T1_inittrue [4036] L948_T1_init-->L948_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 284#L948_T1_init-D161true [2939] L948_T1_init-D161-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 222#acceptFINAL_T1_inittrue [2880] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1154#acceptEXIT_T1_inittrue >[4300] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1070#startFINAL-D323true [3720] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 935#startFINAL_T1_inittrue [3584] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 484#startEXIT_T1_inittrue >[4121] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 137#_parser_ParserImplFINAL-D239true [2797] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 761#_parser_ParserImplFINAL_T1_inittrue [3411] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 457#_parser_ParserImplEXIT_T1_inittrue >[4180] _parser_ParserImplEXIT_T1_init-->L871-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 943#L871-D317true [3592] L871-D317-->L871_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1038#L871_T1_inittrue [3690] L871_T1_init-->L871_T1_init-D164: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 676#L871_T1_init-D164true [3322] L871_T1_init-D164-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 364#verifyChecksumFINAL_T1_inittrue [3022] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1263#verifyChecksumEXIT_T1_inittrue >[4365] verifyChecksumEXIT_T1_init-->L872-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 192#L872-D314true [2851] L872-D314-->L872_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 567#L872_T1_inittrue [3213] L872_T1_init-->L872_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1025#L872_T1_init-D56true [3678] L872_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 928#ingressENTRY_T1_inittrue [3577] ingressENTRY_T1_init-->L815_T1_init: Formula: (not v_hdr.dfsTag.valid_19)  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  AuxVars[]  AssignedVars[] 1035#L815_T1_inittrue [3687] L815_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 784#ingressEXIT_T1_inittrue >[4574] ingressEXIT_T1_init-->L873-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5#L873-D290true [2667] L873-D290-->L873_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1280#L873_T1_inittrue [3932] L873_T1_init-->L873_T1_init-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 172#L873_T1_init-D86true [2833] L873_T1_init-D86-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 639#egressFINAL_T1_inittrue [3285] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1256#egressEXIT_T1_inittrue >[4622] egressEXIT_T1_init-->L874-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1167#L874-D338true [3814] L874-D338-->L874_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1039#L874_T1_inittrue [3691] L874_T1_init-->L874_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1017#L874_T1_init-D101true [3669] L874_T1_init-D101-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1237#computeChecksumFINAL_T1_inittrue [3888] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1393#computeChecksumEXIT_T1_inittrue >[4567] computeChecksumEXIT_T1_init-->L875-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 119#L875-D215true [2779] L875-D215-->L875_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 125#L875_T1_inittrue [2786] L875_T1_init-->L876-1_T1_init: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 1148#L876-1_T1_inittrue [3797] L876-1_T1_init-->L880_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_147 v_meta.local_metadata.pkt_par_44))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and v__p4ltl_0_8 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 297#L880_T1_inittrue [2951] L880_T1_init-->L881_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_68 0))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 1441#L881_T1_inittrue [4087] L881_T1_init-->L882_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_6 (not .cse0)) (and (not v__p4ltl_2_6) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 74#L882_T1_inittrue [2738] L882_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_146 0))) (or (and (not v__p4ltl_3_8) .cse0) (and v__p4ltl_3_8 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  AuxVars[]  AssignedVars[_p4ltl_3] 1161#mainFINAL_T1_inittrue [3809] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1169#mainEXIT_T1_inittrue >[4505] mainEXIT_T1_init-->L888-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 954#L888-1-D272true [3604] L888-1-D272-->L888-1_T0_S2: Formula: (and v__p4ltl_1_9 (or v__p4ltl_3_11 v__p4ltl_2_11) v_hdr.dfsTag.valid_29 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 1110#L888-1_T0_S2true [3759] L888-1_T0_S2-->L888_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 700#L888_T0_S2true [3346] L888_T0_S2-->L888_T0_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 827#L888_T0_S2-D58true [3478] L888_T0_S2-D58-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 145#mainENTRY_T0_S2true [2806] mainENTRY_T0_S2-->mainENTRY_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 241#mainENTRY_T0_S2-D88true [2896] mainENTRY_T0_S2-D88-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 666#havocProcedureENTRY_T0_S2true [3310] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 320#L720_T0_S2true [2977] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 1060#L721_T0_S2true [3710] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 813#L722_T0_S2true [3461] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 405#L723_T0_S2true [3055] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.egress_spec_25 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_25}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 942#L724_T0_S2true [3591] L724_T0_S2-->L725_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_25)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_25}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 570#L725_T0_S2true [3218] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 408#L726_T0_S2true [3057] L726_T0_S2-->L727_T0_S2: Formula: (and (< v_standard_metadata.instance_type_11 4294967296) (<= 0 v_standard_metadata.instance_type_11))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_11}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[] 1127#L727_T0_S2true [3775] L727_T0_S2-->L728_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 613#L728_T0_S2true [3260] L728_T0_S2-->L729_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 814#L729_T0_S2true [3462] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 1063#L730_T0_S2true [3712] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 164#L731_T0_S2true [2826] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 578#L732_T0_S2true [3226] L732_T0_S2-->L733_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 1084#L733_T0_S2true [3733] L733_T0_S2-->L734_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 529#L734_T0_S2true [3177] L734_T0_S2-->L735_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 120#L735_T0_S2true [2778] L735_T0_S2-->L736_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 1234#L736_T0_S2true [3885] L736_T0_S2-->L737_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 660#L737_T0_S2true [3305] L737_T0_S2-->L738_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 936#L738_T0_S2true [3585] L738_T0_S2-->L739_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 730#L739_T0_S2true [3379] L739_T0_S2-->L740_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 947#L740_T0_S2true [3597] L740_T0_S2-->L741_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 235#L741_T0_S2true [2892] L741_T0_S2-->L742_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 1246#L742_T0_S2true [3899] L742_T0_S2-->L743_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 1399#L743_T0_S2true [4044] L743_T0_S2-->L744_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 435#L744_T0_S2true [3084] L744_T0_S2-->L745_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 1357#L745_T0_S2true [4007] L745_T0_S2-->L746_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 653#L746_T0_S2true [3298] L746_T0_S2-->L747_T0_S2: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 984#L747_T0_S2true [3635] L747_T0_S2-->L748_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 353#L748_T0_S2true [3013] L748_T0_S2-->L749_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_33 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1396#L749_T0_S2true [4041] L749_T0_S2-->L750_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 1270#L750_T0_S2true [3924] L750_T0_S2-->L751_T0_S2: Formula: (= v_meta.local_metadata.out_port_93 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_93}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 1078#L751_T0_S2true [3726] L751_T0_S2-->L752_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 1000#L752_T0_S2true [3651] L752_T0_S2-->L753_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1018#L753_T0_S2true [3668] L753_T0_S2-->L754_T0_S2: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 343#L754_T0_S2true [3004] L754_T0_S2-->L755_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 911#L755_T0_S2true [3558] L755_T0_S2-->L756_T0_S2: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 701#L756_T0_S2true [3347] L756_T0_S2-->L757_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 698#L757_T0_S2true [3345] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 215#L758_T0_S2true [2873] L758_T0_S2-->L759_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 445#L759_T0_S2true [3093] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 809#L760_T0_S2true [3458] L760_T0_S2-->L761_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 108#L761_T0_S2true [2766] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 1442#L762_T0_S2true [4090] L762_T0_S2-->L763_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_10))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 608#L763_T0_S2true [3254] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 31#L764_T0_S2true [2692] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 1319#L765_T0_S2true [3969] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 1282#L766_T0_S2true [3934] L766_T0_S2-->L767_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_12))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 1074#L767_T0_S2true [3722] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 797#L768_T0_S2true [3447] L768_T0_S2-->L769_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 309#L769_T0_S2true [2963] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 568#L770_T0_S2true [3214] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (< v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 509#L771_T0_S2true [3161] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 1082#L772_T0_S2true [3730] L772_T0_S2-->L773_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_13))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 1119#L773_T0_S2true [3768] L773_T0_S2-->L774_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 872#L774_T0_S2true [3520] L774_T0_S2-->L775_T0_S2: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 1434#L775_T0_S2true [4081] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 1291#L776_T0_S2true [3943] L776_T0_S2-->L777_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (< v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 1183#L777_T0_S2true [3828] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 77#L778_T0_S2true [2740] L778_T0_S2-->L779_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 360#L779_T0_S2true [3019] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 604#L780_T0_S2true [3252] L780_T0_S2-->L781_T0_S2: Formula: (and (< v_hdr.ff_tags.path_length_33 256) (<= 0 v_hdr.ff_tags.path_length_33))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 341#L781_T0_S2true [3002] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 1212#L782_T0_S2true [3865] L782_T0_S2-->L783_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (< v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 989#L783_T0_S2true [3640] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 777#L784_T0_S2true [3426] L784_T0_S2-->L785_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_20) (< v_hdr.ff_tags.dfs_start_20 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[] 11#L785_T0_S2true [2674] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 1421#L786_T0_S2true [4063] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 1375#L787_T0_S2true [4024] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 1435#L788_T0_S2true [4082] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 1235#L789_T0_S2true [3886] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 80#L790_T0_S2true [2741] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 1104#L791_T0_S2true [3751] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 126#L792_T0_S2true [2784] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_26}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 23#L793_T0_S2true [2684] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 29#L794_T0_S2true [2689] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 1137#L795_T0_S2true [3788] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 642#L796_T0_S2true [3289] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 1130#L797_T0_S2true [3778] L797_T0_S2-->L798_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 300#L798_T0_S2true [2956] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 310#L799_T0_S2true [2964] L799_T0_S2-->L800_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 524#L800_T0_S2true [3171] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 432#L801_T0_S2true [3080] L801_T0_S2-->L802_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 179#L802_T0_S2true [2838] L802_T0_S2-->L803_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 326#L803_T0_S2true [2983] L803_T0_S2-->L804_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 469#L804_T0_S2true [3118] L804_T0_S2-->L805_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 2#L805_T0_S2true [2664] L805_T0_S2-->L806_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 842#L806_T0_S2true [3493] L806_T0_S2-->L807_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 396#L807_T0_S2true [3048] L807_T0_S2-->L808_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 775#L808_T0_S2true [3424] L808_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 1416#havocProcedureFINAL_T0_S2true [4060] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1164#havocProcedureEXIT_T0_S2true >[4328] havocProcedureEXIT_T0_S2-->L870-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1371#L870-D190true [4021] L870-D190-->L870_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1391#L870_T0_S2true [4038] L870_T0_S2-->L870_T0_S2-D136: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 560#L870_T0_S2-D136true [3207] L870_T0_S2-D136-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 496#_parser_ParserImplENTRY_T0_S2true [3146] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D76: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 207#_parser_ParserImplENTRY_T0_S2-D76true [2864] _parser_ParserImplENTRY_T0_S2-D76-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 806#startENTRY_T0_S2true [3455] startENTRY_T0_S2-->L944_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 328#L944_T0_S2true [2985] L944_T0_S2-->L945_T0_S2: Formula: v_hdr.dfsTag.valid_24  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 369#L945_T0_S2true [3027] L945_T0_S2-->L946_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 870#L946_T0_S2true [3517] L946_T0_S2-->L947_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_38 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 803#L947_T0_S2true [3452] L947_T0_S2-->L948_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 233#L948_T0_S2true [2890] L948_T0_S2-->L948_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 799#L948_T0_S2-D160true [3450] L948_T0_S2-D160-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 302#acceptFINAL_T0_S2true [2957] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 106#acceptEXIT_T0_S2true >[4465] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 92#startFINAL-D322true [2752] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 838#startFINAL_T0_S2true [3489] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 645#startEXIT_T0_S2true >[4170] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1140#_parser_ParserImplFINAL-D238true [3789] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1254#_parser_ParserImplFINAL_T0_S2true [3909] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1216#_parser_ParserImplEXIT_T0_S2true >[4309] _parser_ParserImplEXIT_T0_S2-->L871-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 600#L871-D316true [3247] L871-D316-->L871_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1210#L871_T0_S2true [3864] L871_T0_S2-->L871_T0_S2-D163: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 717#L871_T0_S2-D163true [3363] L871_T0_S2-D163-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1034#verifyChecksumFINAL_T0_S2true [3686] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1308#verifyChecksumEXIT_T0_S2true >[4207] verifyChecksumEXIT_T0_S2-->L872-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1389#L872-D313true [4035] L872-D313-->L872_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 863#L872_T0_S2true [3511] L872_T0_S2-->L872_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 398#L872_T0_S2-D55true [3050] L872_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 331#ingressENTRY_T0_S2true [2989] ingressENTRY_T0_S2-->L815_T0_S2: Formula: (not v_hdr.dfsTag.valid_23)  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_23}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_23}  AuxVars[]  AssignedVars[] 766#L815_T0_S2true [3416] L815_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 708#ingressEXIT_T0_S2true >[4554] ingressEXIT_T0_S2-->L873-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 582#L873-D289true [3229] L873-D289-->L873_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 629#L873_T0_S2true [3272] L873_T0_S2-->L873_T0_S2-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 139#L873_T0_S2-D85true [2798] L873_T0_S2-D85-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32#egressFINAL_T0_S2true [2693] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1041#egressEXIT_T0_S2true >[4278] egressEXIT_T0_S2-->L874-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 123#L874-D337true [2783] L874-D337-->L874_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 980#L874_T0_S2true [3631] L874_T0_S2-->L874_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 580#L874_T0_S2-D100true [3228] L874_T0_S2-D100-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 710#computeChecksumFINAL_T0_S2true [3355] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 798#computeChecksumEXIT_T0_S2true >[4274] computeChecksumEXIT_T0_S2-->L875-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1252#L875-D214true [3906] L875-D214-->L875_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 282#L875_T0_S2true [2937] L875_T0_S2-->L876-1_T0_S2: Formula: v_forward_33  InVars {forward=v_forward_33}  OutVars{forward=v_forward_33}  AuxVars[]  AssignedVars[] 832#L876-1_T0_S2true [3482] L876-1_T0_S2-->L880_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_143 v_meta.local_metadata.pkt_par_40))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 900#L880_T0_S2true [3546] L880_T0_S2-->L881_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_67 0))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 514#L881_T0_S2true [3164] L881_T0_S2-->L882_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_45 0))) (or (and (not v__p4ltl_2_8) .cse0) (and v__p4ltl_2_8 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_2] 634#L882_T0_S2true [3280] L882_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_142 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  AuxVars[]  AssignedVars[_p4ltl_3] 305#mainFINAL_T0_S2true [2959] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1430#mainEXIT_T0_S2true >[4607] mainEXIT_T0_S2-->L888-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 793#L888-1-D271true [3443] L888-1-D271-->L888-1_accept_S5: Formula: (and (not v__p4ltl_0_11) v_hdr.dfsTag.valid_31 (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[] 503#L888-1_accept_S5true 
[2023-02-06 18:46:50,129 INFO  L754   eck$LassoCheckResult]: Loop: 503#L888-1_accept_S5true [3153] L888-1_accept_S5-->L888_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1157#L888_accept_S5true [3805] L888_accept_S5-->L888_accept_S5-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 878#L888_accept_S5-D60true [3527] L888_accept_S5-D60-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1032#mainENTRY_accept_S5true [3683] mainENTRY_accept_S5-->mainENTRY_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1214#mainENTRY_accept_S5-D90true [3867] mainENTRY_accept_S5-D90-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 394#havocProcedureENTRY_accept_S5true [3046] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 651#L720_accept_S5true [3297] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 1233#L721_accept_S5true [3884] L721_accept_S5-->L722_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 493#L722_accept_S5true [3140] L722_accept_S5-->L723_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 559#L723_accept_S5true [3206] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 1146#L724_accept_S5true [3794] L724_accept_S5-->L725_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 183#L725_accept_S5true [2843] L725_accept_S5-->L726_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 186#L726_accept_S5true [2848] L726_accept_S5-->L727_accept_S5: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 636#L727_accept_S5true [3282] L727_accept_S5-->L728_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 1289#L728_accept_S5true [3941] L728_accept_S5-->L729_accept_S5: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 837#L729_accept_S5true [3488] L729_accept_S5-->L730_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 362#L730_accept_S5true [3020] L730_accept_S5-->L731_accept_S5: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 257#L731_accept_S5true [2911] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 1242#L732_accept_S5true [3894] L732_accept_S5-->L733_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 251#L733_accept_S5true [2904] L733_accept_S5-->L734_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 176#L734_accept_S5true [2835] L734_accept_S5-->L735_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 329#L735_accept_S5true [2986] L735_accept_S5-->L736_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 450#L736_accept_S5true [3097] L736_accept_S5-->L737_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 479#L737_accept_S5true [3126] L737_accept_S5-->L738_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 8#L738_accept_S5true [2670] L738_accept_S5-->L739_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 877#L739_accept_S5true [3526] L739_accept_S5-->L740_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 414#L740_accept_S5true [3063] L740_accept_S5-->L741_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 515#L741_accept_S5true [3165] L741_accept_S5-->L742_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 811#L742_accept_S5true [3460] L742_accept_S5-->L743_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 248#L743_accept_S5true [2901] L743_accept_S5-->L744_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 1004#L744_accept_S5true [3656] L744_accept_S5-->L745_accept_S5: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 502#L745_accept_S5true [3152] L745_accept_S5-->L746_accept_S5: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 1001#L746_accept_S5true [3652] L746_accept_S5-->L747_accept_S5: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 815#L747_accept_S5true [3465] L747_accept_S5-->L748_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 1331#L748_accept_S5true [3980] L748_accept_S5-->L749_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1426#L749_accept_S5true [4070] L749_accept_S5-->L750_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 1284#L750_accept_S5true [3936] L750_accept_S5-->L751_accept_S5: Formula: (= v_meta.local_metadata.out_port_91 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_91}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 240#L751_accept_S5true [2895] L751_accept_S5-->L752_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 910#L752_accept_S5true [3556] L752_accept_S5-->L753_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1174#L753_accept_S5true [3819] L753_accept_S5-->L754_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 922#L754_accept_S5true [3569] L754_accept_S5-->L755_accept_S5: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 765#L755_accept_S5true [3415] L755_accept_S5-->L756_accept_S5: Formula: (not v_hdr.dfsTag.valid_17)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 311#L756_accept_S5true [2965] L756_accept_S5-->L757_accept_S5: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 135#L757_accept_S5true [2795] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 1225#L758_accept_S5true [3877] L758_accept_S5-->L759_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 365#L759_accept_S5true [3023] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 54#L760_accept_S5true [2718] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_21) (< v_hdr.dfsTag.pkt_v1_par_21 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[] 1302#L761_accept_S5true [3953] L761_accept_S5-->L762_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 34#L762_accept_S5true [2696] L762_accept_S5-->L763_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (< v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 205#L763_accept_S5true [2863] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 472#L764_accept_S5true [3121] L764_accept_S5-->L765_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 1153#L765_accept_S5true [3802] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 589#L766_accept_S5true [3234] L766_accept_S5-->L767_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_13))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 723#L767_accept_S5true [3370] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 381#L768_accept_S5true [3037] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (< v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 1365#L769_accept_S5true [4013] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 985#L770_accept_S5true [3636] L770_accept_S5-->L771_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_13))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 1397#L771_accept_S5true [4042] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 219#L772_accept_S5true [2876] L772_accept_S5-->L773_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 724#L773_accept_S5true [3371] L773_accept_S5-->L774_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 689#L774_accept_S5true [3336] L774_accept_S5-->L775_accept_S5: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 683#L775_accept_S5true [3330] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 1101#L776_accept_S5true [3749] L776_accept_S5-->L777_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 930#L777_accept_S5true [3578] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 1326#L778_accept_S5true [3976] L778_accept_S5-->L779_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_12) (< v_hdr.ff_tags.shortest_path_12 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 1196#L779_accept_S5true [3845] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 52#L780_accept_S5true [2716] L780_accept_S5-->L781_accept_S5: Formula: (and (< v_hdr.ff_tags.path_length_30 256) (<= 0 v_hdr.ff_tags.path_length_30))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[] 846#L781_accept_S5true [3496] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 867#L782_accept_S5true [3514] L782_accept_S5-->L783_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 895#L783_accept_S5true [3542] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 318#L784_accept_S5true [2973] L784_accept_S5-->L785_accept_S5: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 425#L785_accept_S5true [3074] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 47#L786_accept_S5true [2713] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 569#L787_accept_S5true [3215] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 632#L788_accept_S5true [3279] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 615#L789_accept_S5true [3262] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 566#L790_accept_S5true [3212] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 1248#L791_accept_S5true [3901] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 1299#L792_accept_S5true [3950] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_24}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 1333#L793_accept_S5true [3983] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 224#L794_accept_S5true [2882] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 808#L795_accept_S5true [3457] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 230#L796_accept_S5true [2887] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 200#L797_accept_S5true [2858] L797_accept_S5-->L798_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 245#L798_accept_S5true [2899] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 847#L799_accept_S5true [3497] L799_accept_S5-->L800_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 454#L800_accept_S5true [3100] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 58#L801_accept_S5true [2723] L801_accept_S5-->L802_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 532#L802_accept_S5true [3180] L802_accept_S5-->L803_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 1343#L803_accept_S5true [3994] L803_accept_S5-->L804_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 9#L804_accept_S5true [2671] L804_accept_S5-->L805_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 707#L805_accept_S5true [3354] L805_accept_S5-->L806_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 694#L806_accept_S5true [3342] L806_accept_S5-->L807_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 1296#L807_accept_S5true [3947] L807_accept_S5-->L808_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 1093#L808_accept_S5true [3742] L808_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 805#havocProcedureFINAL_accept_S5true [3454] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 869#havocProcedureEXIT_accept_S5true >[4335] havocProcedureEXIT_accept_S5-->L870-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 226#L870-D192true [2884] L870-D192-->L870_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1180#L870_accept_S5true [3827] L870_accept_S5-->L870_accept_S5-D138: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 395#L870_accept_S5-D138true [3047] L870_accept_S5-D138-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1451#_parser_ParserImplENTRY_accept_S5true [4099] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D78: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1109#_parser_ParserImplENTRY_accept_S5-D78true [3758] _parser_ParserImplENTRY_accept_S5-D78-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1069#startENTRY_accept_S5true [3717] startENTRY_accept_S5-->L944_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 390#L944_accept_S5true [3043] L944_accept_S5-->L945_accept_S5: Formula: v_hdr.dfsTag.valid_25  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 1213#L945_accept_S5true [3866] L945_accept_S5-->L946_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1373#L946_accept_S5true [4022] L946_accept_S5-->L947_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_39 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 169#L947_accept_S5true [2831] L947_accept_S5-->L948_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1243#L948_accept_S5true [3895] L948_accept_S5-->L948_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1368#L948_accept_S5-D162true [4017] L948_accept_S5-D162-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1229#acceptFINAL_accept_S5true [3881] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 193#acceptEXIT_accept_S5true >[4211] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1077#startFINAL-D324true [3725] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 955#startFINAL_accept_S5true [3602] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 303#startEXIT_accept_S5true >[4573] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1448#_parser_ParserImplFINAL-D240true [4095] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 598#_parser_ParserImplFINAL_accept_S5true [3244] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1114#_parser_ParserImplEXIT_accept_S5true >[4611] _parser_ParserImplEXIT_accept_S5-->L871-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1149#L871-D318true [3798] L871-D318-->L871_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 819#L871_accept_S5true [3470] L871_accept_S5-->L871_accept_S5-D165: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1313#L871_accept_S5-D165true [3963] L871_accept_S5-D165-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1290#verifyChecksumFINAL_accept_S5true [3942] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1348#verifyChecksumEXIT_accept_S5true >[4334] verifyChecksumEXIT_accept_S5-->L872-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 451#L872-D315true [3098] L872-D315-->L872_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1433#L872_accept_S5true [4078] L872_accept_S5-->L872_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 544#L872_accept_S5-D57true [3189] L872_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1403#ingressENTRY_accept_S5true [4049] ingressENTRY_accept_S5-->L815_accept_S5: Formula: (not v_hdr.dfsTag.valid_21)  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[] 654#L815_accept_S5true [3299] L815_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1259#ingressEXIT_accept_S5true >[4500] ingressEXIT_accept_S5-->L873-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 994#L873-D291true [3645] L873-D291-->L873_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 624#L873_accept_S5true [3270] L873_accept_S5-->L873_accept_S5-D87: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 511#L873_accept_S5-D87true [3162] L873_accept_S5-D87-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1294#egressFINAL_accept_S5true [3945] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 945#egressEXIT_accept_S5true >[4469] egressEXIT_accept_S5-->L874-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 376#L874-D339true [3032] L874-D339-->L874_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1133#L874_accept_S5true [3782] L874_accept_S5-->L874_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43#L874_accept_S5-D102true [2708] L874_accept_S5-D102-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 327#computeChecksumFINAL_accept_S5true [2984] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 982#computeChecksumEXIT_accept_S5true >[4175] computeChecksumEXIT_accept_S5-->L875-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13#L875-D216true [2676] L875-D216-->L875_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 631#L875_accept_S5true [3278] L875_accept_S5-->L876-1_accept_S5: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 281#L876-1_accept_S5true [2935] L876-1_accept_S5-->L880_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_144 v_meta.local_metadata.pkt_par_41))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_0] 1215#L880_accept_S5true [3868] L880_accept_S5-->L881_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_66 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 259#L881_accept_S5true [2913] L881_accept_S5-->L882_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 212#L882_accept_S5true [2869] L882_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_145 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and .cse0 (not v__p4ltl_3_7))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  AuxVars[]  AssignedVars[_p4ltl_3] 168#mainFINAL_accept_S5true [2830] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1113#mainEXIT_accept_S5true >[4455] mainEXIT_accept_S5-->L888-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 101#L888-1-D273true [2759] L888-1-D273-->L888-1_accept_S5: Formula: (and (or v__p4ltl_3_9 v__p4ltl_2_9) v_hdr.dfsTag.valid_27)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 503#L888-1_accept_S5true 
[2023-02-06 18:46:50,139 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:46:50,139 INFO  L85        PathProgramCache]: Analyzing trace with hash 1646196694, now seen corresponding path program 1 times
[2023-02-06 18:46:50,151 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:46:50,152 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [874879884]
[2023-02-06 18:46:50,152 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:46:50,153 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:46:50,222 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,353 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:46:50,365 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,427 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:46:50,436 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,465 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:46:50,470 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,485 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:46:50,487 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,491 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:46:50,492 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,493 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:46:50,495 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,511 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:46:50,513 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,521 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 127
[2023-02-06 18:46:50,522 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,523 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 132
[2023-02-06 18:46:50,524 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,527 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 149
[2023-02-06 18:46:50,547 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,563 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:46:50,568 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,577 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:46:50,579 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,581 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:46:50,582 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,583 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:46:50,583 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,584 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:46:50,585 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,586 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:46:50,588 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,590 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 127
[2023-02-06 18:46:50,592 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,594 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 132
[2023-02-06 18:46:50,595 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:50,598 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:46:50,599 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:46:50,599 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [874879884]
[2023-02-06 18:46:50,600 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [874879884] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:46:50,600 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:46:50,601 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-02-06 18:46:50,602 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1268026456]
[2023-02-06 18:46:50,603 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:46:50,607 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:46:50,607 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:46:50,631 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-02-06 18:46:50,631 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=23, Invalid=49, Unknown=0, NotChecked=0, Total=72
[2023-02-06 18:46:50,633 INFO  L87              Difference]: Start difference. First operand  has 1456 states, 1095 states have (on average 1.1360730593607307) internal successors, (1244), 1095 states have internal predecessors, (1244), 181 states have call successors, (181), 181 states have call predecessors, (181), 180 states have return successors, (540), 180 states have call predecessors, (540), 180 states have call successors, (540) Second operand  has 9 states, 9 states have (on average 28.666666666666668) internal successors, (258), 4 states have internal predecessors, (258), 3 states have call successors, (19), 6 states have call predecessors, (19), 4 states have return successors, (18), 3 states have call predecessors, (18), 3 states have call successors, (18)
[2023-02-06 18:46:53,930 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:46:53,930 INFO  L93              Difference]: Finished difference Result 1846 states and 2216 transitions.
[2023-02-06 18:46:53,931 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 14 states. 
[2023-02-06 18:46:53,934 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1846 states and 2216 transitions.
[2023-02-06 18:46:53,947 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:46:53,962 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1846 states to 1846 states and 2216 transitions.
[2023-02-06 18:46:53,962 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 601
[2023-02-06 18:46:53,964 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 601
[2023-02-06 18:46:53,964 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1846 states and 2216 transitions.
[2023-02-06 18:46:53,969 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:46:53,969 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1846 states and 2216 transitions.
[2023-02-06 18:46:53,979 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1846 states and 2216 transitions.
[2023-02-06 18:46:54,015 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1846 to 1456.
[2023-02-06 18:46:54,018 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1456 states, 1095 states have (on average 1.1333333333333333) internal successors, (1241), 1095 states have internal predecessors, (1241), 181 states have call successors, (181), 181 states have call predecessors, (181), 180 states have return successors, (180), 180 states have call predecessors, (180), 180 states have call successors, (180)
[2023-02-06 18:46:54,021 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1456 states to 1456 states and 1602 transitions.
[2023-02-06 18:46:54,022 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1456 states and 1602 transitions.
[2023-02-06 18:46:54,022 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1456 states and 1602 transitions.
[2023-02-06 18:46:54,022 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-02-06 18:46:54,023 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1456 states and 1602 transitions.
[2023-02-06 18:46:54,027 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:46:54,027 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:46:54,027 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:46:54,030 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:46:54,030 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:46:54,034 INFO  L752   eck$LassoCheckResult]: Stem: 4159#ULTIMATE.startENTRY_NONWA [2801] ULTIMATE.startENTRY_NONWA-->L888-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4246#L888-1_T1_init [3339] L888-1_T1_init-->L888_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3915#L888_T1_init [3547] L888_T1_init-->L888_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4960#L888_T1_init-D59 [3284] L888_T1_init-D59-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4007#mainENTRY_T1_init [3949] mainENTRY_T1_init-->mainENTRY_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4494#mainENTRY_T1_init-D89 [2931] mainENTRY_T1_init-D89-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4495#havocProcedureENTRY_T1_init [3064] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 4695#L720_T1_init [3293] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 4971#L721_T1_init [3508] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5146#L722_T1_init [3550] L722_T1_init-->L723_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 5168#L723_T1_init [3705] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4774#L724_T1_init [3122] L724_T1_init-->L725_T1_init: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4632#L725_T1_init [3024] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4633#L726_T1_init [3560] L726_T1_init-->L727_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 5174#L727_T1_init [3968] L727_T1_init-->L728_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4365#L728_T1_init [2856] L728_T1_init-->L729_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 4366#L729_T1_init [3286] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4935#L730_T1_init [3256] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 4196#L731_T1_init [2776] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4197#L732_T1_init [3014] L732_T1_init-->L733_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4616#L733_T1_init [3600] L733_T1_init-->L734_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_14) (< v_standard_metadata.deq_timedelta_14 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[] 4838#L734_T1_init [3170] L734_T1_init-->L735_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4839#L735_T1_init [3572] L735_T1_init-->L736_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 4513#L736_T1_init [2942] L736_T1_init-->L737_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4514#L737_T1_init [4018] L737_T1_init-->L738_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 5123#L738_T1_init [3474] L738_T1_init-->L739_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5124#L739_T1_init [3671] L739_T1_init-->L740_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 4684#L740_T1_init [3053] L740_T1_init-->L741_T1_init: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4685#L741_T1_init [3445] L741_T1_init-->L742_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5010#L742_T1_init [3341] L742_T1_init-->L743_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4771#L743_T1_init [3120] L743_T1_init-->L744_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 4772#L744_T1_init [3806] L744_T1_init-->L745_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 4981#L745_T1_init [3300] L745_T1_init-->L746_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 4861#L746_T1_init [3187] L746_T1_init-->L747_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 4500#L747_T1_init [2934] L747_T1_init-->L748_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 4501#L748_T1_init [3776] L748_T1_init-->L749_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 5280#L749_T1_init [3748] L749_T1_init-->L750_T1_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 4564#L750_T1_init [2979] L750_T1_init-->L751_T1_init: Formula: (= v_meta.local_metadata.out_port_92 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_92}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 4565#L751_T1_init [3124] L751_T1_init-->L752_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 4776#L752_T1_init [3643] L752_T1_init-->L753_T1_init: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 5223#L753_T1_init [3902] L753_T1_init-->L754_T1_init: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 5244#L754_T1_init [3681] L754_T1_init-->L755_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 4131#L755_T1_init [2750] L755_T1_init-->L756_T1_init: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 4132#L756_T1_init [3446] L756_T1_init-->L757_T1_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 5103#L757_T1_init [3580] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 5189#L758_T1_init [3642] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 4075#L759_T1_init [2730] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 4076#L760_T1_init [3833] L760_T1_init-->L761_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_18) (< v_hdr.dfsTag.pkt_v1_par_18 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[] 4948#L761_T1_init [3267] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 4949#L762_T1_init [3421] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_11))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 5074#L763_T1_init [3507] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 4940#L764_T1_init [3263] L764_T1_init-->L765_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_14) (< v_hdr.dfsTag.pkt_v2_par_14 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 4941#L765_T1_init [3479] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 4090#L766_T1_init [2735] L766_T1_init-->L767_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_14 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_14))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[] 4091#L767_T1_init [3321] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 4141#L768_T1_init [2754] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 4142#L769_T1_init [3777] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 4957#L770_T1_init [3281] L770_T1_init-->L771_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_14) (< v_hdr.dfsTag.pkt_v4_curr_14 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 4496#L771_T1_init [2932] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 4497#L772_T1_init [3978] L772_T1_init-->L773_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 5284#L773_T1_init [3766] L773_T1_init-->L774_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 4593#L774_T1_init [3000] L774_T1_init-->L775_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 4241#L775_T1_init [2799] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 4242#L776_T1_init [2929] L776_T1_init-->L777_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 4305#L777_T1_init [2829] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 4306#L778_T1_init [3295] L778_T1_init-->L779_T1_init: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 4972#L779_T1_init [3993] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 4895#L780_T1_init [3224] L780_T1_init-->L781_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 4896#L781_T1_init [3623] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 4786#L782_T1_init [3131] L782_T1_init-->L783_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_12 2) (<= 0 v_hdr.ff_tags.is_edge_12))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[] 4458#L783_T1_init [2905] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 4459#L784_T1_init [3599] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_17) (< v_hdr.ff_tags.dfs_start_17 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 5023#L785_T1_init [3350] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 4285#L786_T1_init [2822] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 4286#L787_T1_init [3200] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 4871#L788_T1_init [3326] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 4998#L789_T1_init [3521] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 4732#L790_T1_init [3090] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 4704#L791_T1_init [3071] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 4705#L792_T1_init [4098] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_25}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 4227#L793_T1_init [2791] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 4228#L794_T1_init [3915] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 4634#L795_T1_init [3025] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 4635#L796_T1_init [3737] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 4006#L797_T1_init [2703] L797_T1_init-->L798_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 4008#L798_T1_init [2744] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 4120#L799_T1_init [3016] L799_T1_init-->L800_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 4136#L800_T1_init [2753] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 4137#L801_T1_init [3006] L801_T1_init-->L802_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 4603#L802_T1_init [3792] L802_T1_init-->L803_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 5229#L803_T1_init [3661] L803_T1_init-->L804_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 5230#L804_T1_init [3795] L804_T1_init-->L805_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 4682#L805_T1_init [3052] L805_T1_init-->L806_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 4683#L806_T1_init [3979] L806_T1_init-->L807_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 5154#L807_T1_init [3525] L807_T1_init-->L808_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 4931#L808_T1_init [3255] L808_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 4932#havocProcedureFINAL_T1_init [4086] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4111#havocProcedureEXIT_T1_init >[4385] havocProcedureEXIT_T1_init-->L870-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4112#L870-D191 [3684] L870-D191-->L870_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4239#L870_T1_init [3738] L870_T1_init-->L870_T1_init-D137: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5053#L870_T1_init-D137 [3388] L870_T1_init-D137-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4711#_parser_ParserImplENTRY_T1_init [3096] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D77: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4743#_parser_ParserImplENTRY_T1_init-D77 [3419] _parser_ParserImplENTRY_T1_init-D77-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5073#startENTRY_T1_init [3486] startENTRY_T1_init-->L944_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5132#L944_T1_init [3753] L944_T1_init-->L945_T1_init: Formula: v_hdr.dfsTag.valid_26  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_26}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 4869#L945_T1_init [3196] L945_T1_init-->L946_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4710#L946_T1_init [3075] L946_T1_init-->L947_T1_init: Formula: (= v_meta.local_metadata.pkt_par_37 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 4712#L947_T1_init [3522] L947_T1_init-->L948_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4404#L948_T1_init [4036] L948_T1_init-->L948_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4505#L948_T1_init-D161 [2939] L948_T1_init-D161-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4403#acceptFINAL_T1_init [2880] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4405#acceptEXIT_T1_init >[4300] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5266#startFINAL-D323 [3720] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5191#startFINAL_T1_init [3584] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4787#startEXIT_T1_init >[4121] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4238#_parser_ParserImplFINAL-D239 [2797] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4240#_parser_ParserImplFINAL_T1_init [3411] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4755#_parser_ParserImplEXIT_T1_init >[4180] _parser_ParserImplEXIT_T1_init-->L871-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4756#L871-D317 [3592] L871-D317-->L871_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4629#L871_T1_init [3690] L871_T1_init-->L871_T1_init-D164: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4994#L871_T1_init-D164 [3322] L871_T1_init-D164-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4628#verifyChecksumFINAL_T1_init [3022] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4630#verifyChecksumEXIT_T1_init >[4365] verifyChecksumEXIT_T1_init-->L872-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4352#L872-D314 [2851] L872-D314-->L872_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3998#L872_T1_init [3213] L872_T1_init-->L872_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4886#L872_T1_init-D56 [3678] L872_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5186#ingressENTRY_T1_init [3576] ingressENTRY_T1_init-->L816_T1_init: Formula: v_hdr.dfsTag.valid_18  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  AuxVars[]  AssignedVars[] 5179#L816_T1_init [3565] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.pkt_start_28 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  AuxVars[]  AssignedVars[] 4951#L817_T1_init [3271] L817_T1_init-->L817_T1_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4952#L817_T1_init-D44 [3331] L817_T1_init-D44-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4999#default_route_0.applyENTRY_T1_init [3328] default_route_0.applyENTRY_T1_init-->L672_T1_init: Formula: (not (= v_default_route_0.action_run_20 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_20}  OutVars{default_route_0.action_run=v_default_route_0.action_run_20}  AuxVars[]  AssignedVars[] 5000#L672_T1_init [3392] L672_T1_init-->L672-1_T1_init: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_26))  InVars {default_route_0.action_run=v_default_route_0.action_run_26}  OutVars{default_route_0.action_run=v_default_route_0.action_run_26}  AuxVars[]  AssignedVars[] 4982#L672-1_T1_init [4102] L672-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5231#default_route_0.applyEXIT_T1_init >[4515] default_route_0.applyEXIT_T1_init-->L817-1-D257: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4792#L817-1-D257 [3136] L817-1-D257-->L817-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4793#L817-1_T1_init [3320] L817-1_T1_init-->L852_T1_init: Formula: (not (= v_meta.local_metadata.out_port_133 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  AuxVars[]  AssignedVars[] 4010#L852_T1_init [4064] L852_T1_init-->L859_T1_init: Formula: (= v_meta.local_metadata.is_completed_46 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_46}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_46}  AuxVars[]  AssignedVars[] 4257#L859_T1_init [3308] L859_T1_init-->L859_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4955#L859_T1_init-D38 [3273] L859_T1_init-D38-->fwd_parent_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4767#fwd_parent_0.applyENTRY_T1_init [3114] fwd_parent_0.applyENTRY_T1_init-->L700_T1_init: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_13))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[] 4256#L700_T1_init [2809] L700_T1_init-->L700-1_T1_init: Formula: (not (= v_fwd_parent_0.action_run_17 fwd_parent_0.action.NoAction_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_17}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_17}  AuxVars[]  AssignedVars[] 4259#L700-1_T1_init [3412] L700-1_T1_init-->fwd_parent_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5067#fwd_parent_0.applyEXIT_T1_init >[4130] fwd_parent_0.applyEXIT_T1_init-->L815-D320: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4696#L815-D320 [3065] L815-D320-->L815_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4697#L815_T1_init [3687] L815_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5088#ingressEXIT_T1_init >[4574] ingressEXIT_T1_init-->L873-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3914#L873-D290 [2667] L873-D290-->L873_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3916#L873_T1_init [3932] L873_T1_init-->L873_T1_init-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4317#L873_T1_init-D86 [2833] L873_T1_init-D86-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4318#egressFINAL_T1_init [3285] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4961#egressEXIT_T1_init >[4622] egressEXIT_T1_init-->L874-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5303#L874-D338 [3814] L874-D338-->L874_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5240#L874_T1_init [3691] L874_T1_init-->L874_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5239#L874_T1_init-D101 [3669] L874_T1_init-D101-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5241#computeChecksumFINAL_T1_init [3888] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5326#computeChecksumEXIT_T1_init >[4567] computeChecksumEXIT_T1_init-->L875-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4201#L875-D215 [2779] L875-D215-->L875_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4202#L875_T1_init [2786] L875_T1_init-->L876-1_T1_init: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 4215#L876-1_T1_init [3797] L876-1_T1_init-->L880_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_147 v_meta.local_metadata.pkt_par_44))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and v__p4ltl_0_8 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 4525#L880_T1_init [2951] L880_T1_init-->L881_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_68 0))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 4526#L881_T1_init [4087] L881_T1_init-->L882_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_6 (not .cse0)) (and (not v__p4ltl_2_6) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 4098#L882_T1_init [2738] L882_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_146 0))) (or (and (not v__p4ltl_3_8) .cse0) (and v__p4ltl_3_8 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  AuxVars[]  AssignedVars[_p4ltl_3] 4099#mainFINAL_T1_init [3809] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5299#mainEXIT_T1_init >[4505] mainEXIT_T1_init-->L888-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5199#L888-1-D272 [3604] L888-1-D272-->L888-1_T0_S2: Formula: (and v__p4ltl_1_9 (or v__p4ltl_3_11 v__p4ltl_2_11) v_hdr.dfsTag.valid_29 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 5100#L888-1_T0_S2 [3759] L888-1_T0_S2-->L888_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4210#L888_T0_S2 [3346] L888_T0_S2-->L888_T0_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5020#L888_T0_S2-D58 [3478] L888_T0_S2-D58-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3907#mainENTRY_T0_S2 [2806] mainENTRY_T0_S2-->mainENTRY_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4252#mainENTRY_T0_S2-D88 [2896] mainENTRY_T0_S2-D88-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4436#havocProcedureENTRY_T0_S2 [3310] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 4561#L720_T0_S2 [2977] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 4562#L721_T0_S2 [3710] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5116#L722_T0_S2 [3461] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 4687#L723_T0_S2 [3055] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.egress_spec_25 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_25}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4688#L724_T0_S2 [3591] L724_T0_S2-->L725_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_25)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_25}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4888#L725_T0_S2 [3218] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4689#L726_T0_S2 [3057] L726_T0_S2-->L727_T0_S2: Formula: (and (< v_standard_metadata.instance_type_11 4294967296) (<= 0 v_standard_metadata.instance_type_11))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_11}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[] 4690#L727_T0_S2 [3775] L727_T0_S2-->L728_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4936#L728_T0_S2 [3260] L728_T0_S2-->L729_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 4937#L729_T0_S2 [3462] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5117#L730_T0_S2 [3712] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 4298#L731_T0_S2 [2826] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4299#L732_T0_S2 [3226] L732_T0_S2-->L733_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4898#L733_T0_S2 [3733] L733_T0_S2-->L734_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 4844#L734_T0_S2 [3177] L734_T0_S2-->L735_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4203#L735_T0_S2 [2778] L735_T0_S2-->L736_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 4204#L736_T0_S2 [3885] L736_T0_S2-->L737_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4984#L737_T0_S2 [3305] L737_T0_S2-->L738_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 4985#L738_T0_S2 [3585] L738_T0_S2-->L739_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5042#L739_T0_S2 [3379] L739_T0_S2-->L740_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 5043#L740_T0_S2 [3597] L740_T0_S2-->L741_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4426#L741_T0_S2 [2892] L741_T0_S2-->L742_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4427#L742_T0_S2 [3899] L742_T0_S2-->L743_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5329#L743_T0_S2 [4044] L743_T0_S2-->L744_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 4724#L744_T0_S2 [3084] L744_T0_S2-->L745_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 4725#L745_T0_S2 [4007] L745_T0_S2-->L746_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 4976#L746_T0_S2 [3298] L746_T0_S2-->L747_T0_S2: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 4977#L747_T0_S2 [3635] L747_T0_S2-->L748_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 4614#L748_T0_S2 [3013] L748_T0_S2-->L749_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_33 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4615#L749_T0_S2 [4041] L749_T0_S2-->L750_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5336#L750_T0_S2 [3924] L750_T0_S2-->L751_T0_S2: Formula: (= v_meta.local_metadata.out_port_93 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_93}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 5270#L751_T0_S2 [3726] L751_T0_S2-->L752_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 5227#L752_T0_S2 [3651] L752_T0_S2-->L753_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 5228#L753_T0_S2 [3668] L753_T0_S2-->L754_T0_S2: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 4600#L754_T0_S2 [3004] L754_T0_S2-->L755_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 4601#L755_T0_S2 [3558] L755_T0_S2-->L756_T0_S2: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 5021#L756_T0_S2 [3347] L756_T0_S2-->L757_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 5016#L757_T0_S2 [3345] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 4390#L758_T0_S2 [2873] L758_T0_S2-->L759_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 4391#L759_T0_S2 [3093] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 4737#L760_T0_S2 [3458] L760_T0_S2-->L761_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 4176#L761_T0_S2 [2766] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 4177#L762_T0_S2 [4090] L762_T0_S2-->L763_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_10))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 4933#L763_T0_S2 [3254] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 3983#L764_T0_S2 [2692] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 3984#L765_T0_S2 [3969] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 5337#L766_T0_S2 [3934] L766_T0_S2-->L767_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_12))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 5268#L767_T0_S2 [3722] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 5104#L768_T0_S2 [3447] L768_T0_S2-->L769_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 4543#L769_T0_S2 [2963] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 4544#L770_T0_S2 [3214] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (< v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 4815#L771_T0_S2 [3161] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 4816#L772_T0_S2 [3730] L772_T0_S2-->L773_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_13))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 5272#L773_T0_S2 [3768] L773_T0_S2-->L774_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5151#L774_T0_S2 [3520] L774_T0_S2-->L775_T0_S2: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 5152#L775_T0_S2 [4081] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 5343#L776_T0_S2 [3943] L776_T0_S2-->L777_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (< v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 5307#L777_T0_S2 [3828] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 4106#L778_T0_S2 [2740] L778_T0_S2-->L779_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 4107#L779_T0_S2 [3019] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 4624#L780_T0_S2 [3252] L780_T0_S2-->L781_T0_S2: Formula: (and (< v_hdr.ff_tags.path_length_33 256) (<= 0 v_hdr.ff_tags.path_length_33))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 4597#L781_T0_S2 [3002] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 4598#L782_T0_S2 [3865] L782_T0_S2-->L783_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (< v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 5222#L783_T0_S2 [3640] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 5081#L784_T0_S2 [3426] L784_T0_S2-->L785_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_20) (< v_hdr.ff_tags.dfs_start_20 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[] 3930#L785_T0_S2 [2674] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 3931#L786_T0_S2 [4063] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 5357#L787_T0_S2 [4024] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 5358#L788_T0_S2 [4082] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 5324#L789_T0_S2 [3886] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 4113#L790_T0_S2 [2741] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 4114#L791_T0_S2 [3751] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 4216#L792_T0_S2 [2784] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_26}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 3965#L793_T0_S2 [2684] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 3966#L794_T0_S2 [2689] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 3980#L795_T0_S2 [3788] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 4963#L796_T0_S2 [3289] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 4964#L797_T0_S2 [3778] L797_T0_S2-->L798_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 4532#L798_T0_S2 [2956] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 4533#L799_T0_S2 [2964] L799_T0_S2-->L800_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 4545#L800_T0_S2 [3171] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 4720#L801_T0_S2 [3080] L801_T0_S2-->L802_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 4332#L802_T0_S2 [2838] L802_T0_S2-->L803_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 4333#L803_T0_S2 [2983] L803_T0_S2-->L804_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 4572#L804_T0_S2 [3118] L804_T0_S2-->L805_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 3906#L805_T0_S2 [2664] L805_T0_S2-->L806_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 3908#L806_T0_S2 [3493] L806_T0_S2-->L807_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 4675#L807_T0_S2 [3048] L807_T0_S2-->L808_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 4676#L808_T0_S2 [3424] L808_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 5077#havocProcedureFINAL_T0_S2 [4060] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5301#havocProcedureEXIT_T0_S2 >[4328] havocProcedureEXIT_T0_S2-->L870-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5302#L870-D190 [4021] L870-D190-->L870_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4802#L870_T0_S2 [4038] L870_T0_S2-->L870_T0_S2-D136: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4878#L870_T0_S2-D136 [3207] L870_T0_S2-D136-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4139#_parser_ParserImplENTRY_T0_S2 [3146] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D76: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4378#_parser_ParserImplENTRY_T0_S2-D76 [2864] _parser_ParserImplENTRY_T0_S2-D76-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4379#startENTRY_T0_S2 [3455] startENTRY_T0_S2-->L944_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 4574#L944_T0_S2 [2985] L944_T0_S2-->L945_T0_S2: Formula: v_hdr.dfsTag.valid_24  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 4575#L945_T0_S2 [3027] L945_T0_S2-->L946_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4637#L946_T0_S2 [3517] L946_T0_S2-->L947_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_38 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5109#L947_T0_S2 [3452] L947_T0_S2-->L948_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4172#L948_T0_S2 [2890] L948_T0_S2-->L948_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4424#L948_T0_S2-D160 [3450] L948_T0_S2-D160-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4536#acceptFINAL_T0_S2 [2957] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4171#acceptEXIT_T0_S2 >[4465] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4138#startFINAL-D322 [2752] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4140#startFINAL_T0_S2 [3489] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4968#startEXIT_T0_S2 >[4170] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4969#_parser_ParserImplFINAL-D238 [3789] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5295#_parser_ParserImplFINAL_T0_S2 [3909] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5319#_parser_ParserImplEXIT_T0_S2 >[4309] _parser_ParserImplEXIT_T0_S2-->L871-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4925#L871-D316 [3247] L871-D316-->L871_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4926#L871_T0_S2 [3864] L871_T0_S2-->L871_T0_S2-D163: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5035#L871_T0_S2-D163 [3363] L871_T0_S2-D163-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5036#verifyChecksumFINAL_T0_S2 [3686] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5250#verifyChecksumEXIT_T0_S2 >[4207] verifyChecksumEXIT_T0_S2-->L872-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5345#L872-D313 [4035] L872-D313-->L872_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3933#L872_T0_S2 [3511] L872_T0_S2-->L872_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4677#L872_T0_S2-D55 [3050] L872_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4578#ingressENTRY_T0_S2 [2988] ingressENTRY_T0_S2-->L816_T0_S2: Formula: v_hdr.dfsTag.valid_22  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[] 4570#L816_T0_S2 [2981] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_26 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  AuxVars[]  AssignedVars[] 4134#L817_T0_S2 [2925] L817_T0_S2-->L817_T0_S2-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4133#L817_T0_S2-D43 [2751] L817_T0_S2-D43-->default_route_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4135#default_route_0.applyENTRY_T0_S2 [3702] default_route_0.applyENTRY_T0_S2-->L672_T0_S2: Formula: (not (= v_default_route_0.action_run_18 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_18}  OutVars{default_route_0.action_run=v_default_route_0.action_run_18}  AuxVars[]  AssignedVars[] 5153#L672_T0_S2 [3524] L672_T0_S2-->L672-1_T0_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_22))  InVars {default_route_0.action_run=v_default_route_0.action_run_22}  OutVars{default_route_0.action_run=v_default_route_0.action_run_22}  AuxVars[]  AssignedVars[] 4358#L672-1_T0_S2 [3468] L672-1_T0_S2-->default_route_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4153#default_route_0.applyEXIT_T0_S2 >[4382] default_route_0.applyEXIT_T0_S2-->L817-1-D256: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4154#L817-1-D256 [3967] L817-1-D256-->L817-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5213#L817-1_T0_S2 [3626] L817-1_T0_S2-->L852_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_105 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  AuxVars[]  AssignedVars[] 3935#L852_T0_S2 [2763] L852_T0_S2-->L859_T0_S2: Formula: (= v_meta.local_metadata.is_completed_52 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_52}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_52}  AuxVars[]  AssignedVars[] 4169#L859_T0_S2 [3728] L859_T0_S2-->L859_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5134#L859_T0_S2-D37 [3490] L859_T0_S2-D37-->fwd_parent_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5135#fwd_parent_0.applyENTRY_T0_S2 [3583] fwd_parent_0.applyENTRY_T0_S2-->L700_T0_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_19))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  AuxVars[]  AssignedVars[] 5190#L700_T0_S2 [3908] L700_T0_S2-->L700-1_T0_S2: Formula: (not (= v_fwd_parent_0.action_run_23 fwd_parent_0.action.NoAction_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_23}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_23}  AuxVars[]  AssignedVars[] 4423#L700-1_T0_S2 [4047] L700-1_T0_S2-->fwd_parent_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5196#fwd_parent_0.applyEXIT_T0_S2 >[4129] fwd_parent_0.applyEXIT_T0_S2-->L815-D319: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5197#L815-D319 [3804] L815-D319-->L815_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5069#L815_T0_S2 [3416] L815_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5028#ingressEXIT_T0_S2 >[4554] ingressEXIT_T0_S2-->L873-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4903#L873-D289 [3229] L873-D289-->L873_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3986#L873_T0_S2 [3272] L873_T0_S2-->L873_T0_S2-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4243#L873_T0_S2-D85 [2798] L873_T0_S2-D85-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3985#egressFINAL_T0_S2 [2693] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3987#egressEXIT_T0_S2 >[4278] egressEXIT_T0_S2-->L874-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4209#L874-D337 [2783] L874-D337-->L874_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4211#L874_T0_S2 [3631] L874_T0_S2-->L874_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4901#L874_T0_S2-D100 [3228] L874_T0_S2-D100-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4902#computeChecksumFINAL_T0_S2 [3355] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5031#computeChecksumEXIT_T0_S2 >[4274] computeChecksumEXIT_T0_S2-->L875-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5105#L875-D214 [3906] L875-D214-->L875_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4503#L875_T0_S2 [2937] L875_T0_S2-->L876-1_T0_S2: Formula: v_forward_33  InVars {forward=v_forward_33}  OutVars{forward=v_forward_33}  AuxVars[]  AssignedVars[] 4304#L876-1_T0_S2 [3482] L876-1_T0_S2-->L880_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_143 v_meta.local_metadata.pkt_par_40))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 5131#L880_T0_S2 [3546] L880_T0_S2-->L881_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_67 0))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 4825#L881_T0_S2 [3164] L881_T0_S2-->L882_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_45 0))) (or (and (not v__p4ltl_2_8) .cse0) (and v__p4ltl_2_8 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_2] 4826#L882_T0_S2 [3280] L882_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_142 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  AuxVars[]  AssignedVars[_p4ltl_3] 4539#mainFINAL_T0_S2 [2959] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4540#mainEXIT_T0_S2 >[4607] mainEXIT_T0_S2-->L888-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5099#L888-1-D271 [3443] L888-1-D271-->L888-1_accept_S5: Formula: (and (not v__p4ltl_0_11) v_hdr.dfsTag.valid_31 (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[] 4160#L888-1_accept_S5 
[2023-02-06 18:46:54,036 INFO  L754   eck$LassoCheckResult]: Loop: 4160#L888-1_accept_S5 [3153] L888-1_accept_S5-->L888_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3937#L888_accept_S5 [3805] L888_accept_S5-->L888_accept_S5-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5155#L888_accept_S5-D60 [3527] L888_accept_S5-D60-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3923#mainENTRY_accept_S5 [3683] mainENTRY_accept_S5-->mainENTRY_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5248#mainENTRY_accept_S5-D90 [3867] mainENTRY_accept_S5-D90-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4672#havocProcedureENTRY_accept_S5 [3046] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 4673#L720_accept_S5 [3297] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 4975#L721_accept_S5 [3884] L721_accept_S5-->L722_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4797#L722_accept_S5 [3140] L722_accept_S5-->L723_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 4798#L723_accept_S5 [3206] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4877#L724_accept_S5 [3794] L724_accept_S5-->L725_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4338#L725_accept_S5 [2843] L725_accept_S5-->L726_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4339#L726_accept_S5 [2848] L726_accept_S5-->L727_accept_S5: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 4343#L727_accept_S5 [3282] L727_accept_S5-->L728_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4959#L728_accept_S5 [3941] L728_accept_S5-->L729_accept_S5: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 5133#L729_accept_S5 [3488] L729_accept_S5-->L730_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4625#L730_accept_S5 [3020] L730_accept_S5-->L731_accept_S5: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 4467#L731_accept_S5 [2911] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4468#L732_accept_S5 [3894] L732_accept_S5-->L733_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4457#L733_accept_S5 [2904] L733_accept_S5-->L734_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 4324#L734_accept_S5 [2835] L734_accept_S5-->L735_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4325#L735_accept_S5 [2986] L735_accept_S5-->L736_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 4576#L736_accept_S5 [3097] L736_accept_S5-->L737_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4745#L737_accept_S5 [3126] L737_accept_S5-->L738_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 3922#L738_accept_S5 [2670] L738_accept_S5-->L739_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 3924#L739_accept_S5 [3526] L739_accept_S5-->L740_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 4693#L740_accept_S5 [3063] L740_accept_S5-->L741_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4694#L741_accept_S5 [3165] L741_accept_S5-->L742_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4827#L742_accept_S5 [3460] L742_accept_S5-->L743_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4450#L743_accept_S5 [2901] L743_accept_S5-->L744_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 4451#L744_accept_S5 [3656] L744_accept_S5-->L745_accept_S5: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 4809#L745_accept_S5 [3152] L745_accept_S5-->L746_accept_S5: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 4810#L746_accept_S5 [3652] L746_accept_S5-->L747_accept_S5: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 5118#L747_accept_S5 [3465] L747_accept_S5-->L748_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 5119#L748_accept_S5 [3980] L748_accept_S5-->L749_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 5349#L749_accept_S5 [4070] L749_accept_S5-->L750_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5338#L750_accept_S5 [3936] L750_accept_S5-->L751_accept_S5: Formula: (= v_meta.local_metadata.out_port_91 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_91}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 4434#L751_accept_S5 [2895] L751_accept_S5-->L752_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 4435#L752_accept_S5 [3556] L752_accept_S5-->L753_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 5172#L753_accept_S5 [3819] L753_accept_S5-->L754_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 5181#L754_accept_S5 [3569] L754_accept_S5-->L755_accept_S5: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 5068#L755_accept_S5 [3415] L755_accept_S5-->L756_accept_S5: Formula: (not v_hdr.dfsTag.valid_17)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 4546#L756_accept_S5 [2965] L756_accept_S5-->L757_accept_S5: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 4234#L757_accept_S5 [2795] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 4235#L758_accept_S5 [3877] L758_accept_S5-->L759_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 4631#L759_accept_S5 [3023] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 4043#L760_accept_S5 [2718] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_21) (< v_hdr.dfsTag.pkt_v1_par_21 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[] 4044#L761_accept_S5 [3953] L761_accept_S5-->L762_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 3992#L762_accept_S5 [2696] L762_accept_S5-->L763_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (< v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 3993#L763_accept_S5 [2863] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 4376#L764_accept_S5 [3121] L764_accept_S5-->L765_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 4773#L765_accept_S5 [3802] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 4911#L766_accept_S5 [3234] L766_accept_S5-->L767_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_13))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 4912#L767_accept_S5 [3370] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 4652#L768_accept_S5 [3037] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (< v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 4653#L769_accept_S5 [4013] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 5219#L770_accept_S5 [3636] L770_accept_S5-->L771_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_13))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 5220#L771_accept_S5 [4042] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 4397#L772_accept_S5 [2876] L772_accept_S5-->L773_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 4398#L773_accept_S5 [3371] L773_accept_S5-->L774_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5007#L774_accept_S5 [3336] L774_accept_S5-->L775_accept_S5: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 5001#L775_accept_S5 [3330] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 5002#L776_accept_S5 [3749] L776_accept_S5-->L777_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 5187#L777_accept_S5 [3578] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 5188#L778_accept_S5 [3976] L778_accept_S5-->L779_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_12) (< v_hdr.ff_tags.shortest_path_12 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 5312#L779_accept_S5 [3845] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 4038#L780_accept_S5 [2716] L780_accept_S5-->L781_accept_S5: Formula: (and (< v_hdr.ff_tags.path_length_30 256) (<= 0 v_hdr.ff_tags.path_length_30))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[] 4039#L781_accept_S5 [3496] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 5141#L782_accept_S5 [3514] L782_accept_S5-->L783_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 5150#L783_accept_S5 [3542] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 4558#L784_accept_S5 [2973] L784_accept_S5-->L785_accept_S5: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 4559#L785_accept_S5 [3074] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 4024#L786_accept_S5 [2713] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 4025#L787_accept_S5 [3215] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 4887#L788_accept_S5 [3279] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 4939#L789_accept_S5 [3262] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 4884#L790_accept_S5 [3212] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 4885#L791_accept_S5 [3901] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 5330#L792_accept_S5 [3950] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_24}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 5344#L793_accept_S5 [3983] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 4408#L794_accept_S5 [2882] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 4409#L795_accept_S5 [3457] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 4421#L796_accept_S5 [2887] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 4368#L797_accept_S5 [2858] L797_accept_S5-->L798_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 4369#L798_accept_S5 [2899] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 4444#L799_accept_S5 [3497] L799_accept_S5-->L800_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 4751#L800_accept_S5 [3100] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 4054#L801_accept_S5 [2723] L801_accept_S5-->L802_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 4055#L802_accept_S5 [3180] L802_accept_S5-->L803_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 4848#L803_accept_S5 [3994] L803_accept_S5-->L804_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 3925#L804_accept_S5 [2671] L804_accept_S5-->L805_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 3926#L805_accept_S5 [3354] L805_accept_S5-->L806_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 5011#L806_accept_S5 [3342] L806_accept_S5-->L807_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 5012#L807_accept_S5 [3947] L807_accept_S5-->L808_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 5277#L808_accept_S5 [3742] L808_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 5112#havocProcedureFINAL_accept_S5 [3454] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5113#havocProcedureEXIT_accept_S5 >[4335] havocProcedureEXIT_accept_S5-->L870-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4413#L870-D192 [2884] L870-D192-->L870_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4414#L870_accept_S5 [3827] L870_accept_S5-->L870_accept_S5-D138: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4674#L870_accept_S5-D138 [3047] L870_accept_S5-D138-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4310#_parser_ParserImplENTRY_accept_S5 [4099] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D78: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5281#_parser_ParserImplENTRY_accept_S5-D78 [3758] _parser_ParserImplENTRY_accept_S5-D78-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5265#startENTRY_accept_S5 [3717] startENTRY_accept_S5-->L944_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 4667#L944_accept_S5 [3043] L944_accept_S5-->L945_accept_S5: Formula: v_hdr.dfsTag.valid_25  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 4668#L945_accept_S5 [3866] L945_accept_S5-->L946_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 5318#L946_accept_S5 [4022] L946_accept_S5-->L947_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_39 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 4309#L947_accept_S5 [2831] L947_accept_S5-->L948_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4311#L948_accept_S5 [3895] L948_accept_S5-->L948_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5327#L948_accept_S5-D162 [4017] L948_accept_S5-D162-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5323#acceptFINAL_accept_S5 [3881] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4353#acceptEXIT_accept_S5 >[4211] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4354#startFINAL-D324 [3725] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5200#startFINAL_accept_S5 [3602] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4537#startEXIT_accept_S5 >[4573] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4538#_parser_ParserImplFINAL-D240 [4095] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4922#_parser_ParserImplFINAL_accept_S5 [3244] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4923#_parser_ParserImplEXIT_accept_S5 >[4611] _parser_ParserImplEXIT_accept_S5-->L871-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5283#L871-D318 [3798] L871-D318-->L871_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5120#L871_accept_S5 [3470] L871_accept_S5-->L871_accept_S5-D165: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5121#L871_accept_S5-D165 [3963] L871_accept_S5-D165-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5341#verifyChecksumFINAL_accept_S5 [3942] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5342#verifyChecksumEXIT_accept_S5 >[4334] verifyChecksumEXIT_accept_S5-->L872-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4746#L872-D315 [3098] L872-D315-->L872_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3910#L872_accept_S5 [4078] L872_accept_S5-->L872_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4863#L872_accept_S5-D57 [3189] L872_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4864#ingressENTRY_accept_S5 [4048] ingressENTRY_accept_S5-->L816_accept_S5: Formula: v_hdr.dfsTag.valid_20  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  AuxVars[]  AssignedVars[] 5316#L816_accept_S5 [3860] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 3909#L817_accept_S5 [2665] L817_accept_S5-->L817_accept_S5-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3911#L817_accept_S5-D45 [3243] L817_accept_S5-D45-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4921#default_route_0.applyENTRY_accept_S5 [3917] default_route_0.applyENTRY_accept_S5-->L672_accept_S5: Formula: (not (= v_default_route_0.action_run_16 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_16}  OutVars{default_route_0.action_run=v_default_route_0.action_run_16}  AuxVars[]  AssignedVars[] 4012#L672_accept_S5 [2707] L672_accept_S5-->L672-1_accept_S5: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_24))  InVars {default_route_0.action_run=v_default_route_0.action_run_24}  OutVars{default_route_0.action_run=v_default_route_0.action_run_24}  AuxVars[]  AssignedVars[] 4013#L672-1_accept_S5 [3639] L672-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5221#default_route_0.applyEXIT_accept_S5 >[4229] default_route_0.applyEXIT_accept_S5-->L817-1-D258: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4516#L817-1-D258 [2944] L817-1-D258-->L817-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4517#L817-1_accept_S5 [3519] L817-1_accept_S5-->L852_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_121 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_121}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_121}  AuxVars[]  AssignedVars[] 4069#L852_accept_S5 [3137] L852_accept_S5-->L859_accept_S5: Formula: (= v_meta.local_metadata.is_completed_50 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  AuxVars[]  AssignedVars[] 4568#L859_accept_S5 [3840] L859_accept_S5-->L859_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5063#L859_accept_S5-D39 [3408] L859_accept_S5-D39-->fwd_parent_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5064#fwd_parent_0.applyENTRY_accept_S5 [3858] fwd_parent_0.applyENTRY_accept_S5-->L700_accept_S5: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_21}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_21}  AuxVars[]  AssignedVars[] 4890#L700_accept_S5 [3220] L700_accept_S5-->L700-1_accept_S5: Formula: (not (= v_fwd_parent_0.action_run_15 fwd_parent_0.action.NoAction_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_15}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_15}  AuxVars[]  AssignedVars[] 4567#L700-1_accept_S5 [2980] L700-1_accept_S5-->fwd_parent_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4569#fwd_parent_0.applyEXIT_accept_S5 >[4265] fwd_parent_0.applyEXIT_accept_S5-->L815-D321: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4222#L815-D321 [2789] L815-D321-->L815_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4223#L815_accept_S5 [3299] L815_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4978#ingressEXIT_accept_S5 >[4500] ingressEXIT_accept_S5-->L873-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5225#L873-D291 [3645] L873-D291-->L873_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4820#L873_accept_S5 [3270] L873_accept_S5-->L873_accept_S5-D87: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4819#L873_accept_S5-D87 [3162] L873_accept_S5-D87-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4821#egressFINAL_accept_S5 [3945] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5194#egressEXIT_accept_S5 >[4469] egressEXIT_accept_S5-->L874-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4647#L874-D339 [3032] L874-D339-->L874_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4017#L874_accept_S5 [3782] L874_accept_S5-->L874_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4016#L874_accept_S5-D102 [2708] L874_accept_S5-D102-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4018#computeChecksumFINAL_accept_S5 [2984] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4573#computeChecksumEXIT_accept_S5 >[4175] computeChecksumEXIT_accept_S5-->L875-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3936#L875-D216 [2676] L875-D216-->L875_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3938#L875_accept_S5 [3278] L875_accept_S5-->L876-1_accept_S5: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 4456#L876-1_accept_S5 [2935] L876-1_accept_S5-->L880_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_144 v_meta.local_metadata.pkt_par_41))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_0] 4502#L880_accept_S5 [3868] L880_accept_S5-->L881_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_66 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 4470#L881_accept_S5 [2913] L881_accept_S5-->L882_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 4388#L882_accept_S5 [2869] L882_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_145 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and .cse0 (not v__p4ltl_3_7))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  AuxVars[]  AssignedVars[_p4ltl_3] 4307#mainFINAL_accept_S5 [2830] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4308#mainEXIT_accept_S5 >[4455] mainEXIT_accept_S5-->L888-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4158#L888-1-D273 [2759] L888-1-D273-->L888-1_accept_S5: Formula: (and (or v__p4ltl_3_9 v__p4ltl_2_9) v_hdr.dfsTag.valid_27)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 4160#L888-1_accept_S5 
[2023-02-06 18:46:54,037 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:46:54,037 INFO  L85        PathProgramCache]: Analyzing trace with hash 1896977015, now seen corresponding path program 1 times
[2023-02-06 18:46:54,037 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:46:54,037 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [350281181]
[2023-02-06 18:46:54,037 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:46:54,038 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:46:54,061 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,132 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:46:54,141 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,225 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:46:54,230 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,253 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:46:54,255 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,263 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:46:54,265 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,266 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:46:54,267 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,268 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:46:54,269 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,282 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:46:54,284 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,305 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 18:46:54,307 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,316 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-02-06 18:46:54,317 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,319 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-02-06 18:46:54,320 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,321 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 149
[2023-02-06 18:46:54,322 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,325 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 166
[2023-02-06 18:46:54,339 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,356 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:46:54,362 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,373 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:46:54,375 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,377 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:46:54,378 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,380 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:46:54,381 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,382 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:46:54,383 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,385 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:46:54,387 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,390 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 18:46:54,391 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,392 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-02-06 18:46:54,394 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,395 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-02-06 18:46:54,396 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,397 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 149
[2023-02-06 18:46:54,398 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:54,401 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:46:54,401 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:46:54,401 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [350281181]
[2023-02-06 18:46:54,401 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [350281181] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:46:54,401 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:46:54,401 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-02-06 18:46:54,402 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1719800326]
[2023-02-06 18:46:54,402 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:46:54,403 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:46:54,403 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:46:54,403 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-02-06 18:46:54,404 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=41, Invalid=115, Unknown=0, NotChecked=0, Total=156
[2023-02-06 18:46:54,404 INFO  L87              Difference]: Start difference. First operand 1456 states and 1602 transitions. cyclomatic complexity: 149 Second operand  has 13 states, 13 states have (on average 21.846153846153847) internal successors, (284), 6 states have internal predecessors, (284), 5 states have call successors, (23), 8 states have call predecessors, (23), 4 states have return successors, (22), 5 states have call predecessors, (22), 5 states have call successors, (22)
[2023-02-06 18:46:59,212 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:46:59,212 INFO  L93              Difference]: Finished difference Result 2796 states and 3483 transitions.
[2023-02-06 18:46:59,212 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 39 states. 
[2023-02-06 18:46:59,213 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2796 states and 3483 transitions.
[2023-02-06 18:46:59,221 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-02-06 18:46:59,236 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2796 states to 2796 states and 3483 transitions.
[2023-02-06 18:46:59,236 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 931
[2023-02-06 18:46:59,237 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 931
[2023-02-06 18:46:59,237 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2796 states and 3483 transitions.
[2023-02-06 18:46:59,242 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:46:59,242 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2796 states and 3483 transitions.
[2023-02-06 18:46:59,244 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2796 states and 3483 transitions.
[2023-02-06 18:46:59,262 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2796 to 1504.
[2023-02-06 18:46:59,263 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1504 states, 1131 states have (on average 1.134394341290893) internal successors, (1283), 1131 states have internal predecessors, (1283), 181 states have call successors, (181), 181 states have call predecessors, (181), 192 states have return successors, (192), 192 states have call predecessors, (192), 180 states have call successors, (192)
[2023-02-06 18:46:59,265 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1504 states to 1504 states and 1656 transitions.
[2023-02-06 18:46:59,265 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1504 states and 1656 transitions.
[2023-02-06 18:46:59,265 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1504 states and 1656 transitions.
[2023-02-06 18:46:59,265 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-02-06 18:46:59,265 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1504 states and 1656 transitions.
[2023-02-06 18:46:59,267 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:46:59,267 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:46:59,267 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:46:59,269 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:46:59,269 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:46:59,270 INFO  L752   eck$LassoCheckResult]: Stem: 9167#ULTIMATE.startENTRY_NONWA [2801] ULTIMATE.startENTRY_NONWA-->L888-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9256#L888-1_T1_init [3339] L888-1_T1_init-->L888_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8927#L888_T1_init [3547] L888_T1_init-->L888_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9980#L888_T1_init-D59 [3284] L888_T1_init-D59-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9018#mainENTRY_T1_init [3949] mainENTRY_T1_init-->mainENTRY_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9508#mainENTRY_T1_init-D89 [2931] mainENTRY_T1_init-D89-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9509#havocProcedureENTRY_T1_init [3064] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 9711#L720_T1_init [3293] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 9991#L721_T1_init [3508] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 10167#L722_T1_init [3550] L722_T1_init-->L723_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 10189#L723_T1_init [3705] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 9791#L724_T1_init [3122] L724_T1_init-->L725_T1_init: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 9646#L725_T1_init [3024] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 9647#L726_T1_init [3560] L726_T1_init-->L727_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 10195#L727_T1_init [3968] L727_T1_init-->L728_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9376#L728_T1_init [2856] L728_T1_init-->L729_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 9377#L729_T1_init [3286] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 9954#L730_T1_init [3256] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 9206#L731_T1_init [2776] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 9207#L732_T1_init [3014] L732_T1_init-->L733_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 9630#L733_T1_init [3600] L733_T1_init-->L734_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_14) (< v_standard_metadata.deq_timedelta_14 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[] 9856#L734_T1_init [3170] L734_T1_init-->L735_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 9857#L735_T1_init [3572] L735_T1_init-->L736_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 9527#L736_T1_init [2942] L736_T1_init-->L737_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 9528#L737_T1_init [4018] L737_T1_init-->L738_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 10144#L738_T1_init [3474] L738_T1_init-->L739_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10145#L739_T1_init [3671] L739_T1_init-->L740_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 9699#L740_T1_init [3053] L740_T1_init-->L741_T1_init: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 9700#L741_T1_init [3445] L741_T1_init-->L742_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 10030#L742_T1_init [3341] L742_T1_init-->L743_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 9788#L743_T1_init [3120] L743_T1_init-->L744_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 9789#L744_T1_init [3806] L744_T1_init-->L745_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 10001#L745_T1_init [3300] L745_T1_init-->L746_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 9879#L746_T1_init [3187] L746_T1_init-->L747_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 9514#L747_T1_init [2934] L747_T1_init-->L748_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 9515#L748_T1_init [3776] L748_T1_init-->L749_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 10308#L749_T1_init [3748] L749_T1_init-->L750_T1_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 9578#L750_T1_init [2979] L750_T1_init-->L751_T1_init: Formula: (= v_meta.local_metadata.out_port_92 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_92}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 9579#L751_T1_init [3124] L751_T1_init-->L752_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 9793#L752_T1_init [3643] L752_T1_init-->L753_T1_init: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 10247#L753_T1_init [3902] L753_T1_init-->L754_T1_init: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 10269#L754_T1_init [3681] L754_T1_init-->L755_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 9142#L755_T1_init [2750] L755_T1_init-->L756_T1_init: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 9143#L756_T1_init [3446] L756_T1_init-->L757_T1_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 10124#L757_T1_init [3580] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 10210#L758_T1_init [3642] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 9090#L759_T1_init [2730] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 9091#L760_T1_init [3833] L760_T1_init-->L761_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_18) (< v_hdr.dfsTag.pkt_v1_par_18 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[] 9967#L761_T1_init [3267] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 9968#L762_T1_init [3421] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_11))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 10095#L763_T1_init [3507] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 9959#L764_T1_init [3263] L764_T1_init-->L765_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_14) (< v_hdr.dfsTag.pkt_v2_par_14 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 9960#L765_T1_init [3479] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 9104#L766_T1_init [2735] L766_T1_init-->L767_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_14 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_14))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[] 9105#L767_T1_init [3321] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 9154#L768_T1_init [2754] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 9155#L769_T1_init [3777] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 9976#L770_T1_init [3281] L770_T1_init-->L771_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_14) (< v_hdr.dfsTag.pkt_v4_curr_14 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 9510#L771_T1_init [2932] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 9511#L772_T1_init [3978] L772_T1_init-->L773_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 10312#L773_T1_init [3766] L773_T1_init-->L774_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 9607#L774_T1_init [3000] L774_T1_init-->L775_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 9253#L775_T1_init [2799] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 9254#L776_T1_init [2929] L776_T1_init-->L777_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 9317#L777_T1_init [2829] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 9318#L778_T1_init [3295] L778_T1_init-->L779_T1_init: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 9993#L779_T1_init [3993] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 9914#L780_T1_init [3224] L780_T1_init-->L781_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 9915#L781_T1_init [3623] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 9803#L782_T1_init [3131] L782_T1_init-->L783_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_12 2) (<= 0 v_hdr.ff_tags.is_edge_12))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[] 9471#L783_T1_init [2905] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 9472#L784_T1_init [3599] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_17) (< v_hdr.ff_tags.dfs_start_17 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 10044#L785_T1_init [3350] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 9295#L786_T1_init [2822] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 9296#L787_T1_init [3200] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 9889#L788_T1_init [3326] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 10018#L789_T1_init [3521] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 9748#L790_T1_init [3090] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 9720#L791_T1_init [3071] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 9721#L792_T1_init [4098] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_25}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 9237#L793_T1_init [2791] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 9238#L794_T1_init [3915] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 9648#L795_T1_init [3025] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 9649#L796_T1_init [3737] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 9017#L797_T1_init [2703] L797_T1_init-->L798_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 9019#L798_T1_init [2744] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 9131#L799_T1_init [3016] L799_T1_init-->L800_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 9147#L800_T1_init [2753] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 9148#L801_T1_init [3006] L801_T1_init-->L802_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 9619#L802_T1_init [3792] L802_T1_init-->L803_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 10253#L803_T1_init [3661] L803_T1_init-->L804_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 10254#L804_T1_init [3795] L804_T1_init-->L805_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 9697#L805_T1_init [3052] L805_T1_init-->L806_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 9698#L806_T1_init [3979] L806_T1_init-->L807_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 10175#L807_T1_init [3525] L807_T1_init-->L808_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 9950#L808_T1_init [3255] L808_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 9951#havocProcedureFINAL_T1_init [4086] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9122#havocProcedureEXIT_T1_init >[4385] havocProcedureEXIT_T1_init-->L870-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9123#L870-D191 [3684] L870-D191-->L870_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9249#L870_T1_init [3738] L870_T1_init-->L870_T1_init-D137: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10074#L870_T1_init-D137 [3388] L870_T1_init-D137-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9727#_parser_ParserImplENTRY_T1_init [3096] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D77: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9759#_parser_ParserImplENTRY_T1_init-D77 [3419] _parser_ParserImplENTRY_T1_init-D77-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10094#startENTRY_T1_init [3486] startENTRY_T1_init-->L944_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10153#L944_T1_init [3753] L944_T1_init-->L945_T1_init: Formula: v_hdr.dfsTag.valid_26  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_26}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 9887#L945_T1_init [3196] L945_T1_init-->L946_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9726#L946_T1_init [3075] L946_T1_init-->L947_T1_init: Formula: (= v_meta.local_metadata.pkt_par_37 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 9728#L947_T1_init [3522] L947_T1_init-->L948_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9415#L948_T1_init [4036] L948_T1_init-->L948_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9519#L948_T1_init-D161 [2939] L948_T1_init-D161-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9414#acceptFINAL_T1_init [2880] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9416#acceptEXIT_T1_init >[4300] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10292#startFINAL-D323 [3720] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10212#startFINAL_T1_init [3584] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9804#startEXIT_T1_init >[4121] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9248#_parser_ParserImplFINAL-D239 [2797] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9250#_parser_ParserImplFINAL_T1_init [3411] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9771#_parser_ParserImplEXIT_T1_init >[4180] _parser_ParserImplEXIT_T1_init-->L871-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9772#L871-D317 [3592] L871-D317-->L871_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9643#L871_T1_init [3690] L871_T1_init-->L871_T1_init-D164: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10014#L871_T1_init-D164 [3322] L871_T1_init-D164-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9642#verifyChecksumFINAL_T1_init [3022] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9644#verifyChecksumEXIT_T1_init >[4365] verifyChecksumEXIT_T1_init-->L872-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9363#L872-D314 [2851] L872-D314-->L872_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9009#L872_T1_init [3213] L872_T1_init-->L872_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9904#L872_T1_init-D56 [3678] L872_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10207#ingressENTRY_T1_init [3576] ingressENTRY_T1_init-->L816_T1_init: Formula: v_hdr.dfsTag.valid_18  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  AuxVars[]  AssignedVars[] 10200#L816_T1_init [3565] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.pkt_start_28 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  AuxVars[]  AssignedVars[] 9970#L817_T1_init [3271] L817_T1_init-->L817_T1_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9971#L817_T1_init-D44 [3331] L817_T1_init-D44-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10019#default_route_0.applyENTRY_T1_init [3328] default_route_0.applyENTRY_T1_init-->L672_T1_init: Formula: (not (= v_default_route_0.action_run_20 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_20}  OutVars{default_route_0.action_run=v_default_route_0.action_run_20}  AuxVars[]  AssignedVars[] 10020#L672_T1_init [3392] L672_T1_init-->L672-1_T1_init: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_26))  InVars {default_route_0.action_run=v_default_route_0.action_run_26}  OutVars{default_route_0.action_run=v_default_route_0.action_run_26}  AuxVars[]  AssignedVars[] 10002#L672-1_T1_init [4102] L672-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10255#default_route_0.applyEXIT_T1_init >[4515] default_route_0.applyEXIT_T1_init-->L817-1-D257: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9810#L817-1-D257 [3136] L817-1-D257-->L817-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9811#L817-1_T1_init [3320] L817-1_T1_init-->L852_T1_init: Formula: (not (= v_meta.local_metadata.out_port_133 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  AuxVars[]  AssignedVars[] 9021#L852_T1_init [4065] L852_T1_init-->L862_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_47 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  AuxVars[]  AssignedVars[] 9057#L862_T1_init [3005] L862_T1_init-->L862_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9616#L862_T1_init-D116 [3324] L862_T1_init-D116-->set_out_port_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10016#set_out_port_0.applyENTRY_T1_init [3905] set_out_port_0.applyENTRY_T1_init-->L934_T1_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_16))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_16}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_16}  AuxVars[]  AssignedVars[] 10136#L934_T1_init [3464] L934_T1_init-->L934-1_T1_init: Formula: (not (= v_set_out_port_0.action_run_18 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_18}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_18}  AuxVars[]  AssignedVars[] 9058#L934-1_T1_init [3026] L934-1_T1_init-->set_out_port_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9650#set_out_port_0.applyEXIT_T1_init >[4380] set_out_port_0.applyEXIT_T1_init-->L862-1-D347: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10256#L862-1-D347 [3662] L862-1-D347-->L862-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9063#L862-1_T1_init [3772] L862-1_T1_init-->L862-1_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9062#L862-1_T1_init-D128 [2722] L862-1_T1_init-D128-->fwd_pkt_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9064#fwd_pkt_0.applyENTRY_T1_init [3677] fwd_pkt_0.applyENTRY_T1_init-->L712_T1_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_20))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  AuxVars[]  AssignedVars[] 10268#L712_T1_init [3927] L712_T1_init-->L712-1_T1_init: Formula: (not (= v_fwd_pkt_0.action_run_26 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  AuxVars[]  AssignedVars[] 9138#L712-1_T1_init [3072] L712-1_T1_init-->fwd_pkt_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9722#fwd_pkt_0.applyEXIT_T1_init >[4304] fwd_pkt_0.applyEXIT_T1_init-->L815-D278: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9947#L815-D278 [3752] L815-D278-->L815_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9713#L815_T1_init [3687] L815_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10109#ingressEXIT_T1_init >[4574] ingressEXIT_T1_init-->L873-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8926#L873-D290 [2667] L873-D290-->L873_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8928#L873_T1_init [3932] L873_T1_init-->L873_T1_init-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9327#L873_T1_init-D86 [2833] L873_T1_init-D86-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9328#egressFINAL_T1_init [3285] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9981#egressEXIT_T1_init >[4622] egressEXIT_T1_init-->L874-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10332#L874-D338 [3814] L874-D338-->L874_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10264#L874_T1_init [3691] L874_T1_init-->L874_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10263#L874_T1_init-D101 [3669] L874_T1_init-D101-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10265#computeChecksumFINAL_T1_init [3888] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10358#computeChecksumEXIT_T1_init >[4567] computeChecksumEXIT_T1_init-->L875-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9211#L875-D215 [2779] L875-D215-->L875_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9212#L875_T1_init [2786] L875_T1_init-->L876-1_T1_init: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 9225#L876-1_T1_init [3797] L876-1_T1_init-->L880_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_147 v_meta.local_metadata.pkt_par_44))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and v__p4ltl_0_8 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 9539#L880_T1_init [2951] L880_T1_init-->L881_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_68 0))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 9540#L881_T1_init [4087] L881_T1_init-->L882_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_6 (not .cse0)) (and (not v__p4ltl_2_6) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 9109#L882_T1_init [2738] L882_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_146 0))) (or (and (not v__p4ltl_3_8) .cse0) (and v__p4ltl_3_8 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  AuxVars[]  AssignedVars[_p4ltl_3] 9110#mainFINAL_T1_init [3809] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10327#mainEXIT_T1_init >[4505] mainEXIT_T1_init-->L888-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10222#L888-1-D272 [3604] L888-1-D272-->L888-1_T0_S2: Formula: (and v__p4ltl_1_9 (or v__p4ltl_3_11 v__p4ltl_2_11) v_hdr.dfsTag.valid_29 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 10121#L888-1_T0_S2 [3759] L888-1_T0_S2-->L888_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9220#L888_T0_S2 [3346] L888_T0_S2-->L888_T0_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10040#L888_T0_S2-D58 [3478] L888_T0_S2-D58-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8919#mainENTRY_T0_S2 [2806] mainENTRY_T0_S2-->mainENTRY_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9262#mainENTRY_T0_S2-D88 [2896] mainENTRY_T0_S2-D88-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9449#havocProcedureENTRY_T0_S2 [3310] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 9575#L720_T0_S2 [2977] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 9576#L721_T0_S2 [3710] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 10137#L722_T0_S2 [3461] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 9702#L723_T0_S2 [3055] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.egress_spec_25 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_25}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 9703#L724_T0_S2 [3591] L724_T0_S2-->L725_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_25)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_25}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 9906#L725_T0_S2 [3218] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 9704#L726_T0_S2 [3057] L726_T0_S2-->L727_T0_S2: Formula: (and (< v_standard_metadata.instance_type_11 4294967296) (<= 0 v_standard_metadata.instance_type_11))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_11}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[] 9705#L727_T0_S2 [3775] L727_T0_S2-->L728_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9955#L728_T0_S2 [3260] L728_T0_S2-->L729_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 9956#L729_T0_S2 [3462] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10138#L730_T0_S2 [3712] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 9308#L731_T0_S2 [2826] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 9309#L732_T0_S2 [3226] L732_T0_S2-->L733_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 9917#L733_T0_S2 [3733] L733_T0_S2-->L734_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 9862#L734_T0_S2 [3177] L734_T0_S2-->L735_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 9213#L735_T0_S2 [2778] L735_T0_S2-->L736_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 9214#L736_T0_S2 [3885] L736_T0_S2-->L737_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10004#L737_T0_S2 [3305] L737_T0_S2-->L738_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 10005#L738_T0_S2 [3585] L738_T0_S2-->L739_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10063#L739_T0_S2 [3379] L739_T0_S2-->L740_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 10064#L740_T0_S2 [3597] L740_T0_S2-->L741_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 9439#L741_T0_S2 [2892] L741_T0_S2-->L742_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 9440#L742_T0_S2 [3899] L742_T0_S2-->L743_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10361#L743_T0_S2 [4044] L743_T0_S2-->L744_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 9740#L744_T0_S2 [3084] L744_T0_S2-->L745_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 9741#L745_T0_S2 [4007] L745_T0_S2-->L746_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 9996#L746_T0_S2 [3298] L746_T0_S2-->L747_T0_S2: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 9997#L747_T0_S2 [3635] L747_T0_S2-->L748_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 9628#L748_T0_S2 [3013] L748_T0_S2-->L749_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_33 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9629#L749_T0_S2 [4041] L749_T0_S2-->L750_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10368#L750_T0_S2 [3924] L750_T0_S2-->L751_T0_S2: Formula: (= v_meta.local_metadata.out_port_93 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_93}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 10296#L751_T0_S2 [3726] L751_T0_S2-->L752_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 10251#L752_T0_S2 [3651] L752_T0_S2-->L753_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 10252#L753_T0_S2 [3668] L753_T0_S2-->L754_T0_S2: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 9614#L754_T0_S2 [3004] L754_T0_S2-->L755_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 9615#L755_T0_S2 [3558] L755_T0_S2-->L756_T0_S2: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 10041#L756_T0_S2 [3347] L756_T0_S2-->L757_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 10036#L757_T0_S2 [3345] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 9401#L758_T0_S2 [2873] L758_T0_S2-->L759_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 9402#L759_T0_S2 [3093] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 9753#L760_T0_S2 [3458] L760_T0_S2-->L761_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 9186#L761_T0_S2 [2766] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 9187#L762_T0_S2 [4090] L762_T0_S2-->L763_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_10))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 9952#L763_T0_S2 [3254] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 8994#L764_T0_S2 [2692] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 8995#L765_T0_S2 [3969] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 10369#L766_T0_S2 [3934] L766_T0_S2-->L767_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_12))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 10294#L767_T0_S2 [3722] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 10125#L768_T0_S2 [3447] L768_T0_S2-->L769_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 9557#L769_T0_S2 [2963] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 9558#L770_T0_S2 [3214] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (< v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 9838#L771_T0_S2 [3161] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 9839#L772_T0_S2 [3730] L772_T0_S2-->L773_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_13))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 10299#L773_T0_S2 [3768] L773_T0_S2-->L774_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10172#L774_T0_S2 [3520] L774_T0_S2-->L775_T0_S2: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 10173#L775_T0_S2 [4081] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 10375#L776_T0_S2 [3943] L776_T0_S2-->L777_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (< v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 10336#L777_T0_S2 [3828] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 9117#L778_T0_S2 [2740] L778_T0_S2-->L779_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 9118#L779_T0_S2 [3019] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 9638#L780_T0_S2 [3252] L780_T0_S2-->L781_T0_S2: Formula: (and (< v_hdr.ff_tags.path_length_33 256) (<= 0 v_hdr.ff_tags.path_length_33))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 9611#L781_T0_S2 [3002] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 9612#L782_T0_S2 [3865] L782_T0_S2-->L783_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (< v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 10246#L783_T0_S2 [3640] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 10102#L784_T0_S2 [3426] L784_T0_S2-->L785_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_20) (< v_hdr.ff_tags.dfs_start_20 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[] 8945#L785_T0_S2 [2674] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 8946#L786_T0_S2 [4063] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 10391#L787_T0_S2 [4024] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 10392#L788_T0_S2 [4082] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 10356#L789_T0_S2 [3886] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 9124#L790_T0_S2 [2741] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 9125#L791_T0_S2 [3751] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 9226#L792_T0_S2 [2784] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_26}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 8976#L793_T0_S2 [2684] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 8977#L794_T0_S2 [2689] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 8991#L795_T0_S2 [3788] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 9983#L796_T0_S2 [3289] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 9984#L797_T0_S2 [3778] L797_T0_S2-->L798_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 9546#L798_T0_S2 [2956] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 9547#L799_T0_S2 [2964] L799_T0_S2-->L800_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 9559#L800_T0_S2 [3171] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 9736#L801_T0_S2 [3080] L801_T0_S2-->L802_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 9342#L802_T0_S2 [2838] L802_T0_S2-->L803_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 9343#L803_T0_S2 [2983] L803_T0_S2-->L804_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 9587#L804_T0_S2 [3118] L804_T0_S2-->L805_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 8918#L805_T0_S2 [2664] L805_T0_S2-->L806_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 8920#L806_T0_S2 [3493] L806_T0_S2-->L807_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 9689#L807_T0_S2 [3048] L807_T0_S2-->L808_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 9690#L808_T0_S2 [3424] L808_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 10098#havocProcedureFINAL_T0_S2 [4060] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10329#havocProcedureEXIT_T0_S2 >[4328] havocProcedureEXIT_T0_S2-->L870-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10330#L870-D190 [4021] L870-D190-->L870_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9820#L870_T0_S2 [4038] L870_T0_S2-->L870_T0_S2-D136: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9896#L870_T0_S2-D136 [3207] L870_T0_S2-D136-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9150#_parser_ParserImplENTRY_T0_S2 [3146] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D76: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9389#_parser_ParserImplENTRY_T0_S2-D76 [2864] _parser_ParserImplENTRY_T0_S2-D76-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9390#startENTRY_T0_S2 [3455] startENTRY_T0_S2-->L944_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 9588#L944_T0_S2 [2985] L944_T0_S2-->L945_T0_S2: Formula: v_hdr.dfsTag.valid_24  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 9589#L945_T0_S2 [3027] L945_T0_S2-->L946_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9651#L946_T0_S2 [3517] L946_T0_S2-->L947_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_38 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10130#L947_T0_S2 [3452] L947_T0_S2-->L948_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9182#L948_T0_S2 [2890] L948_T0_S2-->L948_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9436#L948_T0_S2-D160 [3450] L948_T0_S2-D160-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9550#acceptFINAL_T0_S2 [2957] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9181#acceptEXIT_T0_S2 >[4465] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9149#startFINAL-D322 [2752] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9151#startFINAL_T0_S2 [3489] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9988#startEXIT_T0_S2 >[4170] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9989#_parser_ParserImplFINAL-D238 [3789] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10323#_parser_ParserImplFINAL_T0_S2 [3909] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10351#_parser_ParserImplEXIT_T0_S2 >[4309] _parser_ParserImplEXIT_T0_S2-->L871-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9944#L871-D316 [3247] L871-D316-->L871_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9945#L871_T0_S2 [3864] L871_T0_S2-->L871_T0_S2-D163: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10055#L871_T0_S2-D163 [3363] L871_T0_S2-D163-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10056#verifyChecksumFINAL_T0_S2 [3686] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10275#verifyChecksumEXIT_T0_S2 >[4207] verifyChecksumEXIT_T0_S2-->L872-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10377#L872-D313 [4035] L872-D313-->L872_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8940#L872_T0_S2 [3511] L872_T0_S2-->L872_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9692#L872_T0_S2-D55 [3050] L872_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9592#ingressENTRY_T0_S2 [2988] ingressENTRY_T0_S2-->L816_T0_S2: Formula: v_hdr.dfsTag.valid_22  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[] 9584#L816_T0_S2 [2981] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_26 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  AuxVars[]  AssignedVars[] 9145#L817_T0_S2 [2925] L817_T0_S2-->L817_T0_S2-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9144#L817_T0_S2-D43 [2751] L817_T0_S2-D43-->default_route_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9146#default_route_0.applyENTRY_T0_S2 [3702] default_route_0.applyENTRY_T0_S2-->L672_T0_S2: Formula: (not (= v_default_route_0.action_run_18 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_18}  OutVars{default_route_0.action_run=v_default_route_0.action_run_18}  AuxVars[]  AssignedVars[] 10174#L672_T0_S2 [3524] L672_T0_S2-->L672-1_T0_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_22))  InVars {default_route_0.action_run=v_default_route_0.action_run_22}  OutVars{default_route_0.action_run=v_default_route_0.action_run_22}  AuxVars[]  AssignedVars[] 9369#L672-1_T0_S2 [3468] L672-1_T0_S2-->default_route_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9164#default_route_0.applyEXIT_T0_S2 >[4382] default_route_0.applyEXIT_T0_S2-->L817-1-D256: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9165#L817-1-D256 [3967] L817-1-D256-->L817-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10237#L817-1_T0_S2 [3626] L817-1_T0_S2-->L852_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_105 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  AuxVars[]  AssignedVars[] 8941#L852_T0_S2 [2764] L852_T0_S2-->L862_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_53 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  AuxVars[]  AssignedVars[] 9180#L862_T0_S2 [3198] L862_T0_S2-->L862_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9851#L862_T0_S2-D115 [3168] L862_T0_S2-D115-->set_out_port_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9852#set_out_port_0.applyENTRY_T0_S2 [3989] set_out_port_0.applyENTRY_T0_S2-->L934_T0_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_24))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_24}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_24}  AuxVars[]  AssignedVars[] 10383#L934_T0_S2 [4032] L934_T0_S2-->L934-1_T0_S2: Formula: (not (= v_set_out_port_0.action_run_22 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_22}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_22}  AuxVars[]  AssignedVars[] 9965#L934-1_T0_S2 [3315] L934-1_T0_S2-->set_out_port_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10010#set_out_port_0.applyEXIT_T0_S2 >[4413] set_out_port_0.applyEXIT_T0_S2-->L862-1-D346: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9383#L862-1-D346 [2860] L862-1-D346-->L862-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9000#L862-1_T0_S2 [3076] L862-1_T0_S2-->L862-1_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9731#L862-1_T0_S2-D127 [3117] L862-1_T0_S2-D127-->fwd_pkt_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9786#fwd_pkt_0.applyENTRY_T0_S2 [3575] fwd_pkt_0.applyENTRY_T0_S2-->L712_T0_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_16))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  AuxVars[]  AssignedVars[] 8999#L712_T0_S2 [2695] L712_T0_S2-->L712-1_T0_S2: Formula: (not (= v_fwd_pkt_0.action_run_22 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  AuxVars[]  AssignedVars[] 9002#L712-1_T0_S2 [3356] L712-1_T0_S2-->fwd_pkt_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10050#fwd_pkt_0.applyEXIT_T0_S2 >[4159] fwd_pkt_0.applyEXIT_T0_S2-->L815-D277: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10384#L815-D277 [3992] L815-D277-->L815_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10090#L815_T0_S2 [3416] L815_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10048#ingressEXIT_T0_S2 >[4554] ingressEXIT_T0_S2-->L873-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9922#L873-D289 [3229] L873-D289-->L873_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8997#L873_T0_S2 [3272] L873_T0_S2-->L873_T0_S2-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9255#L873_T0_S2-D85 [2798] L873_T0_S2-D85-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8996#egressFINAL_T0_S2 [2693] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8998#egressEXIT_T0_S2 >[4278] egressEXIT_T0_S2-->L874-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9219#L874-D337 [2783] L874-D337-->L874_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9221#L874_T0_S2 [3631] L874_T0_S2-->L874_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9920#L874_T0_S2-D100 [3228] L874_T0_S2-D100-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9921#computeChecksumFINAL_T0_S2 [3355] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10051#computeChecksumEXIT_T0_S2 >[4274] computeChecksumEXIT_T0_S2-->L875-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10126#L875-D214 [3906] L875-D214-->L875_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9517#L875_T0_S2 [2937] L875_T0_S2-->L876-1_T0_S2: Formula: v_forward_33  InVars {forward=v_forward_33}  OutVars{forward=v_forward_33}  AuxVars[]  AssignedVars[] 9314#L876-1_T0_S2 [3482] L876-1_T0_S2-->L880_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_143 v_meta.local_metadata.pkt_par_40))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 10152#L880_T0_S2 [3546] L880_T0_S2-->L881_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_67 0))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 9843#L881_T0_S2 [3164] L881_T0_S2-->L882_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_45 0))) (or (and (not v__p4ltl_2_8) .cse0) (and v__p4ltl_2_8 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_2] 9844#L882_T0_S2 [3280] L882_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_142 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  AuxVars[]  AssignedVars[_p4ltl_3] 9553#mainFINAL_T0_S2 [2959] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9554#mainEXIT_T0_S2 >[4607] mainEXIT_T0_S2-->L888-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10120#L888-1-D271 [3443] L888-1-D271-->L888-1_accept_S5: Formula: (and (not v__p4ltl_0_11) v_hdr.dfsTag.valid_31 (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[] 9168#L888-1_accept_S5 
[2023-02-06 18:46:59,272 INFO  L754   eck$LassoCheckResult]: Loop: 9168#L888-1_accept_S5 [3153] L888-1_accept_S5-->L888_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8948#L888_accept_S5 [3805] L888_accept_S5-->L888_accept_S5-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10176#L888_accept_S5-D60 [3527] L888_accept_S5-D60-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8935#mainENTRY_accept_S5 [3683] mainENTRY_accept_S5-->mainENTRY_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10273#mainENTRY_accept_S5-D90 [3867] mainENTRY_accept_S5-D90-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9686#havocProcedureENTRY_accept_S5 [3046] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 9687#L720_accept_S5 [3297] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 9995#L721_accept_S5 [3884] L721_accept_S5-->L722_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 9815#L722_accept_S5 [3140] L722_accept_S5-->L723_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 9816#L723_accept_S5 [3206] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 9895#L724_accept_S5 [3794] L724_accept_S5-->L725_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 9348#L725_accept_S5 [2843] L725_accept_S5-->L726_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 9349#L726_accept_S5 [2848] L726_accept_S5-->L727_accept_S5: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 9354#L727_accept_S5 [3282] L727_accept_S5-->L728_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9978#L728_accept_S5 [3941] L728_accept_S5-->L729_accept_S5: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 10154#L729_accept_S5 [3488] L729_accept_S5-->L730_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 9639#L730_accept_S5 [3020] L730_accept_S5-->L731_accept_S5: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 9480#L731_accept_S5 [2911] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 9481#L732_accept_S5 [3894] L732_accept_S5-->L733_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 9470#L733_accept_S5 [2904] L733_accept_S5-->L734_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 9334#L734_accept_S5 [2835] L734_accept_S5-->L735_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 9335#L735_accept_S5 [2986] L735_accept_S5-->L736_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 9590#L736_accept_S5 [3097] L736_accept_S5-->L737_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 9761#L737_accept_S5 [3126] L737_accept_S5-->L738_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 8934#L738_accept_S5 [2670] L738_accept_S5-->L739_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8936#L739_accept_S5 [3526] L739_accept_S5-->L740_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 9709#L740_accept_S5 [3063] L740_accept_S5-->L741_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 9710#L741_accept_S5 [3165] L741_accept_S5-->L742_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 9845#L742_accept_S5 [3460] L742_accept_S5-->L743_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 9463#L743_accept_S5 [2901] L743_accept_S5-->L744_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 9464#L744_accept_S5 [3656] L744_accept_S5-->L745_accept_S5: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 9827#L745_accept_S5 [3152] L745_accept_S5-->L746_accept_S5: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 9828#L746_accept_S5 [3652] L746_accept_S5-->L747_accept_S5: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 10139#L747_accept_S5 [3465] L747_accept_S5-->L748_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 10140#L748_accept_S5 [3980] L748_accept_S5-->L749_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 10381#L749_accept_S5 [4070] L749_accept_S5-->L750_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10370#L750_accept_S5 [3936] L750_accept_S5-->L751_accept_S5: Formula: (= v_meta.local_metadata.out_port_91 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_91}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 9447#L751_accept_S5 [2895] L751_accept_S5-->L752_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 9448#L752_accept_S5 [3556] L752_accept_S5-->L753_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 10193#L753_accept_S5 [3819] L753_accept_S5-->L754_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 10202#L754_accept_S5 [3569] L754_accept_S5-->L755_accept_S5: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 10089#L755_accept_S5 [3415] L755_accept_S5-->L756_accept_S5: Formula: (not v_hdr.dfsTag.valid_17)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 9560#L756_accept_S5 [2965] L756_accept_S5-->L757_accept_S5: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 9244#L757_accept_S5 [2795] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 9245#L758_accept_S5 [3877] L758_accept_S5-->L759_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 9645#L759_accept_S5 [3023] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 9054#L760_accept_S5 [2718] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_21) (< v_hdr.dfsTag.pkt_v1_par_21 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[] 9055#L761_accept_S5 [3953] L761_accept_S5-->L762_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 9003#L762_accept_S5 [2696] L762_accept_S5-->L763_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (< v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 9004#L763_accept_S5 [2863] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 9387#L764_accept_S5 [3121] L764_accept_S5-->L765_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 9790#L765_accept_S5 [3802] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 9930#L766_accept_S5 [3234] L766_accept_S5-->L767_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_13))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 9931#L767_accept_S5 [3370] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 9666#L768_accept_S5 [3037] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (< v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 9667#L769_accept_S5 [4013] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 10243#L770_accept_S5 [3636] L770_accept_S5-->L771_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_13))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 10244#L771_accept_S5 [4042] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 9408#L772_accept_S5 [2876] L772_accept_S5-->L773_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 9409#L773_accept_S5 [3371] L773_accept_S5-->L774_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10027#L774_accept_S5 [3336] L774_accept_S5-->L775_accept_S5: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 10021#L775_accept_S5 [3330] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 10022#L776_accept_S5 [3749] L776_accept_S5-->L777_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 10208#L777_accept_S5 [3578] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 10209#L778_accept_S5 [3976] L778_accept_S5-->L779_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_12) (< v_hdr.ff_tags.shortest_path_12 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 10344#L779_accept_S5 [3845] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 9049#L780_accept_S5 [2716] L780_accept_S5-->L781_accept_S5: Formula: (and (< v_hdr.ff_tags.path_length_30 256) (<= 0 v_hdr.ff_tags.path_length_30))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[] 9050#L781_accept_S5 [3496] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 10162#L782_accept_S5 [3514] L782_accept_S5-->L783_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 10171#L783_accept_S5 [3542] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 9573#L784_accept_S5 [2973] L784_accept_S5-->L785_accept_S5: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 9574#L785_accept_S5 [3074] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 9035#L786_accept_S5 [2713] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 9036#L787_accept_S5 [3215] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 9905#L788_accept_S5 [3279] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 9958#L789_accept_S5 [3262] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 9902#L790_accept_S5 [3212] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 9903#L791_accept_S5 [3901] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 10362#L792_accept_S5 [3950] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_24}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 10376#L793_accept_S5 [3983] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 9419#L794_accept_S5 [2882] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 9420#L795_accept_S5 [3457] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 9432#L796_accept_S5 [2887] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 9379#L797_accept_S5 [2858] L797_accept_S5-->L798_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 9380#L798_accept_S5 [2899] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 9457#L799_accept_S5 [3497] L799_accept_S5-->L800_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 9767#L800_accept_S5 [3100] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 9065#L801_accept_S5 [2723] L801_accept_S5-->L802_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 9066#L802_accept_S5 [3180] L802_accept_S5-->L803_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 9866#L803_accept_S5 [3994] L803_accept_S5-->L804_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 8937#L804_accept_S5 [2671] L804_accept_S5-->L805_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 8938#L805_accept_S5 [3354] L805_accept_S5-->L806_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 10031#L806_accept_S5 [3342] L806_accept_S5-->L807_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 10032#L807_accept_S5 [3947] L807_accept_S5-->L808_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 10304#L808_accept_S5 [3742] L808_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 10133#havocProcedureFINAL_accept_S5 [3454] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10134#havocProcedureEXIT_accept_S5 >[4335] havocProcedureEXIT_accept_S5-->L870-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9424#L870-D192 [2884] L870-D192-->L870_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9425#L870_accept_S5 [3827] L870_accept_S5-->L870_accept_S5-D138: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9688#L870_accept_S5-D138 [3047] L870_accept_S5-D138-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9320#_parser_ParserImplENTRY_accept_S5 [4099] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D78: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10309#_parser_ParserImplENTRY_accept_S5-D78 [3758] _parser_ParserImplENTRY_accept_S5-D78-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10291#startENTRY_accept_S5 [3717] startENTRY_accept_S5-->L944_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 9681#L944_accept_S5 [3043] L944_accept_S5-->L945_accept_S5: Formula: v_hdr.dfsTag.valid_25  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 9682#L945_accept_S5 [3866] L945_accept_S5-->L946_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 10350#L946_accept_S5 [4022] L946_accept_S5-->L947_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_39 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 9319#L947_accept_S5 [2831] L947_accept_S5-->L948_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9321#L948_accept_S5 [3895] L948_accept_S5-->L948_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10359#L948_accept_S5-D162 [4017] L948_accept_S5-D162-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10355#acceptFINAL_accept_S5 [3881] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9364#acceptEXIT_accept_S5 >[4211] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9365#startFINAL-D324 [3725] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10223#startFINAL_accept_S5 [3602] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9551#startEXIT_accept_S5 >[4573] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9552#_parser_ParserImplFINAL-D240 [4095] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9941#_parser_ParserImplFINAL_accept_S5 [3244] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9942#_parser_ParserImplEXIT_accept_S5 >[4611] _parser_ParserImplEXIT_accept_S5-->L871-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10311#L871-D318 [3798] L871-D318-->L871_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10141#L871_accept_S5 [3470] L871_accept_S5-->L871_accept_S5-D165: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10142#L871_accept_S5-D165 [3963] L871_accept_S5-D165-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10373#verifyChecksumFINAL_accept_S5 [3942] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10374#verifyChecksumEXIT_accept_S5 >[4334] verifyChecksumEXIT_accept_S5-->L872-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9762#L872-D315 [3098] L872-D315-->L872_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8922#L872_accept_S5 [4078] L872_accept_S5-->L872_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9881#L872_accept_S5-D57 [3189] L872_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9882#ingressENTRY_accept_S5 [4048] ingressENTRY_accept_S5-->L816_accept_S5: Formula: v_hdr.dfsTag.valid_20  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  AuxVars[]  AssignedVars[] 10348#L816_accept_S5 [3860] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 8921#L817_accept_S5 [2665] L817_accept_S5-->L817_accept_S5-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8923#L817_accept_S5-D45 [3243] L817_accept_S5-D45-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9940#default_route_0.applyENTRY_accept_S5 [3917] default_route_0.applyENTRY_accept_S5-->L672_accept_S5: Formula: (not (= v_default_route_0.action_run_16 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_16}  OutVars{default_route_0.action_run=v_default_route_0.action_run_16}  AuxVars[]  AssignedVars[] 9026#L672_accept_S5 [2707] L672_accept_S5-->L672-1_accept_S5: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_24))  InVars {default_route_0.action_run=v_default_route_0.action_run_24}  OutVars{default_route_0.action_run=v_default_route_0.action_run_24}  AuxVars[]  AssignedVars[] 9027#L672-1_accept_S5 [3639] L672-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10245#default_route_0.applyEXIT_accept_S5 >[4229] default_route_0.applyEXIT_accept_S5-->L817-1-D258: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9530#L817-1-D258 [2944] L817-1-D258-->L817-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9531#L817-1_accept_S5 [3519] L817-1_accept_S5-->L852_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_121 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_121}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_121}  AuxVars[]  AssignedVars[] 9809#L852_accept_S5 [3138] L852_accept_S5-->L862_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_51 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_51}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_51}  AuxVars[]  AssignedVars[] 8967#L862_accept_S5 [2969] L862_accept_S5-->L862_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9565#L862_accept_S5-D117 [3509] L862_accept_S5-D117-->set_out_port_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8966#set_out_port_0.applyENTRY_accept_S5 [2683] set_out_port_0.applyENTRY_accept_S5-->L934_accept_S5: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_20}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_20}  AuxVars[]  AssignedVars[] 8969#L934_accept_S5 [3847] L934_accept_S5-->L934-1_accept_S5: Formula: (not (= v_set_out_port_0.action_run_26 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_26}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_26}  AuxVars[]  AssignedVars[] 9022#L934-1_accept_S5 [3821] L934-1_accept_S5-->set_out_port_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9732#set_out_port_0.applyEXIT_accept_S5 >[4602] set_out_port_0.applyEXIT_accept_S5-->L862-1-D348: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8992#L862-1-D348 [2691] L862-1-D348-->L862-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8993#L862-1_accept_S5 [3034] L862-1_accept_S5-->L862-1_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9640#L862-1_accept_S5-D129 [3021] L862-1_accept_S5-D129-->fwd_pkt_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9641#fwd_pkt_0.applyENTRY_accept_S5 [4001] fwd_pkt_0.applyENTRY_accept_S5-->L712_accept_S5: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_18))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  AuxVars[]  AssignedVars[] 10320#L712_accept_S5 [3785] L712_accept_S5-->L712-1_accept_S5: Formula: (not (= v_fwd_pkt_0.action_run_24 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  AuxVars[]  AssignedVars[] 9252#L712-1_accept_S5 [2938] L712-1_accept_S5-->fwd_pkt_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9518#fwd_pkt_0.applyEXIT_accept_S5 >[4466] fwd_pkt_0.applyEXIT_accept_S5-->L815-D279: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9750#L815-D279 [3589] L815-D279-->L815_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9230#L815_accept_S5 [3299] L815_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9998#ingressEXIT_accept_S5 >[4500] ingressEXIT_accept_S5-->L873-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10249#L873-D291 [3645] L873-D291-->L873_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9834#L873_accept_S5 [3270] L873_accept_S5-->L873_accept_S5-D87: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9833#L873_accept_S5-D87 [3162] L873_accept_S5-D87-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9835#egressFINAL_accept_S5 [3945] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10217#egressEXIT_accept_S5 >[4469] egressEXIT_accept_S5-->L874-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9659#L874-D339 [3032] L874-D339-->L874_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9024#L874_accept_S5 [3782] L874_accept_S5-->L874_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9023#L874_accept_S5-D102 [2708] L874_accept_S5-D102-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9025#computeChecksumFINAL_accept_S5 [2984] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9586#computeChecksumEXIT_accept_S5 >[4175] computeChecksumEXIT_accept_S5-->L875-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8947#L875-D216 [2676] L875-D216-->L875_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8949#L875_accept_S5 [3278] L875_accept_S5-->L876-1_accept_S5: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 9469#L876-1_accept_S5 [2935] L876-1_accept_S5-->L880_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_144 v_meta.local_metadata.pkt_par_41))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_0] 9516#L880_accept_S5 [3868] L880_accept_S5-->L881_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_66 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 9483#L881_accept_S5 [2913] L881_accept_S5-->L882_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 9398#L882_accept_S5 [2869] L882_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_145 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and .cse0 (not v__p4ltl_3_7))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  AuxVars[]  AssignedVars[_p4ltl_3] 9315#mainFINAL_accept_S5 [2830] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9316#mainEXIT_accept_S5 >[4455] mainEXIT_accept_S5-->L888-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9166#L888-1-D273 [2759] L888-1-D273-->L888-1_accept_S5: Formula: (and (or v__p4ltl_3_9 v__p4ltl_2_9) v_hdr.dfsTag.valid_27)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 9168#L888-1_accept_S5 
[2023-02-06 18:46:59,272 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:46:59,272 INFO  L85        PathProgramCache]: Analyzing trace with hash 1996140322, now seen corresponding path program 1 times
[2023-02-06 18:46:59,272 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:46:59,272 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1935817140]
[2023-02-06 18:46:59,272 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:46:59,273 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:46:59,286 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,332 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:46:59,338 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,405 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:46:59,409 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,421 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:46:59,423 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,429 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:46:59,430 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,431 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:46:59,432 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,432 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:46:59,433 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,442 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:46:59,444 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,458 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 18:46:59,459 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,465 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-02-06 18:46:59,466 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,472 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-02-06 18:46:59,473 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,475 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 18:46:59,476 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,477 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 18:46:59,478 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,480 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 173
[2023-02-06 18:46:59,489 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,501 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:46:59,505 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,512 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:46:59,513 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,514 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:46:59,515 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,516 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:46:59,517 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,518 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:46:59,518 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,519 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:46:59,521 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,523 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 18:46:59,523 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,524 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-02-06 18:46:59,525 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,526 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-02-06 18:46:59,526 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,527 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 18:46:59,528 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,529 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 18:46:59,529 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:46:59,531 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:46:59,531 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:46:59,531 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1935817140]
[2023-02-06 18:46:59,531 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1935817140] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:46:59,531 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:46:59,531 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-02-06 18:46:59,532 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1946683869]
[2023-02-06 18:46:59,532 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:46:59,532 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:46:59,532 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:46:59,532 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-02-06 18:46:59,533 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=43, Invalid=89, Unknown=0, NotChecked=0, Total=132
[2023-02-06 18:46:59,533 INFO  L87              Difference]: Start difference. First operand 1504 states and 1656 transitions. cyclomatic complexity: 155 Second operand  has 12 states, 12 states have (on average 24.5) internal successors, (294), 4 states have internal predecessors, (294), 4 states have call successors, (25), 9 states have call predecessors, (25), 4 states have return successors, (24), 4 states have call predecessors, (24), 4 states have call successors, (24)
[2023-02-06 18:47:02,838 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:47:02,838 INFO  L93              Difference]: Finished difference Result 2571 states and 3399 transitions.
[2023-02-06 18:47:02,838 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 27 states. 
[2023-02-06 18:47:02,838 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2571 states and 3399 transitions.
[2023-02-06 18:47:02,845 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 18:47:02,854 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2571 states to 2571 states and 3399 transitions.
[2023-02-06 18:47:02,855 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 856
[2023-02-06 18:47:02,855 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 856
[2023-02-06 18:47:02,856 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2571 states and 3399 transitions.
[2023-02-06 18:47:02,860 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:47:02,860 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2571 states and 3399 transitions.
[2023-02-06 18:47:02,862 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2571 states and 3399 transitions.
[2023-02-06 18:47:02,885 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2571 to 1564.
[2023-02-06 18:47:02,887 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1564 states, 1170 states have (on average 1.12991452991453) internal successors, (1322), 1170 states have internal predecessors, (1322), 187 states have call successors, (187), 187 states have call predecessors, (187), 207 states have return successors, (207), 207 states have call predecessors, (207), 186 states have call successors, (207)
[2023-02-06 18:47:02,889 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1564 states to 1564 states and 1716 transitions.
[2023-02-06 18:47:02,890 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1564 states and 1716 transitions.
[2023-02-06 18:47:02,890 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1564 states and 1716 transitions.
[2023-02-06 18:47:02,890 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-02-06 18:47:02,890 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1564 states and 1716 transitions.
[2023-02-06 18:47:02,893 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:47:02,893 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:47:02,893 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:47:02,895 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:02,895 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:02,897 INFO  L752   eck$LassoCheckResult]: Stem: 14011#ULTIMATE.startENTRY_NONWA [2801] ULTIMATE.startENTRY_NONWA-->L888-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14096#L888-1_T1_init [3339] L888-1_T1_init-->L888_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13768#L888_T1_init [3547] L888_T1_init-->L888_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14830#L888_T1_init-D59 [3284] L888_T1_init-D59-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13859#mainENTRY_T1_init [3949] mainENTRY_T1_init-->mainENTRY_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14348#mainENTRY_T1_init-D89 [2931] mainENTRY_T1_init-D89-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14349#havocProcedureENTRY_T1_init [3064] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 14555#L720_T1_init [3293] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 14843#L721_T1_init [3508] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 15023#L722_T1_init [3550] L722_T1_init-->L723_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 15046#L723_T1_init [3705] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14636#L724_T1_init [3122] L724_T1_init-->L725_T1_init: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14489#L725_T1_init [3024] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14490#L726_T1_init [3560] L726_T1_init-->L727_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 15052#L727_T1_init [3968] L727_T1_init-->L728_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14216#L728_T1_init [2856] L728_T1_init-->L729_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 14217#L729_T1_init [3286] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14803#L730_T1_init [3256] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 14047#L731_T1_init [2776] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14048#L732_T1_init [3014] L732_T1_init-->L733_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14473#L733_T1_init [3600] L733_T1_init-->L734_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_14) (< v_standard_metadata.deq_timedelta_14 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[] 14701#L734_T1_init [3170] L734_T1_init-->L735_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14702#L735_T1_init [3572] L735_T1_init-->L736_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 14367#L736_T1_init [2942] L736_T1_init-->L737_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14368#L737_T1_init [4018] L737_T1_init-->L738_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 15000#L738_T1_init [3474] L738_T1_init-->L739_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 15001#L739_T1_init [3671] L739_T1_init-->L740_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 14543#L740_T1_init [3053] L740_T1_init-->L741_T1_init: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14544#L741_T1_init [3445] L741_T1_init-->L742_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14883#L742_T1_init [3341] L742_T1_init-->L743_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14633#L743_T1_init [3120] L743_T1_init-->L744_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 14634#L744_T1_init [3806] L744_T1_init-->L745_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 14853#L745_T1_init [3300] L745_T1_init-->L746_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 14724#L746_T1_init [3187] L746_T1_init-->L747_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 14354#L747_T1_init [2934] L747_T1_init-->L748_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 14355#L748_T1_init [3776] L748_T1_init-->L749_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 15170#L749_T1_init [3748] L749_T1_init-->L750_T1_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 14419#L750_T1_init [2979] L750_T1_init-->L751_T1_init: Formula: (= v_meta.local_metadata.out_port_92 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_92}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 14420#L751_T1_init [3124] L751_T1_init-->L752_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 14638#L752_T1_init [3643] L752_T1_init-->L753_T1_init: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 15107#L753_T1_init [3902] L753_T1_init-->L754_T1_init: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 15130#L754_T1_init [3681] L754_T1_init-->L755_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 13983#L755_T1_init [2750] L755_T1_init-->L756_T1_init: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 13984#L756_T1_init [3446] L756_T1_init-->L757_T1_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 14980#L757_T1_init [3580] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 15067#L758_T1_init [3642] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 13931#L759_T1_init [2730] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 13932#L760_T1_init [3833] L760_T1_init-->L761_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_18) (< v_hdr.dfsTag.pkt_v1_par_18 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[] 14816#L761_T1_init [3267] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 14817#L762_T1_init [3421] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_11))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 14950#L763_T1_init [3507] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 14808#L764_T1_init [3263] L764_T1_init-->L765_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_14) (< v_hdr.dfsTag.pkt_v2_par_14 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 14809#L765_T1_init [3479] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 13945#L766_T1_init [2735] L766_T1_init-->L767_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_14 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_14))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[] 13946#L767_T1_init [3321] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 13995#L768_T1_init [2754] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 13996#L769_T1_init [3777] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 14826#L770_T1_init [3281] L770_T1_init-->L771_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_14) (< v_hdr.dfsTag.pkt_v4_curr_14 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 14350#L771_T1_init [2932] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 14351#L772_T1_init [3978] L772_T1_init-->L773_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 15175#L773_T1_init [3766] L773_T1_init-->L774_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 14449#L774_T1_init [3000] L774_T1_init-->L775_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 14093#L775_T1_init [2799] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 14094#L776_T1_init [2929] L776_T1_init-->L777_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 14157#L777_T1_init [2829] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 14158#L778_T1_init [3295] L778_T1_init-->L779_T1_init: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 14845#L779_T1_init [3993] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 14760#L780_T1_init [3224] L780_T1_init-->L781_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 14761#L781_T1_init [3623] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 14648#L782_T1_init [3131] L782_T1_init-->L783_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_12 2) (<= 0 v_hdr.ff_tags.is_edge_12))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[] 14311#L783_T1_init [2905] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 14312#L784_T1_init [3599] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_17) (< v_hdr.ff_tags.dfs_start_17 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 14897#L785_T1_init [3350] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 14135#L786_T1_init [2822] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 14136#L787_T1_init [3200] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 14735#L788_T1_init [3326] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 14870#L789_T1_init [3521] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 14592#L790_T1_init [3090] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 14564#L791_T1_init [3071] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 14565#L792_T1_init [4098] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_25}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 14077#L793_T1_init [2791] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 14078#L794_T1_init [3915] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 14491#L795_T1_init [3025] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 14492#L796_T1_init [3737] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 13858#L797_T1_init [2703] L797_T1_init-->L798_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 13860#L798_T1_init [2744] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 13972#L799_T1_init [3016] L799_T1_init-->L800_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 13988#L800_T1_init [2753] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 13989#L801_T1_init [3006] L801_T1_init-->L802_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 14462#L802_T1_init [3792] L802_T1_init-->L803_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 15114#L803_T1_init [3661] L803_T1_init-->L804_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 15115#L804_T1_init [3795] L804_T1_init-->L805_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 14541#L805_T1_init [3052] L805_T1_init-->L806_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 14542#L806_T1_init [3979] L806_T1_init-->L807_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 15031#L807_T1_init [3525] L807_T1_init-->L808_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 14800#L808_T1_init [3255] L808_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 14801#havocProcedureFINAL_T1_init [4086] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13963#havocProcedureEXIT_T1_init >[4385] havocProcedureEXIT_T1_init-->L870-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13964#L870-D191 [3684] L870-D191-->L870_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14089#L870_T1_init [3738] L870_T1_init-->L870_T1_init-D137: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14929#L870_T1_init-D137 [3388] L870_T1_init-D137-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14571#_parser_ParserImplENTRY_T1_init [3096] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D77: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14604#_parser_ParserImplENTRY_T1_init-D77 [3419] _parser_ParserImplENTRY_T1_init-D77-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14949#startENTRY_T1_init [3486] startENTRY_T1_init-->L944_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 15009#L944_T1_init [3753] L944_T1_init-->L945_T1_init: Formula: v_hdr.dfsTag.valid_26  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_26}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 14733#L945_T1_init [3196] L945_T1_init-->L946_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 14570#L946_T1_init [3075] L946_T1_init-->L947_T1_init: Formula: (= v_meta.local_metadata.pkt_par_37 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 14572#L947_T1_init [3522] L947_T1_init-->L948_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 14255#L948_T1_init [4036] L948_T1_init-->L948_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14361#L948_T1_init-D161 [2939] L948_T1_init-D161-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14254#acceptFINAL_T1_init [2880] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14256#acceptEXIT_T1_init >[4300] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15154#startFINAL-D323 [3720] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15069#startFINAL_T1_init [3584] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14649#startEXIT_T1_init >[4121] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14088#_parser_ParserImplFINAL-D239 [2797] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14090#_parser_ParserImplFINAL_T1_init [3411] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14616#_parser_ParserImplEXIT_T1_init >[4180] _parser_ParserImplEXIT_T1_init-->L871-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14617#L871-D317 [3592] L871-D317-->L871_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14486#L871_T1_init [3690] L871_T1_init-->L871_T1_init-D164: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14866#L871_T1_init-D164 [3322] L871_T1_init-D164-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14485#verifyChecksumFINAL_T1_init [3022] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14487#verifyChecksumEXIT_T1_init >[4365] verifyChecksumEXIT_T1_init-->L872-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14203#L872-D314 [2851] L872-D314-->L872_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13850#L872_T1_init [3213] L872_T1_init-->L872_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14750#L872_T1_init-D56 [3678] L872_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15064#ingressENTRY_T1_init [3576] ingressENTRY_T1_init-->L816_T1_init: Formula: v_hdr.dfsTag.valid_18  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  AuxVars[]  AssignedVars[] 15057#L816_T1_init [3565] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.pkt_start_28 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  AuxVars[]  AssignedVars[] 14819#L817_T1_init [3271] L817_T1_init-->L817_T1_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14820#L817_T1_init-D44 [3331] L817_T1_init-D44-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14871#default_route_0.applyENTRY_T1_init [3328] default_route_0.applyENTRY_T1_init-->L672_T1_init: Formula: (not (= v_default_route_0.action_run_20 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_20}  OutVars{default_route_0.action_run=v_default_route_0.action_run_20}  AuxVars[]  AssignedVars[] 14872#L672_T1_init [3392] L672_T1_init-->L672-1_T1_init: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_26))  InVars {default_route_0.action_run=v_default_route_0.action_run_26}  OutVars{default_route_0.action_run=v_default_route_0.action_run_26}  AuxVars[]  AssignedVars[] 14854#L672-1_T1_init [4102] L672-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15116#default_route_0.applyEXIT_T1_init >[4515] default_route_0.applyEXIT_T1_init-->L817-1-D257: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14656#L817-1-D257 [3136] L817-1-D257-->L817-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14657#L817-1_T1_init [3320] L817-1_T1_init-->L852_T1_init: Formula: (not (= v_meta.local_metadata.out_port_133 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  AuxVars[]  AssignedVars[] 13863#L852_T1_init [4065] L852_T1_init-->L862_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_47 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  AuxVars[]  AssignedVars[] 13901#L862_T1_init [3005] L862_T1_init-->L862_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14458#L862_T1_init-D116 [3324] L862_T1_init-D116-->set_out_port_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14868#set_out_port_0.applyENTRY_T1_init [3905] set_out_port_0.applyENTRY_T1_init-->L934_T1_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_16))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_16}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_16}  AuxVars[]  AssignedVars[] 14992#L934_T1_init [3464] L934_T1_init-->L934-1_T1_init: Formula: (not (= v_set_out_port_0.action_run_18 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_18}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_18}  AuxVars[]  AssignedVars[] 13902#L934-1_T1_init [3026] L934-1_T1_init-->set_out_port_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14493#set_out_port_0.applyEXIT_T1_init >[4380] set_out_port_0.applyEXIT_T1_init-->L862-1-D347: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15117#L862-1-D347 [3662] L862-1-D347-->L862-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13904#L862-1_T1_init [3772] L862-1_T1_init-->L862-1_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13903#L862-1_T1_init-D128 [2722] L862-1_T1_init-D128-->fwd_pkt_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13905#fwd_pkt_0.applyENTRY_T1_init [3677] fwd_pkt_0.applyENTRY_T1_init-->L712_T1_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_20))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  AuxVars[]  AssignedVars[] 15129#L712_T1_init [3927] L712_T1_init-->L712-1_T1_init: Formula: (not (= v_fwd_pkt_0.action_run_26 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  AuxVars[]  AssignedVars[] 13979#L712-1_T1_init [3072] L712-1_T1_init-->fwd_pkt_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14795#fwd_pkt_0.applyEXIT_T1_init >[4304] fwd_pkt_0.applyEXIT_T1_init-->L815-D278: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14796#L815-D278 [3752] L815-D278-->L815_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14557#L815_T1_init [3687] L815_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14964#ingressEXIT_T1_init >[4574] ingressEXIT_T1_init-->L873-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14965#L873-D290 [2667] L873-D290-->L873_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14832#L873_T1_init [3932] L873_T1_init-->L873_T1_init-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15238#L873_T1_init-D86 [2833] L873_T1_init-D86-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14831#egressFINAL_T1_init [3285] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14833#egressEXIT_T1_init >[4622] egressEXIT_T1_init-->L874-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15230#L874-D338 [3814] L874-D338-->L874_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15223#L874_T1_init [3691] L874_T1_init-->L874_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15289#L874_T1_init-D101 [3669] L874_T1_init-D101-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15222#computeChecksumFINAL_T1_init [3888] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15224#computeChecksumEXIT_T1_init >[4567] computeChecksumEXIT_T1_init-->L875-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14052#L875-D215 [2779] L875-D215-->L875_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14053#L875_T1_init [2785] L875_T1_init-->L877_T1_init: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 14067#L877_T1_init [3616] L877_T1_init-->L876-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 15091#L876-1_T1_init [3797] L876-1_T1_init-->L880_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_147 v_meta.local_metadata.pkt_par_44))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and v__p4ltl_0_8 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 14379#L880_T1_init [2951] L880_T1_init-->L881_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_68 0))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 14380#L881_T1_init [4087] L881_T1_init-->L882_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_6 (not .cse0)) (and (not v__p4ltl_2_6) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 13950#L882_T1_init [2738] L882_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_146 0))) (or (and (not v__p4ltl_3_8) .cse0) (and v__p4ltl_3_8 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  AuxVars[]  AssignedVars[_p4ltl_3] 13951#mainFINAL_T1_init [3809] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15191#mainEXIT_T1_init >[4505] mainEXIT_T1_init-->L888-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15080#L888-1-D272 [3604] L888-1-D272-->L888-1_T0_S2: Formula: (and v__p4ltl_1_9 (or v__p4ltl_3_11 v__p4ltl_2_11) v_hdr.dfsTag.valid_29 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 14977#L888-1_T0_S2 [3759] L888-1_T0_S2-->L888_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14061#L888_T0_S2 [3346] L888_T0_S2-->L888_T0_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14893#L888_T0_S2-D58 [3478] L888_T0_S2-D58-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13760#mainENTRY_T0_S2 [2806] mainENTRY_T0_S2-->mainENTRY_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14102#mainENTRY_T0_S2-D88 [2896] mainENTRY_T0_S2-D88-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14289#havocProcedureENTRY_T0_S2 [3310] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 14416#L720_T0_S2 [2977] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 14417#L721_T0_S2 [3710] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14993#L722_T0_S2 [3461] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 14546#L723_T0_S2 [3055] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.egress_spec_25 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_25}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14547#L724_T0_S2 [3591] L724_T0_S2-->L725_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_25)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_25}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14752#L725_T0_S2 [3218] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14548#L726_T0_S2 [3057] L726_T0_S2-->L727_T0_S2: Formula: (and (< v_standard_metadata.instance_type_11 4294967296) (<= 0 v_standard_metadata.instance_type_11))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_11}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[] 14549#L727_T0_S2 [3775] L727_T0_S2-->L728_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14804#L728_T0_S2 [3260] L728_T0_S2-->L729_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 14805#L729_T0_S2 [3462] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14994#L730_T0_S2 [3712] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 14148#L731_T0_S2 [2826] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14149#L732_T0_S2 [3226] L732_T0_S2-->L733_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14763#L733_T0_S2 [3733] L733_T0_S2-->L734_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 14707#L734_T0_S2 [3177] L734_T0_S2-->L735_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14054#L735_T0_S2 [2778] L735_T0_S2-->L736_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 14055#L736_T0_S2 [3885] L736_T0_S2-->L737_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14856#L737_T0_S2 [3305] L737_T0_S2-->L738_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 14857#L738_T0_S2 [3585] L738_T0_S2-->L739_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14917#L739_T0_S2 [3379] L739_T0_S2-->L740_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 14918#L740_T0_S2 [3597] L740_T0_S2-->L741_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14280#L741_T0_S2 [2892] L741_T0_S2-->L742_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14281#L742_T0_S2 [3899] L742_T0_S2-->L743_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 15227#L743_T0_S2 [4044] L743_T0_S2-->L744_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 14584#L744_T0_S2 [3084] L744_T0_S2-->L745_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 14585#L745_T0_S2 [4007] L745_T0_S2-->L746_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 14848#L746_T0_S2 [3298] L746_T0_S2-->L747_T0_S2: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 14849#L747_T0_S2 [3635] L747_T0_S2-->L748_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 14471#L748_T0_S2 [3013] L748_T0_S2-->L749_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_33 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 14472#L749_T0_S2 [4041] L749_T0_S2-->L750_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 15237#L750_T0_S2 [3924] L750_T0_S2-->L751_T0_S2: Formula: (= v_meta.local_metadata.out_port_93 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_93}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 15159#L751_T0_S2 [3726] L751_T0_S2-->L752_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 15112#L752_T0_S2 [3651] L752_T0_S2-->L753_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 15113#L753_T0_S2 [3668] L753_T0_S2-->L754_T0_S2: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 14456#L754_T0_S2 [3004] L754_T0_S2-->L755_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 14457#L755_T0_S2 [3558] L755_T0_S2-->L756_T0_S2: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 14894#L756_T0_S2 [3347] L756_T0_S2-->L757_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 14889#L757_T0_S2 [3345] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 14243#L758_T0_S2 [2873] L758_T0_S2-->L759_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 14244#L759_T0_S2 [3093] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 14601#L760_T0_S2 [3458] L760_T0_S2-->L761_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 14027#L761_T0_S2 [2766] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 14028#L762_T0_S2 [4090] L762_T0_S2-->L763_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_10))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 14802#L763_T0_S2 [3254] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 13835#L764_T0_S2 [2692] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 13836#L765_T0_S2 [3969] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 15239#L766_T0_S2 [3934] L766_T0_S2-->L767_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_12))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 15156#L767_T0_S2 [3722] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 14981#L768_T0_S2 [3447] L768_T0_S2-->L769_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 14397#L769_T0_S2 [2963] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 14398#L770_T0_S2 [3214] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (< v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 14683#L771_T0_S2 [3161] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 14684#L772_T0_S2 [3730] L772_T0_S2-->L773_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_13))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 15161#L773_T0_S2 [3768] L773_T0_S2-->L774_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 15028#L774_T0_S2 [3520] L774_T0_S2-->L775_T0_S2: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 15029#L775_T0_S2 [4081] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 15245#L776_T0_S2 [3943] L776_T0_S2-->L777_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (< v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 15200#L777_T0_S2 [3828] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 13958#L778_T0_S2 [2740] L778_T0_S2-->L779_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 13959#L779_T0_S2 [3019] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 14481#L780_T0_S2 [3252] L780_T0_S2-->L781_T0_S2: Formula: (and (< v_hdr.ff_tags.path_length_33 256) (<= 0 v_hdr.ff_tags.path_length_33))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 14454#L781_T0_S2 [3002] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 14455#L782_T0_S2 [3865] L782_T0_S2-->L783_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (< v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 15106#L783_T0_S2 [3640] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 14957#L784_T0_S2 [3426] L784_T0_S2-->L785_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_20) (< v_hdr.ff_tags.dfs_start_20 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[] 13786#L785_T0_S2 [2674] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 13787#L786_T0_S2 [4063] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 15263#L787_T0_S2 [4024] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 15264#L788_T0_S2 [4082] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 15220#L789_T0_S2 [3886] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 13965#L790_T0_S2 [2741] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 13966#L791_T0_S2 [3751] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 14068#L792_T0_S2 [2784] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_26}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 13817#L793_T0_S2 [2684] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 13818#L794_T0_S2 [2689] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 13832#L795_T0_S2 [3788] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 14835#L796_T0_S2 [3289] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 14836#L797_T0_S2 [3778] L797_T0_S2-->L798_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 14388#L798_T0_S2 [2956] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 14389#L799_T0_S2 [2964] L799_T0_S2-->L800_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 14399#L800_T0_S2 [3171] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 14580#L801_T0_S2 [3080] L801_T0_S2-->L802_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 14182#L802_T0_S2 [2838] L802_T0_S2-->L803_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 14183#L803_T0_S2 [2983] L803_T0_S2-->L804_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 14429#L804_T0_S2 [3118] L804_T0_S2-->L805_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 13759#L805_T0_S2 [2664] L805_T0_S2-->L806_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 13761#L806_T0_S2 [3493] L806_T0_S2-->L807_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 14534#L807_T0_S2 [3048] L807_T0_S2-->L808_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 14535#L808_T0_S2 [3424] L808_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 14953#havocProcedureFINAL_T0_S2 [4060] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15193#havocProcedureEXIT_T0_S2 >[4328] havocProcedureEXIT_T0_S2-->L870-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15194#L870-D190 [4021] L870-D190-->L870_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14665#L870_T0_S2 [4038] L870_T0_S2-->L870_T0_S2-D136: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14742#L870_T0_S2-D136 [3207] L870_T0_S2-D136-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13991#_parser_ParserImplENTRY_T0_S2 [3146] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D76: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14229#_parser_ParserImplENTRY_T0_S2-D76 [2864] _parser_ParserImplENTRY_T0_S2-D76-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14230#startENTRY_T0_S2 [3455] startENTRY_T0_S2-->L944_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 14431#L944_T0_S2 [2985] L944_T0_S2-->L945_T0_S2: Formula: v_hdr.dfsTag.valid_24  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 14432#L945_T0_S2 [3027] L945_T0_S2-->L946_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 14494#L946_T0_S2 [3517] L946_T0_S2-->L947_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_38 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 14986#L947_T0_S2 [3452] L947_T0_S2-->L948_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 14023#L948_T0_S2 [2890] L948_T0_S2-->L948_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14276#L948_T0_S2-D160 [3450] L948_T0_S2-D160-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14392#acceptFINAL_T0_S2 [2957] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14022#acceptEXIT_T0_S2 >[4465] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13990#startFINAL-D322 [2752] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13992#startFINAL_T0_S2 [3489] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14840#startEXIT_T0_S2 >[4170] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14841#_parser_ParserImplFINAL-D238 [3789] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15187#_parser_ParserImplFINAL_T0_S2 [3909] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15215#_parser_ParserImplEXIT_T0_S2 >[4309] _parser_ParserImplEXIT_T0_S2-->L871-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14792#L871-D316 [3247] L871-D316-->L871_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14793#L871_T0_S2 [3864] L871_T0_S2-->L871_T0_S2-D163: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14909#L871_T0_S2-D163 [3363] L871_T0_S2-D163-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14910#verifyChecksumFINAL_T0_S2 [3686] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15136#verifyChecksumEXIT_T0_S2 >[4207] verifyChecksumEXIT_T0_S2-->L872-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15249#L872-D313 [4035] L872-D313-->L872_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13781#L872_T0_S2 [3511] L872_T0_S2-->L872_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14536#L872_T0_S2-D55 [3050] L872_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14436#ingressENTRY_T0_S2 [2988] ingressENTRY_T0_S2-->L816_T0_S2: Formula: v_hdr.dfsTag.valid_22  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[] 14424#L816_T0_S2 [2981] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_26 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  AuxVars[]  AssignedVars[] 13986#L817_T0_S2 [2925] L817_T0_S2-->L817_T0_S2-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13985#L817_T0_S2-D43 [2751] L817_T0_S2-D43-->default_route_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13987#default_route_0.applyENTRY_T0_S2 [3702] default_route_0.applyENTRY_T0_S2-->L672_T0_S2: Formula: (not (= v_default_route_0.action_run_18 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_18}  OutVars{default_route_0.action_run=v_default_route_0.action_run_18}  AuxVars[]  AssignedVars[] 15030#L672_T0_S2 [3524] L672_T0_S2-->L672-1_T0_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_22))  InVars {default_route_0.action_run=v_default_route_0.action_run_22}  OutVars{default_route_0.action_run=v_default_route_0.action_run_22}  AuxVars[]  AssignedVars[] 14212#L672-1_T0_S2 [3468] L672-1_T0_S2-->default_route_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14005#default_route_0.applyEXIT_T0_S2 >[4382] default_route_0.applyEXIT_T0_S2-->L817-1-D256: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14006#L817-1-D256 [3967] L817-1-D256-->L817-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15095#L817-1_T0_S2 [3626] L817-1_T0_S2-->L852_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_105 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  AuxVars[]  AssignedVars[] 13782#L852_T0_S2 [2764] L852_T0_S2-->L862_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_53 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  AuxVars[]  AssignedVars[] 14021#L862_T0_S2 [3198] L862_T0_S2-->L862_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14698#L862_T0_S2-D115 [3168] L862_T0_S2-D115-->set_out_port_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14699#set_out_port_0.applyENTRY_T0_S2 [3989] set_out_port_0.applyENTRY_T0_S2-->L934_T0_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_24))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_24}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_24}  AuxVars[]  AssignedVars[] 15255#L934_T0_S2 [4032] L934_T0_S2-->L934-1_T0_S2: Formula: (not (= v_set_out_port_0.action_run_22 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_22}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_22}  AuxVars[]  AssignedVars[] 14814#L934-1_T0_S2 [3315] L934-1_T0_S2-->set_out_port_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14862#set_out_port_0.applyEXIT_T0_S2 >[4413] set_out_port_0.applyEXIT_T0_S2-->L862-1-D346: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14223#L862-1-D346 [2860] L862-1-D346-->L862-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13841#L862-1_T0_S2 [3076] L862-1_T0_S2-->L862-1_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14575#L862-1_T0_S2-D127 [3117] L862-1_T0_S2-D127-->fwd_pkt_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14631#fwd_pkt_0.applyENTRY_T0_S2 [3575] fwd_pkt_0.applyENTRY_T0_S2-->L712_T0_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_16))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  AuxVars[]  AssignedVars[] 13840#L712_T0_S2 [2695] L712_T0_S2-->L712-1_T0_S2: Formula: (not (= v_fwd_pkt_0.action_run_22 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  AuxVars[]  AssignedVars[] 13843#L712-1_T0_S2 [3356] L712-1_T0_S2-->fwd_pkt_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15273#fwd_pkt_0.applyEXIT_T0_S2 >[4159] fwd_pkt_0.applyEXIT_T0_S2-->L815-D277: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15256#L815-D277 [3992] L815-D277-->L815_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14945#L815_T0_S2 [3416] L815_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14901#ingressEXIT_T0_S2 >[4554] ingressEXIT_T0_S2-->L873-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14772#L873-D289 [3229] L873-D289-->L873_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13838#L873_T0_S2 [3272] L873_T0_S2-->L873_T0_S2-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14095#L873_T0_S2-D85 [2798] L873_T0_S2-D85-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13837#egressFINAL_T0_S2 [2693] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13839#egressEXIT_T0_S2 >[4278] egressEXIT_T0_S2-->L874-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14060#L874-D337 [2783] L874-D337-->L874_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14062#L874_T0_S2 [3631] L874_T0_S2-->L874_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14766#L874_T0_S2-D100 [3228] L874_T0_S2-D100-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14767#computeChecksumFINAL_T0_S2 [3355] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14902#computeChecksumEXIT_T0_S2 >[4274] computeChecksumEXIT_T0_S2-->L875-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14982#L875-D214 [3906] L875-D214-->L875_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14357#L875_T0_S2 [2936] L875_T0_S2-->L877_T0_S2: Formula: (not v_forward_32)  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 14153#L877_T0_S2 [2828] L877_T0_S2-->L876-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 14154#L876-1_T0_S2 [3482] L876-1_T0_S2-->L880_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_143 v_meta.local_metadata.pkt_par_40))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 15008#L880_T0_S2 [3546] L880_T0_S2-->L881_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_67 0))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 14688#L881_T0_S2 [3164] L881_T0_S2-->L882_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_45 0))) (or (and (not v__p4ltl_2_8) .cse0) (and v__p4ltl_2_8 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_2] 14689#L882_T0_S2 [3280] L882_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_142 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  AuxVars[]  AssignedVars[_p4ltl_3] 14393#mainFINAL_T0_S2 [2959] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14394#mainEXIT_T0_S2 >[4607] mainEXIT_T0_S2-->L888-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14976#L888-1-D271 [3443] L888-1-D271-->L888-1_accept_S5: Formula: (and (not v__p4ltl_0_11) v_hdr.dfsTag.valid_31 (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[] 14012#L888-1_accept_S5 
[2023-02-06 18:47:02,898 INFO  L754   eck$LassoCheckResult]: Loop: 14012#L888-1_accept_S5 [3153] L888-1_accept_S5-->L888_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13789#L888_accept_S5 [3805] L888_accept_S5-->L888_accept_S5-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15032#L888_accept_S5-D60 [3527] L888_accept_S5-D60-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13776#mainENTRY_accept_S5 [3683] mainENTRY_accept_S5-->mainENTRY_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15134#mainENTRY_accept_S5-D90 [3867] mainENTRY_accept_S5-D90-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14530#havocProcedureENTRY_accept_S5 [3046] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 14531#L720_accept_S5 [3297] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 14847#L721_accept_S5 [3884] L721_accept_S5-->L722_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14658#L722_accept_S5 [3140] L722_accept_S5-->L723_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 14659#L723_accept_S5 [3206] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14740#L724_accept_S5 [3794] L724_accept_S5-->L725_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14188#L725_accept_S5 [2843] L725_accept_S5-->L726_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14189#L726_accept_S5 [2848] L726_accept_S5-->L727_accept_S5: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 14194#L727_accept_S5 [3282] L727_accept_S5-->L728_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14828#L728_accept_S5 [3941] L728_accept_S5-->L729_accept_S5: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 15010#L729_accept_S5 [3488] L729_accept_S5-->L730_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14482#L730_accept_S5 [3020] L730_accept_S5-->L731_accept_S5: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 14320#L731_accept_S5 [2911] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14321#L732_accept_S5 [3894] L732_accept_S5-->L733_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14310#L733_accept_S5 [2904] L733_accept_S5-->L734_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 14174#L734_accept_S5 [2835] L734_accept_S5-->L735_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14175#L735_accept_S5 [2986] L735_accept_S5-->L736_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 14430#L736_accept_S5 [3097] L736_accept_S5-->L737_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14606#L737_accept_S5 [3126] L737_accept_S5-->L738_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 13775#L738_accept_S5 [2670] L738_accept_S5-->L739_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 13777#L739_accept_S5 [3526] L739_accept_S5-->L740_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 14552#L740_accept_S5 [3063] L740_accept_S5-->L741_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14553#L741_accept_S5 [3165] L741_accept_S5-->L742_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14690#L742_accept_S5 [3460] L742_accept_S5-->L743_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14303#L743_accept_S5 [2901] L743_accept_S5-->L744_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 14304#L744_accept_S5 [3656] L744_accept_S5-->L745_accept_S5: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 14672#L745_accept_S5 [3152] L745_accept_S5-->L746_accept_S5: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 14673#L746_accept_S5 [3652] L746_accept_S5-->L747_accept_S5: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 14995#L747_accept_S5 [3465] L747_accept_S5-->L748_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 14996#L748_accept_S5 [3980] L748_accept_S5-->L749_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 15253#L749_accept_S5 [4070] L749_accept_S5-->L750_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 15240#L750_accept_S5 [3936] L750_accept_S5-->L751_accept_S5: Formula: (= v_meta.local_metadata.out_port_91 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_91}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 14287#L751_accept_S5 [2895] L751_accept_S5-->L752_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 14288#L752_accept_S5 [3556] L752_accept_S5-->L753_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 15050#L753_accept_S5 [3819] L753_accept_S5-->L754_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 15059#L754_accept_S5 [3569] L754_accept_S5-->L755_accept_S5: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 14944#L755_accept_S5 [3415] L755_accept_S5-->L756_accept_S5: Formula: (not v_hdr.dfsTag.valid_17)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 14400#L756_accept_S5 [2965] L756_accept_S5-->L757_accept_S5: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 14082#L757_accept_S5 [2795] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 14083#L758_accept_S5 [3877] L758_accept_S5-->L759_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 14488#L759_accept_S5 [3023] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 13892#L760_accept_S5 [2718] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_21) (< v_hdr.dfsTag.pkt_v1_par_21 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[] 13893#L761_accept_S5 [3953] L761_accept_S5-->L762_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 13844#L762_accept_S5 [2696] L762_accept_S5-->L763_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (< v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 13845#L763_accept_S5 [2863] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 14227#L764_accept_S5 [3121] L764_accept_S5-->L765_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 14635#L765_accept_S5 [3802] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 14778#L766_accept_S5 [3234] L766_accept_S5-->L767_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_13))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 14779#L767_accept_S5 [3370] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 14510#L768_accept_S5 [3037] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (< v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 14511#L769_accept_S5 [4013] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 15103#L770_accept_S5 [3636] L770_accept_S5-->L771_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_13))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 15104#L771_accept_S5 [4042] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 14248#L772_accept_S5 [2876] L772_accept_S5-->L773_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 14249#L773_accept_S5 [3371] L773_accept_S5-->L774_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 14880#L774_accept_S5 [3336] L774_accept_S5-->L775_accept_S5: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 14873#L775_accept_S5 [3330] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 14874#L776_accept_S5 [3749] L776_accept_S5-->L777_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 15065#L777_accept_S5 [3578] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 15066#L778_accept_S5 [3976] L778_accept_S5-->L779_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_12) (< v_hdr.ff_tags.shortest_path_12 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 15208#L779_accept_S5 [3845] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 13887#L780_accept_S5 [2716] L780_accept_S5-->L781_accept_S5: Formula: (and (< v_hdr.ff_tags.path_length_30 256) (<= 0 v_hdr.ff_tags.path_length_30))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[] 13888#L781_accept_S5 [3496] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 15018#L782_accept_S5 [3514] L782_accept_S5-->L783_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 15027#L783_accept_S5 [3542] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 14412#L784_accept_S5 [2973] L784_accept_S5-->L785_accept_S5: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 14413#L785_accept_S5 [3074] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 13876#L786_accept_S5 [2713] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 13877#L787_accept_S5 [3215] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 14751#L788_accept_S5 [3279] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 14807#L789_accept_S5 [3262] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 14748#L790_accept_S5 [3212] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 14749#L791_accept_S5 [3901] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 15228#L792_accept_S5 [3950] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_24}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 15248#L793_accept_S5 [3983] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 14259#L794_accept_S5 [2882] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 14260#L795_accept_S5 [3457] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 14272#L796_accept_S5 [2887] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 14218#L797_accept_S5 [2858] L797_accept_S5-->L798_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 14219#L798_accept_S5 [2899] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 14297#L799_accept_S5 [3497] L799_accept_S5-->L800_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 14608#L800_accept_S5 [3100] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 13906#L801_accept_S5 [2723] L801_accept_S5-->L802_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 13907#L802_accept_S5 [3180] L802_accept_S5-->L803_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 14711#L803_accept_S5 [3994] L803_accept_S5-->L804_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 13778#L804_accept_S5 [2671] L804_accept_S5-->L805_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 13779#L805_accept_S5 [3354] L805_accept_S5-->L806_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 14884#L806_accept_S5 [3342] L806_accept_S5-->L807_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 14885#L807_accept_S5 [3947] L807_accept_S5-->L808_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 15166#L808_accept_S5 [3742] L808_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 14987#havocProcedureFINAL_accept_S5 [3454] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14988#havocProcedureEXIT_accept_S5 >[4335] havocProcedureEXIT_accept_S5-->L870-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14264#L870-D192 [2884] L870-D192-->L870_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14265#L870_accept_S5 [3827] L870_accept_S5-->L870_accept_S5-D138: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14532#L870_accept_S5-D138 [3047] L870_accept_S5-D138-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14160#_parser_ParserImplENTRY_accept_S5 [4099] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D78: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15171#_parser_ParserImplENTRY_accept_S5-D78 [3758] _parser_ParserImplENTRY_accept_S5-D78-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15153#startENTRY_accept_S5 [3717] startENTRY_accept_S5-->L944_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 14525#L944_accept_S5 [3043] L944_accept_S5-->L945_accept_S5: Formula: v_hdr.dfsTag.valid_25  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 14526#L945_accept_S5 [3866] L945_accept_S5-->L946_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 15214#L946_accept_S5 [4022] L946_accept_S5-->L947_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_39 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 14159#L947_accept_S5 [2831] L947_accept_S5-->L948_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 14161#L948_accept_S5 [3895] L948_accept_S5-->L948_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15225#L948_accept_S5-D162 [4017] L948_accept_S5-D162-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15219#acceptFINAL_accept_S5 [3881] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14204#acceptEXIT_accept_S5 >[4211] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14205#startFINAL-D324 [3725] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15079#startFINAL_accept_S5 [3602] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14390#startEXIT_accept_S5 >[4573] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14391#_parser_ParserImplFINAL-D240 [4095] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14789#_parser_ParserImplFINAL_accept_S5 [3244] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14790#_parser_ParserImplEXIT_accept_S5 >[4611] _parser_ParserImplEXIT_accept_S5-->L871-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15173#L871-D318 [3798] L871-D318-->L871_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14997#L871_accept_S5 [3470] L871_accept_S5-->L871_accept_S5-D165: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14998#L871_accept_S5-D165 [3963] L871_accept_S5-D165-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15243#verifyChecksumFINAL_accept_S5 [3942] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15244#verifyChecksumEXIT_accept_S5 >[4334] verifyChecksumEXIT_accept_S5-->L872-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14607#L872-D315 [3098] L872-D315-->L872_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13763#L872_accept_S5 [4078] L872_accept_S5-->L872_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14726#L872_accept_S5-D57 [3189] L872_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14727#ingressENTRY_accept_S5 [4048] ingressENTRY_accept_S5-->L816_accept_S5: Formula: v_hdr.dfsTag.valid_20  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  AuxVars[]  AssignedVars[] 15212#L816_accept_S5 [3860] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 13762#L817_accept_S5 [2665] L817_accept_S5-->L817_accept_S5-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13764#L817_accept_S5-D45 [3243] L817_accept_S5-D45-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14788#default_route_0.applyENTRY_accept_S5 [3917] default_route_0.applyENTRY_accept_S5-->L672_accept_S5: Formula: (not (= v_default_route_0.action_run_16 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_16}  OutVars{default_route_0.action_run=v_default_route_0.action_run_16}  AuxVars[]  AssignedVars[] 13864#L672_accept_S5 [2707] L672_accept_S5-->L672-1_accept_S5: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_24))  InVars {default_route_0.action_run=v_default_route_0.action_run_24}  OutVars{default_route_0.action_run=v_default_route_0.action_run_24}  AuxVars[]  AssignedVars[] 13865#L672-1_accept_S5 [3639] L672-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15105#default_route_0.applyEXIT_accept_S5 >[4229] default_route_0.applyEXIT_accept_S5-->L817-1-D258: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14370#L817-1-D258 [2944] L817-1-D258-->L817-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14371#L817-1_accept_S5 [3519] L817-1_accept_S5-->L852_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_121 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_121}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_121}  AuxVars[]  AssignedVars[] 14654#L852_accept_S5 [3138] L852_accept_S5-->L862_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_51 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_51}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_51}  AuxVars[]  AssignedVars[] 13808#L862_accept_S5 [2969] L862_accept_S5-->L862_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14405#L862_accept_S5-D117 [3509] L862_accept_S5-D117-->set_out_port_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13807#set_out_port_0.applyENTRY_accept_S5 [2683] set_out_port_0.applyENTRY_accept_S5-->L934_accept_S5: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_20}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_20}  AuxVars[]  AssignedVars[] 13810#L934_accept_S5 [3847] L934_accept_S5-->L934-1_accept_S5: Formula: (not (= v_set_out_port_0.action_run_26 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_26}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_26}  AuxVars[]  AssignedVars[] 13861#L934-1_accept_S5 [3821] L934-1_accept_S5-->set_out_port_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14576#set_out_port_0.applyEXIT_accept_S5 >[4602] set_out_port_0.applyEXIT_accept_S5-->L862-1-D348: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13833#L862-1-D348 [2691] L862-1-D348-->L862-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13834#L862-1_accept_S5 [3034] L862-1_accept_S5-->L862-1_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14483#L862-1_accept_S5-D129 [3021] L862-1_accept_S5-D129-->fwd_pkt_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14484#fwd_pkt_0.applyENTRY_accept_S5 [4001] fwd_pkt_0.applyENTRY_accept_S5-->L712_accept_S5: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_18))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  AuxVars[]  AssignedVars[] 15184#L712_accept_S5 [3785] L712_accept_S5-->L712-1_accept_S5: Formula: (not (= v_fwd_pkt_0.action_run_24 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  AuxVars[]  AssignedVars[] 14460#L712-1_accept_S5 [2938] L712-1_accept_S5-->fwd_pkt_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14594#fwd_pkt_0.applyEXIT_accept_S5 >[4466] fwd_pkt_0.applyEXIT_accept_S5-->L815-D279: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14595#L815-D279 [3589] L815-D279-->L815_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14073#L815_accept_S5 [3299] L815_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14850#ingressEXIT_accept_S5 >[4500] ingressEXIT_accept_S5-->L873-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15109#L873-D291 [3645] L873-D291-->L873_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15110#L873_accept_S5 [3270] L873_accept_S5-->L873_accept_S5-D87: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15294#L873_accept_S5-D87 [3162] L873_accept_S5-D87-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15246#egressFINAL_accept_S5 [3945] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15247#egressEXIT_accept_S5 >[4469] egressEXIT_accept_S5-->L874-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15293#L874-D339 [3032] L874-D339-->L874_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13869#L874_accept_S5 [3782] L874_accept_S5-->L874_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13868#L874_accept_S5-D102 [2708] L874_accept_S5-D102-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13870#computeChecksumFINAL_accept_S5 [2984] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15101#computeChecksumEXIT_accept_S5 >[4175] computeChecksumEXIT_accept_S5-->L875-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15102#L875-D216 [2676] L875-D216-->L875_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14825#L875_accept_S5 [3277] L875_accept_S5-->L877_accept_S5: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 14308#L877_accept_S5 [2903] L877_accept_S5-->L876-1_accept_S5: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 14309#L876-1_accept_S5 [2935] L876-1_accept_S5-->L880_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_144 v_meta.local_metadata.pkt_par_41))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_0] 14356#L880_accept_S5 [3868] L880_accept_S5-->L881_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_66 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 14323#L881_accept_S5 [2913] L881_accept_S5-->L882_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 14238#L882_accept_S5 [2869] L882_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_145 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and .cse0 (not v__p4ltl_3_7))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  AuxVars[]  AssignedVars[_p4ltl_3] 14155#mainFINAL_accept_S5 [2830] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14156#mainEXIT_accept_S5 >[4455] mainEXIT_accept_S5-->L888-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14010#L888-1-D273 [2759] L888-1-D273-->L888-1_accept_S5: Formula: (and (or v__p4ltl_3_9 v__p4ltl_2_9) v_hdr.dfsTag.valid_27)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 14012#L888-1_accept_S5 
[2023-02-06 18:47:02,899 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:47:02,899 INFO  L85        PathProgramCache]: Analyzing trace with hash -1107322714, now seen corresponding path program 1 times
[2023-02-06 18:47:02,899 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:47:02,899 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1423932861]
[2023-02-06 18:47:02,899 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:47:02,899 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:47:02,920 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,008 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:47:03,015 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,055 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:03,058 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,064 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:47:03,065 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,068 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:03,069 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,069 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:47:03,070 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,070 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:47:03,070 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,076 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:47:03,077 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,081 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 18:47:03,082 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,085 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-02-06 18:47:03,085 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,090 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-02-06 18:47:03,091 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,092 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 18:47:03,093 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,094 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 18:47:03,095 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,097 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 174
[2023-02-06 18:47:03,107 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,130 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:03,135 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,151 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:47:03,153 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,155 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:03,156 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,157 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:47:03,157 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,160 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:47:03,161 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,162 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:47:03,164 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,172 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 18:47:03,173 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,175 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-02-06 18:47:03,176 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,177 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-02-06 18:47:03,178 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,179 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 18:47:03,180 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,181 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 18:47:03,182 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:03,183 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:47:03,184 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:47:03,184 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1423932861]
[2023-02-06 18:47:03,184 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1423932861] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:47:03,184 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:47:03,184 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [14] imperfect sequences [] total 14
[2023-02-06 18:47:03,184 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [32033630]
[2023-02-06 18:47:03,184 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:47:03,185 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:47:03,185 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:47:03,185 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-02-06 18:47:03,185 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=44, Invalid=138, Unknown=0, NotChecked=0, Total=182
[2023-02-06 18:47:03,185 INFO  L87              Difference]: Start difference. First operand 1564 states and 1716 transitions. cyclomatic complexity: 155 Second operand  has 14 states, 14 states have (on average 21.142857142857142) internal successors, (296), 7 states have internal predecessors, (296), 6 states have call successors, (25), 9 states have call predecessors, (25), 5 states have return successors, (24), 6 states have call predecessors, (24), 6 states have call successors, (24)
[2023-02-06 18:47:10,782 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:47:10,783 INFO  L93              Difference]: Finished difference Result 4599 states and 5661 transitions.
[2023-02-06 18:47:10,783 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 71 states. 
[2023-02-06 18:47:10,783 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 4599 states and 5661 transitions.
[2023-02-06 18:47:10,794 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2023-02-06 18:47:10,808 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 4599 states to 4599 states and 5661 transitions.
[2023-02-06 18:47:10,808 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1532
[2023-02-06 18:47:10,809 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1532
[2023-02-06 18:47:10,809 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 4599 states and 5661 transitions.
[2023-02-06 18:47:10,813 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:47:10,814 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 4599 states and 5661 transitions.
[2023-02-06 18:47:10,815 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 4599 states and 5661 transitions.
[2023-02-06 18:47:10,847 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 4599 to 1834.
[2023-02-06 18:47:10,848 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1834 states, 1359 states have (on average 1.1383370125091978) internal successors, (1547), 1365 states have internal predecessors, (1547), 220 states have call successors, (220), 220 states have call predecessors, (220), 255 states have return successors, (258), 249 states have call predecessors, (258), 219 states have call successors, (258)
[2023-02-06 18:47:10,850 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1834 states to 1834 states and 2025 transitions.
[2023-02-06 18:47:10,850 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1834 states and 2025 transitions.
[2023-02-06 18:47:10,850 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1834 states and 2025 transitions.
[2023-02-06 18:47:10,850 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-02-06 18:47:10,850 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1834 states and 2025 transitions.
[2023-02-06 18:47:10,853 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:47:10,853 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:47:10,853 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:47:10,854 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:10,854 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:10,857 INFO  L752   eck$LassoCheckResult]: Stem: 21068#ULTIMATE.startENTRY_NONWA [2801] ULTIMATE.startENTRY_NONWA-->L888-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21155#L888-1_T1_init [3339] L888-1_T1_init-->L888_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20824#L888_T1_init [3547] L888_T1_init-->L888_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21931#L888_T1_init-D59 [3284] L888_T1_init-D59-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20915#mainENTRY_T1_init [3949] mainENTRY_T1_init-->mainENTRY_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21421#mainENTRY_T1_init-D89 [2931] mainENTRY_T1_init-D89-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21422#havocProcedureENTRY_T1_init [3064] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 21639#L720_T1_init [3293] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 21941#L721_T1_init [3508] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 22147#L722_T1_init [3550] L722_T1_init-->L723_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 22174#L723_T1_init [3705] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 21724#L724_T1_init [3122] L724_T1_init-->L725_T1_init: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 21568#L725_T1_init [3024] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 21569#L726_T1_init [3560] L726_T1_init-->L727_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 22180#L727_T1_init [3968] L727_T1_init-->L728_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 21280#L728_T1_init [2856] L728_T1_init-->L729_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 21281#L729_T1_init [3286] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 21901#L730_T1_init [3256] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 21105#L731_T1_init [2776] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 21106#L732_T1_init [3014] L732_T1_init-->L733_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 21554#L733_T1_init [3600] L733_T1_init-->L734_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_14) (< v_standard_metadata.deq_timedelta_14 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[] 21793#L734_T1_init [3170] L734_T1_init-->L735_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 21794#L735_T1_init [3572] L735_T1_init-->L736_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 21442#L736_T1_init [2942] L736_T1_init-->L737_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 21443#L737_T1_init [4018] L737_T1_init-->L738_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 22120#L738_T1_init [3474] L738_T1_init-->L739_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 22121#L739_T1_init [3671] L739_T1_init-->L740_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 21625#L740_T1_init [3053] L740_T1_init-->L741_T1_init: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 21626#L741_T1_init [3445] L741_T1_init-->L742_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 21991#L742_T1_init [3341] L742_T1_init-->L743_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 21721#L743_T1_init [3120] L743_T1_init-->L744_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 21722#L744_T1_init [3806] L744_T1_init-->L745_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 21951#L745_T1_init [3300] L745_T1_init-->L746_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 21818#L746_T1_init [3187] L746_T1_init-->L747_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 21427#L747_T1_init [2934] L747_T1_init-->L748_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 21428#L748_T1_init [3776] L748_T1_init-->L749_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 22329#L749_T1_init [3748] L749_T1_init-->L750_T1_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 21494#L750_T1_init [2979] L750_T1_init-->L751_T1_init: Formula: (= v_meta.local_metadata.out_port_92 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_92}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 21495#L751_T1_init [3124] L751_T1_init-->L752_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 21726#L752_T1_init [3643] L752_T1_init-->L753_T1_init: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 22247#L753_T1_init [3902] L753_T1_init-->L754_T1_init: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 22280#L754_T1_init [3681] L754_T1_init-->L755_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 21040#L755_T1_init [2750] L755_T1_init-->L756_T1_init: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 21041#L756_T1_init [3446] L756_T1_init-->L757_T1_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 22095#L757_T1_init [3580] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 22197#L758_T1_init [3642] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 20983#L759_T1_init [2730] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 20984#L760_T1_init [3833] L760_T1_init-->L761_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_18) (< v_hdr.dfsTag.pkt_v1_par_18 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[] 21914#L761_T1_init [3267] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 21915#L762_T1_init [3421] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_11))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 22066#L763_T1_init [3507] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 21907#L764_T1_init [3263] L764_T1_init-->L765_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_14) (< v_hdr.dfsTag.pkt_v2_par_14 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 21908#L765_T1_init [3479] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 20998#L766_T1_init [2735] L766_T1_init-->L767_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_14 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_14))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[] 20999#L767_T1_init [3321] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 21052#L768_T1_init [2754] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 21053#L769_T1_init [3777] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 21925#L770_T1_init [3281] L770_T1_init-->L771_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_14) (< v_hdr.dfsTag.pkt_v4_curr_14 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 21423#L771_T1_init [2932] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 21424#L772_T1_init [3978] L772_T1_init-->L773_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 22334#L773_T1_init [3766] L773_T1_init-->L774_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 21525#L774_T1_init [3000] L774_T1_init-->L775_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 21150#L775_T1_init [2799] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 21151#L776_T1_init [2929] L776_T1_init-->L777_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 21215#L777_T1_init [2829] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 21216#L778_T1_init [3295] L778_T1_init-->L779_T1_init: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 21942#L779_T1_init [3993] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 21857#L780_T1_init [3224] L780_T1_init-->L781_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 21858#L781_T1_init [3623] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 21736#L782_T1_init [3131] L782_T1_init-->L783_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_12 2) (<= 0 v_hdr.ff_tags.is_edge_12))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[] 21381#L783_T1_init [2905] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 21382#L784_T1_init [3599] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_17) (< v_hdr.ff_tags.dfs_start_17 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 22004#L785_T1_init [3350] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 21195#L786_T1_init [2822] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 21196#L787_T1_init [3200] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 21828#L788_T1_init [3326] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 21975#L789_T1_init [3521] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 21677#L790_T1_init [3090] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 21650#L791_T1_init [3071] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 21651#L792_T1_init [4098] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_25}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 21136#L793_T1_init [2791] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 21137#L794_T1_init [3915] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 21570#L795_T1_init [3025] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 21571#L796_T1_init [3737] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 20914#L797_T1_init [2703] L797_T1_init-->L798_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 20916#L798_T1_init [2744] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 21032#L799_T1_init [3016] L799_T1_init-->L800_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 21045#L800_T1_init [2753] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 21046#L801_T1_init [3006] L801_T1_init-->L802_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 21539#L802_T1_init [3792] L802_T1_init-->L803_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 22255#L803_T1_init [3661] L803_T1_init-->L804_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 22256#L804_T1_init [3795] L804_T1_init-->L805_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 21623#L805_T1_init [3052] L805_T1_init-->L806_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 21624#L806_T1_init [3979] L806_T1_init-->L807_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 22156#L807_T1_init [3525] L807_T1_init-->L808_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 21898#L808_T1_init [3255] L808_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 21899#havocProcedureFINAL_T1_init [4086] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21021#havocProcedureEXIT_T1_init >[4385] havocProcedureEXIT_T1_init-->L870-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21022#L870-D191 [3684] L870-D191-->L870_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21148#L870_T1_init [3738] L870_T1_init-->L870_T1_init-D137: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22037#L870_T1_init-D137 [3388] L870_T1_init-D137-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21656#_parser_ParserImplENTRY_T1_init [3096] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D77: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21693#_parser_ParserImplENTRY_T1_init-D77 [3419] _parser_ParserImplENTRY_T1_init-D77-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22065#startENTRY_T1_init [3486] startENTRY_T1_init-->L944_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 22128#L944_T1_init [3753] L944_T1_init-->L945_T1_init: Formula: v_hdr.dfsTag.valid_26  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_26}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 21826#L945_T1_init [3196] L945_T1_init-->L946_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 21655#L946_T1_init [3075] L946_T1_init-->L947_T1_init: Formula: (= v_meta.local_metadata.pkt_par_37 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 21657#L947_T1_init [3522] L947_T1_init-->L948_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 21323#L948_T1_init [4036] L948_T1_init-->L948_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21435#L948_T1_init-D161 [2939] L948_T1_init-D161-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21322#acceptFINAL_T1_init [2880] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21324#acceptEXIT_T1_init >[4300] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22306#startFINAL-D323 [3720] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22200#startFINAL_T1_init [3584] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21737#startEXIT_T1_init >[4121] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21147#_parser_ParserImplFINAL-D239 [2797] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21149#_parser_ParserImplFINAL_T1_init [3411] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21707#_parser_ParserImplEXIT_T1_init >[4180] _parser_ParserImplEXIT_T1_init-->L871-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21708#L871-D317 [3592] L871-D317-->L871_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21565#L871_T1_init [3690] L871_T1_init-->L871_T1_init-D164: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21971#L871_T1_init-D164 [3322] L871_T1_init-D164-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21564#verifyChecksumFINAL_T1_init [3022] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21566#verifyChecksumEXIT_T1_init >[4365] verifyChecksumEXIT_T1_init-->L872-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21267#L872-D314 [2851] L872-D314-->L872_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20906#L872_T1_init [3213] L872_T1_init-->L872_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21844#L872_T1_init-D56 [3678] L872_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22194#ingressENTRY_T1_init [3576] ingressENTRY_T1_init-->L816_T1_init: Formula: v_hdr.dfsTag.valid_18  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  AuxVars[]  AssignedVars[] 22185#L816_T1_init [3566] L816_T1_init-->L823_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_29 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[] 20905#L823_T1_init [2699] L823_T1_init-->L823-1_T1_init: Formula: (not (= v_meta.local_metadata.pkt_curr_39 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_39}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_39}  AuxVars[]  AssignedVars[] 20907#L823-1_T1_init [3614] L823-1_T1_init-->L823-1_T1_init-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22123#L823-1_T1_init-D125 [3477] L823-1_T1_init-D125-->_curr_eq_ingress.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22124#_curr_eq_ingress.applyENTRY_T1_init [3594] _curr_eq_ingress.applyENTRY_T1_init-->L437_T1_init: Formula: (not (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_20))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_20}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_20}  AuxVars[]  AssignedVars[] 22023#L437_T1_init [3377] L437_T1_init-->L437-1_T1_init: Formula: (not (= v__curr_eq_ingress.action_run_24 _curr_eq_ingress.action.NoAction_24))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_24}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_24}  AuxVars[]  AssignedVars[] 22024#L437-1_T1_init [4029] L437-1_T1_init-->_curr_eq_ingress.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21294#_curr_eq_ingress.applyEXIT_T1_init >[4354] _curr_eq_ingress.applyEXIT_T1_init-->L826-D326: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21026#L826-D326 [2742] L826-D326-->L826_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21027#L826_T1_init [3251] L826_T1_init-->L827_T1_init: Formula: (not (= 5 v_meta.local_metadata.out_port_115))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_115}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_115}  AuxVars[]  AssignedVars[] 21633#L827_T1_init [3059] L827_T1_init-->L830_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_57 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_57}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_57}  AuxVars[]  AssignedVars[] 21514#L830_T1_init [4097] L830_T1_init-->L852_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_61 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_61}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_61}  AuxVars[]  AssignedVars[] 20918#L852_T1_init [4065] L852_T1_init-->L862_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_47 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  AuxVars[]  AssignedVars[] 20955#L862_T1_init [3005] L862_T1_init-->L862_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21535#L862_T1_init-D116 [3324] L862_T1_init-D116-->set_out_port_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21973#set_out_port_0.applyENTRY_T1_init [3905] set_out_port_0.applyENTRY_T1_init-->L934_T1_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_16))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_16}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_16}  AuxVars[]  AssignedVars[] 22108#L934_T1_init [3464] L934_T1_init-->L934-1_T1_init: Formula: (not (= v_set_out_port_0.action_run_18 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_18}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_18}  AuxVars[]  AssignedVars[] 20956#L934-1_T1_init [3026] L934-1_T1_init-->set_out_port_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21572#set_out_port_0.applyEXIT_T1_init >[4380] set_out_port_0.applyEXIT_T1_init-->L862-1-D347: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22261#L862-1-D347 [3662] L862-1-D347-->L862-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20961#L862-1_T1_init [3772] L862-1_T1_init-->L862-1_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20960#L862-1_T1_init-D128 [2722] L862-1_T1_init-D128-->fwd_pkt_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20962#fwd_pkt_0.applyENTRY_T1_init [3677] fwd_pkt_0.applyENTRY_T1_init-->L712_T1_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_20))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  AuxVars[]  AssignedVars[] 22276#L712_T1_init [3927] L712_T1_init-->L712-1_T1_init: Formula: (not (= v_fwd_pkt_0.action_run_26 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  AuxVars[]  AssignedVars[] 21035#L712-1_T1_init [3072] L712-1_T1_init-->fwd_pkt_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21893#fwd_pkt_0.applyEXIT_T1_init >[4304] fwd_pkt_0.applyEXIT_T1_init-->L815-D278: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21894#L815-D278 [3752] L815-D278-->L815_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21641#L815_T1_init [3687] L815_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22080#ingressEXIT_T1_init >[4574] ingressEXIT_T1_init-->L873-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20823#L873-D290 [2667] L873-D290-->L873_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20825#L873_T1_init [3932] L873_T1_init-->L873_T1_init-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21228#L873_T1_init-D86 [2833] L873_T1_init-D86-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21229#egressFINAL_T1_init [3285] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21930#egressEXIT_T1_init >[4622] egressEXIT_T1_init-->L874-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22368#L874-D338 [3814] L874-D338-->L874_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22269#L874_T1_init [3691] L874_T1_init-->L874_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22268#L874_T1_init-D101 [3669] L874_T1_init-D101-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22270#computeChecksumFINAL_T1_init [3888] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22405#computeChecksumEXIT_T1_init >[4567] computeChecksumEXIT_T1_init-->L875-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21110#L875-D215 [2779] L875-D215-->L875_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21111#L875_T1_init [2785] L875_T1_init-->L877_T1_init: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 21124#L877_T1_init [3616] L877_T1_init-->L876-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 22224#L876-1_T1_init [3797] L876-1_T1_init-->L880_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_147 v_meta.local_metadata.pkt_par_44))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and v__p4ltl_0_8 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 21455#L880_T1_init [2951] L880_T1_init-->L881_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_68 0))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 21456#L881_T1_init [4087] L881_T1_init-->L882_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_6 (not .cse0)) (and (not v__p4ltl_2_6) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 21006#L882_T1_init [2738] L882_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_146 0))) (or (and (not v__p4ltl_3_8) .cse0) (and v__p4ltl_3_8 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  AuxVars[]  AssignedVars[_p4ltl_3] 21007#mainFINAL_T1_init [3809] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22361#mainEXIT_T1_init >[4505] mainEXIT_T1_init-->L888-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22210#L888-1-D272 [3604] L888-1-D272-->L888-1_T0_S2: Formula: (and v__p4ltl_1_9 (or v__p4ltl_3_11 v__p4ltl_2_11) v_hdr.dfsTag.valid_29 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 22092#L888-1_T0_S2 [3759] L888-1_T0_S2-->L888_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21120#L888_T0_S2 [3346] L888_T0_S2-->L888_T0_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22001#L888_T0_S2-D58 [3478] L888_T0_S2-D58-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20816#mainENTRY_T0_S2 [2806] mainENTRY_T0_S2-->mainENTRY_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21162#mainENTRY_T0_S2-D88 [2896] mainENTRY_T0_S2-D88-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21359#havocProcedureENTRY_T0_S2 [3310] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 21491#L720_T0_S2 [2977] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 21492#L721_T0_S2 [3710] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 22109#L722_T0_S2 [3461] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 21629#L723_T0_S2 [3055] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.egress_spec_25 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_25}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 21630#L724_T0_S2 [3591] L724_T0_S2-->L725_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_25)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_25}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 21846#L725_T0_S2 [3218] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 21631#L726_T0_S2 [3057] L726_T0_S2-->L727_T0_S2: Formula: (and (< v_standard_metadata.instance_type_11 4294967296) (<= 0 v_standard_metadata.instance_type_11))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_11}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[] 21632#L727_T0_S2 [3775] L727_T0_S2-->L728_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 21902#L728_T0_S2 [3260] L728_T0_S2-->L729_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 21903#L729_T0_S2 [3462] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 22110#L730_T0_S2 [3712] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 21206#L731_T0_S2 [2826] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 21207#L732_T0_S2 [3226] L732_T0_S2-->L733_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 21860#L733_T0_S2 [3733] L733_T0_S2-->L734_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 21799#L734_T0_S2 [3177] L734_T0_S2-->L735_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 21112#L735_T0_S2 [2778] L735_T0_S2-->L736_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 21113#L736_T0_S2 [3885] L736_T0_S2-->L737_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 21956#L737_T0_S2 [3305] L737_T0_S2-->L738_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 21957#L738_T0_S2 [3585] L738_T0_S2-->L739_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 22025#L739_T0_S2 [3379] L739_T0_S2-->L740_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 22026#L740_T0_S2 [3597] L740_T0_S2-->L741_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 21347#L741_T0_S2 [2892] L741_T0_S2-->L742_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 21348#L742_T0_S2 [3899] L742_T0_S2-->L743_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 22409#L743_T0_S2 [4044] L743_T0_S2-->L744_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 21669#L744_T0_S2 [3084] L744_T0_S2-->L745_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 21670#L745_T0_S2 [4007] L745_T0_S2-->L746_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 21946#L746_T0_S2 [3298] L746_T0_S2-->L747_T0_S2: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 21947#L747_T0_S2 [3635] L747_T0_S2-->L748_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 21549#L748_T0_S2 [3013] L748_T0_S2-->L749_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_33 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 21550#L749_T0_S2 [4041] L749_T0_S2-->L750_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 22422#L750_T0_S2 [3924] L750_T0_S2-->L751_T0_S2: Formula: (= v_meta.local_metadata.out_port_93 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_93}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 22312#L751_T0_S2 [3726] L751_T0_S2-->L752_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 22251#L752_T0_S2 [3651] L752_T0_S2-->L753_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 22252#L753_T0_S2 [3668] L753_T0_S2-->L754_T0_S2: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 21533#L754_T0_S2 [3004] L754_T0_S2-->L755_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 21534#L755_T0_S2 [3558] L755_T0_S2-->L756_T0_S2: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 22002#L756_T0_S2 [3347] L756_T0_S2-->L757_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 21997#L757_T0_S2 [3345] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 21305#L758_T0_S2 [2873] L758_T0_S2-->L759_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 21306#L759_T0_S2 [3093] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 21685#L760_T0_S2 [3458] L760_T0_S2-->L761_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 21084#L761_T0_S2 [2766] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 21085#L762_T0_S2 [4090] L762_T0_S2-->L763_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_10))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 21897#L763_T0_S2 [3254] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 20891#L764_T0_S2 [2692] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 20892#L765_T0_S2 [3969] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 22424#L766_T0_S2 [3934] L766_T0_S2-->L767_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_12))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 22310#L767_T0_S2 [3722] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 22096#L768_T0_S2 [3447] L768_T0_S2-->L769_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 21473#L769_T0_S2 [2963] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 21474#L770_T0_S2 [3214] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (< v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 21769#L771_T0_S2 [3161] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 21770#L772_T0_S2 [3730] L772_T0_S2-->L773_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_13))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 22315#L773_T0_S2 [3768] L773_T0_S2-->L774_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 22153#L774_T0_S2 [3520] L774_T0_S2-->L775_T0_S2: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 22154#L775_T0_S2 [4081] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 22431#L776_T0_S2 [3943] L776_T0_S2-->L777_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (< v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 22378#L777_T0_S2 [3828] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 21014#L778_T0_S2 [2740] L778_T0_S2-->L779_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 21015#L779_T0_S2 [3019] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 21560#L780_T0_S2 [3252] L780_T0_S2-->L781_T0_S2: Formula: (and (< v_hdr.ff_tags.path_length_33 256) (<= 0 v_hdr.ff_tags.path_length_33))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 21529#L781_T0_S2 [3002] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 21530#L782_T0_S2 [3865] L782_T0_S2-->L783_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (< v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 22245#L783_T0_S2 [3640] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 22073#L784_T0_S2 [3426] L784_T0_S2-->L785_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_20) (< v_hdr.ff_tags.dfs_start_20 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[] 20836#L785_T0_S2 [2674] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 20837#L786_T0_S2 [4063] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 22465#L787_T0_S2 [4024] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 22466#L788_T0_S2 [4082] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 22403#L789_T0_S2 [3886] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 21019#L790_T0_S2 [2741] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 21020#L791_T0_S2 [3751] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 21125#L792_T0_S2 [2784] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_26}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 20870#L793_T0_S2 [2684] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 20871#L794_T0_S2 [2689] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 20888#L795_T0_S2 [3788] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 21933#L796_T0_S2 [3289] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 21934#L797_T0_S2 [3778] L797_T0_S2-->L798_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 21462#L798_T0_S2 [2956] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 21463#L799_T0_S2 [2964] L799_T0_S2-->L800_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 21475#L800_T0_S2 [3171] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 21665#L801_T0_S2 [3080] L801_T0_S2-->L802_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 21243#L802_T0_S2 [2838] L802_T0_S2-->L803_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 21244#L803_T0_S2 [2983] L803_T0_S2-->L804_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 21502#L804_T0_S2 [3118] L804_T0_S2-->L805_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 20815#L805_T0_S2 [2664] L805_T0_S2-->L806_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 20817#L806_T0_S2 [3493] L806_T0_S2-->L807_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 21613#L807_T0_S2 [3048] L807_T0_S2-->L808_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 21614#L808_T0_S2 [3424] L808_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 22069#havocProcedureFINAL_T0_S2 [4060] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22364#havocProcedureEXIT_T0_S2 >[4328] havocProcedureEXIT_T0_S2-->L870-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22365#L870-D190 [4021] L870-D190-->L870_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21755#L870_T0_S2 [4038] L870_T0_S2-->L870_T0_S2-D136: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21835#L870_T0_S2-D136 [3207] L870_T0_S2-D136-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21048#_parser_ParserImplENTRY_T0_S2 [3146] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D76: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21292#_parser_ParserImplENTRY_T0_S2-D76 [2864] _parser_ParserImplENTRY_T0_S2-D76-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21293#startENTRY_T0_S2 [3455] startENTRY_T0_S2-->L944_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 21504#L944_T0_S2 [2985] L944_T0_S2-->L945_T0_S2: Formula: v_hdr.dfsTag.valid_24  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 21505#L945_T0_S2 [3027] L945_T0_S2-->L946_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 21573#L946_T0_S2 [3517] L946_T0_S2-->L947_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_38 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 22101#L947_T0_S2 [3452] L947_T0_S2-->L948_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 21080#L948_T0_S2 [2890] L948_T0_S2-->L948_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21344#L948_T0_S2-D160 [3450] L948_T0_S2-D160-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21466#acceptFINAL_T0_S2 [2957] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21079#acceptEXIT_T0_S2 >[4465] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21047#startFINAL-D322 [2752] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21049#startFINAL_T0_S2 [3489] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21938#startEXIT_T0_S2 >[4170] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21939#_parser_ParserImplFINAL-D238 [3789] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22353#_parser_ParserImplFINAL_T0_S2 [3909] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22395#_parser_ParserImplEXIT_T0_S2 >[4309] _parser_ParserImplEXIT_T0_S2-->L871-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21890#L871-D316 [3247] L871-D316-->L871_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21891#L871_T0_S2 [3864] L871_T0_S2-->L871_T0_S2-D163: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22016#L871_T0_S2-D163 [3363] L871_T0_S2-D163-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22017#verifyChecksumFINAL_T0_S2 [3686] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22285#verifyChecksumEXIT_T0_S2 >[4207] verifyChecksumEXIT_T0_S2-->L872-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22437#L872-D313 [4035] L872-D313-->L872_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20839#L872_T0_S2 [3511] L872_T0_S2-->L872_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21616#L872_T0_S2-D55 [3050] L872_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21510#ingressENTRY_T0_S2 [2988] ingressENTRY_T0_S2-->L816_T0_S2: Formula: v_hdr.dfsTag.valid_22  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[] 21500#L816_T0_S2 [2982] L816_T0_S2-->L823_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_27 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 21501#L823_T0_S2 [3891] L823_T0_S2-->L823-1_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_curr_41 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  AuxVars[]  AssignedVars[] 21076#L823-1_T0_S2 [3611] L823-1_T0_S2-->L823-1_T0_S2-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21075#L823-1_T0_S2-D124 [2762] L823-1_T0_S2-D124-->_curr_eq_ingress.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21077#_curr_eq_ingress.applyENTRY_T0_S2 [4077] _curr_eq_ingress.applyENTRY_T0_S2-->L437_T0_S2: Formula: (not (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_26))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_26}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_26}  AuxVars[]  AssignedVars[] 22482#L437_T0_S2 [4089] L437_T0_S2-->L437-1_T0_S2: Formula: (not (= v__curr_eq_ingress.action_run_22 _curr_eq_ingress.action.NoAction_24))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_22}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_22}  AuxVars[]  AssignedVars[] 22058#L437-1_T0_S2 [3410] L437-1_T0_S2-->_curr_eq_ingress.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21122#_curr_eq_ingress.applyEXIT_T0_S2 >[4269] _curr_eq_ingress.applyEXIT_T0_S2-->L826-D325: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21123#L826-D325 [3820] L826-D325-->L826_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21771#L826_T0_S2 [3160] L826_T0_S2-->L827_T0_S2: Formula: (not (= 5 v_meta.local_metadata.out_port_141))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_141}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_141}  AuxVars[]  AssignedVars[] 21772#L827_T0_S2 [3920] L827_T0_S2-->L830_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_65 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[] 20838#L830_T0_S2 [2673] L830_T0_S2-->L852_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_63 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  AuxVars[]  AssignedVars[] 20840#L852_T0_S2 [2764] L852_T0_S2-->L862_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_53 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  AuxVars[]  AssignedVars[] 21078#L862_T0_S2 [3198] L862_T0_S2-->L862_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21788#L862_T0_S2-D115 [3168] L862_T0_S2-D115-->set_out_port_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21789#set_out_port_0.applyENTRY_T0_S2 [3989] set_out_port_0.applyENTRY_T0_S2-->L934_T0_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_24))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_24}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_24}  AuxVars[]  AssignedVars[] 22450#L934_T0_S2 [4032] L934_T0_S2-->L934-1_T0_S2: Formula: (not (= v_set_out_port_0.action_run_22 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_22}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_22}  AuxVars[]  AssignedVars[] 21912#L934-1_T0_S2 [3315] L934-1_T0_S2-->set_out_port_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21965#set_out_port_0.applyEXIT_T0_S2 >[4413] set_out_port_0.applyEXIT_T0_S2-->L862-1-D346: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21287#L862-1-D346 [2860] L862-1-D346-->L862-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20897#L862-1_T0_S2 [3076] L862-1_T0_S2-->L862-1_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21658#L862-1_T0_S2-D127 [3117] L862-1_T0_S2-D127-->fwd_pkt_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21719#fwd_pkt_0.applyENTRY_T0_S2 [3575] fwd_pkt_0.applyENTRY_T0_S2-->L712_T0_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_16))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  AuxVars[]  AssignedVars[] 20896#L712_T0_S2 [2695] L712_T0_S2-->L712-1_T0_S2: Formula: (not (= v_fwd_pkt_0.action_run_22 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  AuxVars[]  AssignedVars[] 20899#L712-1_T0_S2 [3356] L712-1_T0_S2-->fwd_pkt_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22011#fwd_pkt_0.applyEXIT_T0_S2 >[4159] fwd_pkt_0.applyEXIT_T0_S2-->L815-D277: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22646#L815-D277 [3992] L815-D277-->L815_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22061#L815_T0_S2 [3416] L815_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22009#ingressEXIT_T0_S2 >[4554] ingressEXIT_T0_S2-->L873-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21867#L873-D289 [3229] L873-D289-->L873_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21868#L873_T0_S2 [3272] L873_T0_S2-->L873_T0_S2-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21924#L873_T0_S2-D85 [2798] L873_T0_S2-D85-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22566#egressFINAL_T0_S2 [2693] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22288#egressEXIT_T0_S2 >[4278] egressEXIT_T0_S2-->L874-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21119#L874-D337 [2783] L874-D337-->L874_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21121#L874_T0_S2 [3631] L874_T0_S2-->L874_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21863#L874_T0_S2-D100 [3228] L874_T0_S2-D100-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21864#computeChecksumFINAL_T0_S2 [3355] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22012#computeChecksumEXIT_T0_S2 >[4274] computeChecksumEXIT_T0_S2-->L875-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22097#L875-D214 [3906] L875-D214-->L875_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21430#L875_T0_S2 [2936] L875_T0_S2-->L877_T0_S2: Formula: (not v_forward_32)  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 21213#L877_T0_S2 [2828] L877_T0_S2-->L876-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 21214#L876-1_T0_S2 [3482] L876-1_T0_S2-->L880_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_143 v_meta.local_metadata.pkt_par_40))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 22127#L880_T0_S2 [3546] L880_T0_S2-->L881_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_67 0))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 21779#L881_T0_S2 [3164] L881_T0_S2-->L882_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_45 0))) (or (and (not v__p4ltl_2_8) .cse0) (and v__p4ltl_2_8 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_2] 21780#L882_T0_S2 [3280] L882_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_142 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  AuxVars[]  AssignedVars[_p4ltl_3] 21469#mainFINAL_T0_S2 [2959] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21470#mainEXIT_T0_S2 >[4607] mainEXIT_T0_S2-->L888-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22091#L888-1-D271 [3443] L888-1-D271-->L888-1_accept_S5: Formula: (and (not v__p4ltl_0_11) v_hdr.dfsTag.valid_31 (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[] 21069#L888-1_accept_S5 
[2023-02-06 18:47:10,857 INFO  L754   eck$LassoCheckResult]: Loop: 21069#L888-1_accept_S5 [3153] L888-1_accept_S5-->L888_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20845#L888_accept_S5 [3805] L888_accept_S5-->L888_accept_S5-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22157#L888_accept_S5-D60 [3527] L888_accept_S5-D60-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20832#mainENTRY_accept_S5 [3683] mainENTRY_accept_S5-->mainENTRY_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22283#mainENTRY_accept_S5-D90 [3867] mainENTRY_accept_S5-D90-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21610#havocProcedureENTRY_accept_S5 [3046] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 21611#L720_accept_S5 [3297] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 21945#L721_accept_S5 [3884] L721_accept_S5-->L722_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 21750#L722_accept_S5 [3140] L722_accept_S5-->L723_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 21751#L723_accept_S5 [3206] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 21834#L724_accept_S5 [3794] L724_accept_S5-->L725_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 21249#L725_accept_S5 [2843] L725_accept_S5-->L726_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 21250#L726_accept_S5 [2848] L726_accept_S5-->L727_accept_S5: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 21258#L727_accept_S5 [3282] L727_accept_S5-->L728_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 21927#L728_accept_S5 [3941] L728_accept_S5-->L729_accept_S5: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 22129#L729_accept_S5 [3488] L729_accept_S5-->L730_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 21561#L730_accept_S5 [3020] L730_accept_S5-->L731_accept_S5: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 21390#L731_accept_S5 [2911] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 21391#L732_accept_S5 [3894] L732_accept_S5-->L733_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 21380#L733_accept_S5 [2904] L733_accept_S5-->L734_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 21235#L734_accept_S5 [2835] L734_accept_S5-->L735_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 21236#L735_accept_S5 [2986] L735_accept_S5-->L736_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 21506#L736_accept_S5 [3097] L736_accept_S5-->L737_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 21694#L737_accept_S5 [3126] L737_accept_S5-->L738_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 20831#L738_accept_S5 [2670] L738_accept_S5-->L739_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 20833#L739_accept_S5 [3526] L739_accept_S5-->L740_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 21637#L740_accept_S5 [3063] L740_accept_S5-->L741_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 21638#L741_accept_S5 [3165] L741_accept_S5-->L742_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 21781#L742_accept_S5 [3460] L742_accept_S5-->L743_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 21373#L743_accept_S5 [2901] L743_accept_S5-->L744_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 21374#L744_accept_S5 [3656] L744_accept_S5-->L745_accept_S5: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 21763#L745_accept_S5 [3152] L745_accept_S5-->L746_accept_S5: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 21764#L746_accept_S5 [3652] L746_accept_S5-->L747_accept_S5: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 22111#L747_accept_S5 [3465] L747_accept_S5-->L748_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 22112#L748_accept_S5 [3980] L748_accept_S5-->L749_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 22447#L749_accept_S5 [4070] L749_accept_S5-->L750_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 22426#L750_accept_S5 [3936] L750_accept_S5-->L751_accept_S5: Formula: (= v_meta.local_metadata.out_port_91 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_91}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 21357#L751_accept_S5 [2895] L751_accept_S5-->L752_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 21358#L752_accept_S5 [3556] L752_accept_S5-->L753_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 22178#L753_accept_S5 [3819] L753_accept_S5-->L754_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 22187#L754_accept_S5 [3569] L754_accept_S5-->L755_accept_S5: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 22060#L755_accept_S5 [3415] L755_accept_S5-->L756_accept_S5: Formula: (not v_hdr.dfsTag.valid_17)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 21476#L756_accept_S5 [2965] L756_accept_S5-->L757_accept_S5: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 21143#L757_accept_S5 [2795] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 21144#L758_accept_S5 [3877] L758_accept_S5-->L759_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 21567#L759_accept_S5 [3023] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 20948#L760_accept_S5 [2718] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_21) (< v_hdr.dfsTag.pkt_v1_par_21 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[] 20949#L761_accept_S5 [3953] L761_accept_S5-->L762_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 20900#L762_accept_S5 [2696] L762_accept_S5-->L763_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (< v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 20901#L763_accept_S5 [2863] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 21291#L764_accept_S5 [3121] L764_accept_S5-->L765_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 21723#L765_accept_S5 [3802] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 21876#L766_accept_S5 [3234] L766_accept_S5-->L767_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_13))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 21877#L767_accept_S5 [3370] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 21590#L768_accept_S5 [3037] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (< v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 21591#L769_accept_S5 [4013] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 22241#L770_accept_S5 [3636] L770_accept_S5-->L771_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_13))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 22242#L771_accept_S5 [4042] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 21314#L772_accept_S5 [2876] L772_accept_S5-->L773_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 21315#L773_accept_S5 [3371] L773_accept_S5-->L774_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 21987#L774_accept_S5 [3336] L774_accept_S5-->L775_accept_S5: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 21978#L775_accept_S5 [3330] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 21979#L776_accept_S5 [3749] L776_accept_S5-->L777_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 22195#L777_accept_S5 [3578] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 22196#L778_accept_S5 [3976] L778_accept_S5-->L779_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_12) (< v_hdr.ff_tags.shortest_path_12 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 22386#L779_accept_S5 [3845] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 20943#L780_accept_S5 [2716] L780_accept_S5-->L781_accept_S5: Formula: (and (< v_hdr.ff_tags.path_length_30 256) (<= 0 v_hdr.ff_tags.path_length_30))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[] 20944#L781_accept_S5 [3496] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 22139#L782_accept_S5 [3514] L782_accept_S5-->L783_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 22151#L783_accept_S5 [3542] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 21488#L784_accept_S5 [2973] L784_accept_S5-->L785_accept_S5: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 21489#L785_accept_S5 [3074] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 20932#L786_accept_S5 [2713] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 20933#L787_accept_S5 [3215] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 21845#L788_accept_S5 [3279] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 21905#L789_accept_S5 [3262] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 21842#L790_accept_S5 [3212] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 21843#L791_accept_S5 [3901] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 22410#L792_accept_S5 [3950] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_24}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 22432#L793_accept_S5 [3983] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 21327#L794_accept_S5 [2882] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 21328#L795_accept_S5 [3457] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 21340#L796_accept_S5 [2887] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 21283#L797_accept_S5 [2858] L797_accept_S5-->L798_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 21284#L798_accept_S5 [2899] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 21367#L799_accept_S5 [3497] L799_accept_S5-->L800_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 21698#L800_accept_S5 [3100] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 20963#L801_accept_S5 [2723] L801_accept_S5-->L802_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 20964#L802_accept_S5 [3180] L802_accept_S5-->L803_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 21803#L803_accept_S5 [3994] L803_accept_S5-->L804_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 20834#L804_accept_S5 [2671] L804_accept_S5-->L805_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 20835#L805_accept_S5 [3354] L805_accept_S5-->L806_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 21992#L806_accept_S5 [3342] L806_accept_S5-->L807_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 21993#L807_accept_S5 [3947] L807_accept_S5-->L808_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 22321#L808_accept_S5 [3742] L808_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 22104#havocProcedureFINAL_accept_S5 [3454] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22105#havocProcedureEXIT_accept_S5 >[4335] havocProcedureEXIT_accept_S5-->L870-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21332#L870-D192 [2884] L870-D192-->L870_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21333#L870_accept_S5 [3827] L870_accept_S5-->L870_accept_S5-D138: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21612#L870_accept_S5-D138 [3047] L870_accept_S5-D138-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21220#_parser_ParserImplENTRY_accept_S5 [4099] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D78: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22331#_parser_ParserImplENTRY_accept_S5-D78 [3758] _parser_ParserImplENTRY_accept_S5-D78-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22305#startENTRY_accept_S5 [3717] startENTRY_accept_S5-->L944_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 21605#L944_accept_S5 [3043] L944_accept_S5-->L945_accept_S5: Formula: v_hdr.dfsTag.valid_25  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 21606#L945_accept_S5 [3866] L945_accept_S5-->L946_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 22394#L946_accept_S5 [4022] L946_accept_S5-->L947_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_39 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 21219#L947_accept_S5 [2831] L947_accept_S5-->L948_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 21221#L948_accept_S5 [3895] L948_accept_S5-->L948_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22406#L948_accept_S5-D162 [4017] L948_accept_S5-D162-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22402#acceptFINAL_accept_S5 [3881] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21268#acceptEXIT_accept_S5 >[4211] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21269#startFINAL-D324 [3725] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22211#startFINAL_accept_S5 [3602] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21467#startEXIT_accept_S5 >[4573] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21468#_parser_ParserImplFINAL-D240 [4095] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21887#_parser_ParserImplFINAL_accept_S5 [3244] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21888#_parser_ParserImplEXIT_accept_S5 >[4611] _parser_ParserImplEXIT_accept_S5-->L871-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22333#L871-D318 [3798] L871-D318-->L871_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22115#L871_accept_S5 [3470] L871_accept_S5-->L871_accept_S5-D165: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22116#L871_accept_S5-D165 [3963] L871_accept_S5-D165-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22429#verifyChecksumFINAL_accept_S5 [3942] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22430#verifyChecksumEXIT_accept_S5 >[4334] verifyChecksumEXIT_accept_S5-->L872-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21695#L872-D315 [3098] L872-D315-->L872_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20819#L872_accept_S5 [4078] L872_accept_S5-->L872_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21819#L872_accept_S5-D57 [3189] L872_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21820#ingressENTRY_accept_S5 [4048] ingressENTRY_accept_S5-->L816_accept_S5: Formula: v_hdr.dfsTag.valid_20  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  AuxVars[]  AssignedVars[] 22392#L816_accept_S5 [3861] L816_accept_S5-->L823_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_31 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[] 22393#L823_accept_S5 [3971] L823_accept_S5-->L823-1_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_curr_37 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_37}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_37}  AuxVars[]  AssignedVars[] 21275#L823-1_accept_S5 [3112] L823-1_accept_S5-->L823-1_accept_S5-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21274#L823-1_accept_S5-D126 [2854] L823-1_accept_S5-D126-->_curr_eq_ingress.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21276#_curr_eq_ingress.applyENTRY_accept_S5 [3697] _curr_eq_ingress.applyENTRY_accept_S5-->L437_accept_S5: Formula: (not (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_16))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_16}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_16}  AuxVars[]  AssignedVars[] 22290#L437_accept_S5 [3873] L437_accept_S5-->L437-1_accept_S5: Formula: (not (= v__curr_eq_ingress.action_run_18 _curr_eq_ingress.action.NoAction_24))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_18}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_18}  AuxVars[]  AssignedVars[] 21532#L437-1_accept_S5 [3068] L437-1_accept_S5-->_curr_eq_ingress.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21644#_curr_eq_ingress.applyEXIT_accept_S5 >[4536] _curr_eq_ingress.applyEXIT_accept_S5-->L826-D327: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20821#L826-D327 [2666] L826-D327-->L826_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20822#L826_accept_S5 [3314] L826_accept_S5-->L827_accept_S5: Formula: (not (= 5 v_meta.local_metadata.out_port_135))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_135}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_135}  AuxVars[]  AssignedVars[] 21964#L827_accept_S5 [3467] L827_accept_S5-->L830_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_43 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  AuxVars[]  AssignedVars[] 21461#L830_accept_S5 [3361] L830_accept_S5-->L852_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_59 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_59}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_59}  AuxVars[]  AssignedVars[] 21744#L852_accept_S5 [3138] L852_accept_S5-->L862_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_51 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_51}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_51}  AuxVars[]  AssignedVars[] 20864#L862_accept_S5 [2969] L862_accept_S5-->L862_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21481#L862_accept_S5-D117 [3509] L862_accept_S5-D117-->set_out_port_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20863#set_out_port_0.applyENTRY_accept_S5 [2683] set_out_port_0.applyENTRY_accept_S5-->L934_accept_S5: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_20}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_20}  AuxVars[]  AssignedVars[] 20866#L934_accept_S5 [3847] L934_accept_S5-->L934-1_accept_S5: Formula: (not (= v_set_out_port_0.action_run_26 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_26}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_26}  AuxVars[]  AssignedVars[] 20919#L934-1_accept_S5 [3821] L934-1_accept_S5-->set_out_port_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21661#set_out_port_0.applyEXIT_accept_S5 >[4602] set_out_port_0.applyEXIT_accept_S5-->L862-1-D348: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20889#L862-1-D348 [2691] L862-1-D348-->L862-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20890#L862-1_accept_S5 [3034] L862-1_accept_S5-->L862-1_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21562#L862-1_accept_S5-D129 [3021] L862-1_accept_S5-D129-->fwd_pkt_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21563#fwd_pkt_0.applyENTRY_accept_S5 [4001] fwd_pkt_0.applyENTRY_accept_S5-->L712_accept_S5: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_18))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  AuxVars[]  AssignedVars[] 22348#L712_accept_S5 [3785] L712_accept_S5-->L712-1_accept_S5: Formula: (not (= v_fwd_pkt_0.action_run_24 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  AuxVars[]  AssignedVars[] 21431#L712-1_accept_S5 [2938] L712-1_accept_S5-->fwd_pkt_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21432#fwd_pkt_0.applyEXIT_accept_S5 >[4466] fwd_pkt_0.applyEXIT_accept_S5-->L815-D279: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22648#L815-D279 [3589] L815-D279-->L815_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22647#L815_accept_S5 [3299] L815_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22413#ingressEXIT_accept_S5 >[4500] ingressEXIT_accept_S5-->L873-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22248#L873-D291 [3645] L873-D291-->L873_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21774#L873_accept_S5 [3270] L873_accept_S5-->L873_accept_S5-D87: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21773#L873_accept_S5-D87 [3162] L873_accept_S5-D87-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21775#egressFINAL_accept_S5 [3945] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22205#egressEXIT_accept_S5 >[4469] egressEXIT_accept_S5-->L874-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21584#L874-D339 [3032] L874-D339-->L874_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20925#L874_accept_S5 [3782] L874_accept_S5-->L874_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20924#L874_accept_S5-D102 [2708] L874_accept_S5-D102-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20926#computeChecksumFINAL_accept_S5 [2984] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21503#computeChecksumEXIT_accept_S5 >[4175] computeChecksumEXIT_accept_S5-->L875-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20844#L875-D216 [2676] L875-D216-->L875_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20846#L875_accept_S5 [3277] L875_accept_S5-->L877_accept_S5: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 21378#L877_accept_S5 [2903] L877_accept_S5-->L876-1_accept_S5: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 21379#L876-1_accept_S5 [2935] L876-1_accept_S5-->L880_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_144 v_meta.local_metadata.pkt_par_41))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_0] 21429#L880_accept_S5 [3868] L880_accept_S5-->L881_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_66 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 21393#L881_accept_S5 [2913] L881_accept_S5-->L882_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 21303#L882_accept_S5 [2869] L882_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_145 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and .cse0 (not v__p4ltl_3_7))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  AuxVars[]  AssignedVars[_p4ltl_3] 21217#mainFINAL_accept_S5 [2830] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21218#mainEXIT_accept_S5 >[4455] mainEXIT_accept_S5-->L888-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21067#L888-1-D273 [2759] L888-1-D273-->L888-1_accept_S5: Formula: (and (or v__p4ltl_3_9 v__p4ltl_2_9) v_hdr.dfsTag.valid_27)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 21069#L888-1_accept_S5 
[2023-02-06 18:47:10,858 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:47:10,858 INFO  L85        PathProgramCache]: Analyzing trace with hash 1424488885, now seen corresponding path program 1 times
[2023-02-06 18:47:10,858 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:47:10,858 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1045817718]
[2023-02-06 18:47:10,858 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:47:10,859 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:47:10,877 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:10,940 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:47:10,950 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:10,999 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:11,003 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,083 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:47:11,084 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,087 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:11,088 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,088 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:47:11,089 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,090 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:47:11,090 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,096 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:47:11,097 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,103 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 18:47:11,103 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,108 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 15
[2023-02-06 18:47:11,109 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,115 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 22
[2023-02-06 18:47:11,116 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,117 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 154
[2023-02-06 18:47:11,118 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,119 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 159
[2023-02-06 18:47:11,119 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,121 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 177
[2023-02-06 18:47:11,129 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,138 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:11,142 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,147 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:47:11,148 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,149 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:11,150 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,151 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:47:11,151 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,152 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:47:11,152 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,153 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:47:11,155 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,156 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 18:47:11,156 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,157 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 15
[2023-02-06 18:47:11,157 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,158 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 22
[2023-02-06 18:47:11,158 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,159 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 154
[2023-02-06 18:47:11,159 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,160 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 159
[2023-02-06 18:47:11,160 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:11,161 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:47:11,161 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:47:11,162 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1045817718]
[2023-02-06 18:47:11,162 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1045817718] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:47:11,162 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:47:11,162 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-02-06 18:47:11,162 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1924587766]
[2023-02-06 18:47:11,162 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:47:11,163 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:47:11,163 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:47:11,163 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-02-06 18:47:11,163 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=38, Invalid=94, Unknown=0, NotChecked=0, Total=132
[2023-02-06 18:47:11,163 INFO  L87              Difference]: Start difference. First operand 1834 states and 2025 transitions. cyclomatic complexity: 194 Second operand  has 12 states, 12 states have (on average 25.166666666666668) internal successors, (302), 4 states have internal predecessors, (302), 3 states have call successors, (25), 9 states have call predecessors, (25), 3 states have return successors, (24), 4 states have call predecessors, (24), 3 states have call successors, (24)
[2023-02-06 18:47:20,587 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:47:20,587 INFO  L93              Difference]: Finished difference Result 5864 states and 7102 transitions.
[2023-02-06 18:47:20,587 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 78 states. 
[2023-02-06 18:47:20,587 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5864 states and 7102 transitions.
[2023-02-06 18:47:20,603 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 18:47:20,626 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5864 states to 5864 states and 7102 transitions.
[2023-02-06 18:47:20,627 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1981
[2023-02-06 18:47:20,628 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1981
[2023-02-06 18:47:20,628 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 5864 states and 7102 transitions.
[2023-02-06 18:47:20,635 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:47:20,635 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 5864 states and 7102 transitions.
[2023-02-06 18:47:20,638 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 5864 states and 7102 transitions.
[2023-02-06 18:47:20,672 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 5864 to 1916.
[2023-02-06 18:47:20,673 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1916 states, 1417 states have (on average 1.13196894848271) internal successors, (1604), 1423 states have internal predecessors, (1604), 230 states have call successors, (230), 230 states have call predecessors, (230), 269 states have return successors, (272), 263 states have call predecessors, (272), 229 states have call successors, (272)
[2023-02-06 18:47:20,675 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1916 states to 1916 states and 2106 transitions.
[2023-02-06 18:47:20,675 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1916 states and 2106 transitions.
[2023-02-06 18:47:20,675 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1916 states and 2106 transitions.
[2023-02-06 18:47:20,675 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-02-06 18:47:20,675 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1916 states and 2106 transitions.
[2023-02-06 18:47:20,677 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:47:20,677 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:47:20,677 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:47:20,678 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:20,678 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:20,680 INFO  L752   eck$LassoCheckResult]: Stem: 29686#ULTIMATE.startENTRY_NONWA [2801] ULTIMATE.startENTRY_NONWA-->L888-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29775#L888-1_T1_init [3339] L888-1_T1_init-->L888_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29442#L888_T1_init [3547] L888_T1_init-->L888_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30556#L888_T1_init-D59 [3284] L888_T1_init-D59-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29533#mainENTRY_T1_init [3949] mainENTRY_T1_init-->mainENTRY_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30044#mainENTRY_T1_init-D89 [2931] mainENTRY_T1_init-D89-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30045#havocProcedureENTRY_T1_init [3064] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 30263#L720_T1_init [3293] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 30566#L721_T1_init [3508] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 30776#L722_T1_init [3550] L722_T1_init-->L723_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 30808#L723_T1_init [3705] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 30347#L724_T1_init [3122] L724_T1_init-->L725_T1_init: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 30191#L725_T1_init [3024] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 30192#L726_T1_init [3560] L726_T1_init-->L727_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 30814#L727_T1_init [3968] L727_T1_init-->L728_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 29900#L728_T1_init [2856] L728_T1_init-->L729_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 29901#L729_T1_init [3286] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 30527#L730_T1_init [3256] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 29725#L731_T1_init [2776] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 29726#L732_T1_init [3014] L732_T1_init-->L733_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 30176#L733_T1_init [3600] L733_T1_init-->L734_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_14) (< v_standard_metadata.deq_timedelta_14 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[] 30416#L734_T1_init [3170] L734_T1_init-->L735_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 30417#L735_T1_init [3572] L735_T1_init-->L736_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 30065#L736_T1_init [2942] L736_T1_init-->L737_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 30066#L737_T1_init [4018] L737_T1_init-->L738_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 30749#L738_T1_init [3474] L738_T1_init-->L739_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 30750#L739_T1_init [3671] L739_T1_init-->L740_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 30249#L740_T1_init [3053] L740_T1_init-->L741_T1_init: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 30250#L741_T1_init [3445] L741_T1_init-->L742_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 30612#L742_T1_init [3341] L742_T1_init-->L743_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 30344#L743_T1_init [3120] L743_T1_init-->L744_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 30345#L744_T1_init [3806] L744_T1_init-->L745_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 30576#L745_T1_init [3300] L745_T1_init-->L746_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 30444#L746_T1_init [3187] L746_T1_init-->L747_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 30050#L747_T1_init [2934] L747_T1_init-->L748_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 30051#L748_T1_init [3776] L748_T1_init-->L749_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 30960#L749_T1_init [3748] L749_T1_init-->L750_T1_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 30118#L750_T1_init [2979] L750_T1_init-->L751_T1_init: Formula: (= v_meta.local_metadata.out_port_92 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_92}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 30119#L751_T1_init [3124] L751_T1_init-->L752_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 30349#L752_T1_init [3643] L752_T1_init-->L753_T1_init: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 30883#L753_T1_init [3902] L753_T1_init-->L754_T1_init: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 30912#L754_T1_init [3681] L754_T1_init-->L755_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 29658#L755_T1_init [2750] L755_T1_init-->L756_T1_init: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 29659#L756_T1_init [3446] L756_T1_init-->L757_T1_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 30723#L757_T1_init [3580] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 30833#L758_T1_init [3642] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 29606#L759_T1_init [2730] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 29607#L760_T1_init [3833] L760_T1_init-->L761_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_18) (< v_hdr.dfsTag.pkt_v1_par_18 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[] 30540#L761_T1_init [3267] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 30541#L762_T1_init [3421] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_11))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 30692#L763_T1_init [3507] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 30533#L764_T1_init [3263] L764_T1_init-->L765_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_14) (< v_hdr.dfsTag.pkt_v2_par_14 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 30534#L765_T1_init [3479] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 29620#L766_T1_init [2735] L766_T1_init-->L767_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_14 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_14))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[] 29621#L767_T1_init [3321] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 29670#L768_T1_init [2754] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 29671#L769_T1_init [3777] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 30550#L770_T1_init [3281] L770_T1_init-->L771_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_14) (< v_hdr.dfsTag.pkt_v4_curr_14 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 30046#L771_T1_init [2932] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 30047#L772_T1_init [3978] L772_T1_init-->L773_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 30969#L773_T1_init [3766] L773_T1_init-->L774_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 30146#L774_T1_init [3000] L774_T1_init-->L775_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 29773#L775_T1_init [2799] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 29774#L776_T1_init [2929] L776_T1_init-->L777_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 29837#L777_T1_init [2829] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 29838#L778_T1_init [3295] L778_T1_init-->L779_T1_init: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 30568#L779_T1_init [3993] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 30483#L780_T1_init [3224] L780_T1_init-->L781_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 30484#L781_T1_init [3623] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 30359#L782_T1_init [3131] L782_T1_init-->L783_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_12 2) (<= 0 v_hdr.ff_tags.is_edge_12))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[] 30002#L783_T1_init [2905] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 30003#L784_T1_init [3599] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_17) (< v_hdr.ff_tags.dfs_start_17 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 30628#L785_T1_init [3350] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 29818#L786_T1_init [2822] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 29819#L787_T1_init [3200] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 30454#L788_T1_init [3326] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 30598#L789_T1_init [3521] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 30300#L790_T1_init [3090] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 30273#L791_T1_init [3071] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 30274#L792_T1_init [4098] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_25}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 29756#L793_T1_init [2791] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 29757#L794_T1_init [3915] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 30193#L795_T1_init [3025] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 30194#L796_T1_init [3737] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 29532#L797_T1_init [2703] L797_T1_init-->L798_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 29534#L798_T1_init [2744] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 29651#L799_T1_init [3016] L799_T1_init-->L800_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 29666#L800_T1_init [2753] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 29667#L801_T1_init [3006] L801_T1_init-->L802_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 30163#L802_T1_init [3792] L802_T1_init-->L803_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 30892#L803_T1_init [3661] L803_T1_init-->L804_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 30893#L804_T1_init [3795] L804_T1_init-->L805_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 30247#L805_T1_init [3052] L805_T1_init-->L806_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 30248#L806_T1_init [3979] L806_T1_init-->L807_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 30787#L807_T1_init [3525] L807_T1_init-->L808_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 30525#L808_T1_init [3255] L808_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 30526#havocProcedureFINAL_T1_init [4086] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29640#havocProcedureEXIT_T1_init >[4385] havocProcedureEXIT_T1_init-->L870-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29641#L870-D191 [3684] L870-D191-->L870_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29768#L870_T1_init [3738] L870_T1_init-->L870_T1_init-D137: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30662#L870_T1_init-D137 [3388] L870_T1_init-D137-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30279#_parser_ParserImplENTRY_T1_init [3096] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D77: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30316#_parser_ParserImplENTRY_T1_init-D77 [3419] _parser_ParserImplENTRY_T1_init-D77-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30691#startENTRY_T1_init [3486] startENTRY_T1_init-->L944_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 30758#L944_T1_init [3753] L944_T1_init-->L945_T1_init: Formula: v_hdr.dfsTag.valid_26  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_26}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 30452#L945_T1_init [3196] L945_T1_init-->L946_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 30278#L946_T1_init [3075] L946_T1_init-->L947_T1_init: Formula: (= v_meta.local_metadata.pkt_par_37 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 30280#L947_T1_init [3522] L947_T1_init-->L948_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 29943#L948_T1_init [4036] L948_T1_init-->L948_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30058#L948_T1_init-D161 [2939] L948_T1_init-D161-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29942#acceptFINAL_T1_init [2880] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29944#acceptEXIT_T1_init >[4300] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30938#startFINAL-D323 [3720] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30836#startFINAL_T1_init [3584] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30360#startEXIT_T1_init >[4121] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29767#_parser_ParserImplFINAL-D239 [2797] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29769#_parser_ParserImplFINAL_T1_init [3411] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30330#_parser_ParserImplEXIT_T1_init >[4180] _parser_ParserImplEXIT_T1_init-->L871-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30331#L871-D317 [3592] L871-D317-->L871_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30188#L871_T1_init [3690] L871_T1_init-->L871_T1_init-D164: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30593#L871_T1_init-D164 [3322] L871_T1_init-D164-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30187#verifyChecksumFINAL_T1_init [3022] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30189#verifyChecksumEXIT_T1_init >[4365] verifyChecksumEXIT_T1_init-->L872-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29887#L872-D314 [2851] L872-D314-->L872_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29524#L872_T1_init [3213] L872_T1_init-->L872_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30471#L872_T1_init-D56 [3678] L872_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30830#ingressENTRY_T1_init [3576] ingressENTRY_T1_init-->L816_T1_init: Formula: v_hdr.dfsTag.valid_18  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  AuxVars[]  AssignedVars[] 30820#L816_T1_init [3565] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.pkt_start_28 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  AuxVars[]  AssignedVars[] 30545#L817_T1_init [3271] L817_T1_init-->L817_T1_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30546#L817_T1_init-D44 [3331] L817_T1_init-D44-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30599#default_route_0.applyENTRY_T1_init [3327] default_route_0.applyENTRY_T1_init-->L670_T1_init: Formula: (= v_default_route_0.action_run_19 default_route_0.action.set_default_route)  InVars {default_route_0.action_run=v_default_route_0.action_run_19}  OutVars{default_route_0.action_run=v_default_route_0.action_run_19}  AuxVars[]  AssignedVars[] 29801#L670_T1_init [3487] L670_T1_init-->L670_T1_init-D92: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to]< 29800#L670_T1_init-D92 [2814] L670_T1_init-D92-->set_default_routeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29802#set_default_routeENTRY_T1_init [3959] set_default_routeENTRY_T1_init-->set_default_routeFINAL_T1_init: Formula: (= v_meta.local_metadata.out_port_149 v_set_default_route_send_to_3)  InVars {set_default_route_send_to=v_set_default_route_send_to_3}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_149, set_default_route_send_to=v_set_default_route_send_to_3}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 30876#set_default_routeFINAL_T1_init [3632] set_default_routeFINAL_T1_init-->set_default_routeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29828#set_default_routeEXIT_T1_init >[4518] set_default_routeEXIT_T1_init-->L672-1-D359: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to] 29829#L672-1-D359 [3301] L672-1-D359-->L672-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30577#L672-1_T1_init [4102] L672-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31127#default_route_0.applyEXIT_T1_init >[4515] default_route_0.applyEXIT_T1_init-->L817-1-D257: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30367#L817-1-D257 [3136] L817-1-D257-->L817-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30368#L817-1_T1_init [3320] L817-1_T1_init-->L852_T1_init: Formula: (not (= v_meta.local_metadata.out_port_133 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  AuxVars[]  AssignedVars[] 29536#L852_T1_init [4065] L852_T1_init-->L862_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_47 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  AuxVars[]  AssignedVars[] 29573#L862_T1_init [3005] L862_T1_init-->L862_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30595#L862_T1_init-D116 [3324] L862_T1_init-D116-->set_out_port_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30596#set_out_port_0.applyENTRY_T1_init [3905] set_out_port_0.applyENTRY_T1_init-->L934_T1_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_16))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_16}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_16}  AuxVars[]  AssignedVars[] 30736#L934_T1_init [3464] L934_T1_init-->L934-1_T1_init: Formula: (not (= v_set_out_port_0.action_run_18 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_18}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_18}  AuxVars[]  AssignedVars[] 29574#L934-1_T1_init [3026] L934-1_T1_init-->set_out_port_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30195#set_out_port_0.applyEXIT_T1_init >[4380] set_out_port_0.applyEXIT_T1_init-->L862-1-D347: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31335#L862-1-D347 [3662] L862-1-D347-->L862-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29579#L862-1_T1_init [3772] L862-1_T1_init-->L862-1_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29578#L862-1_T1_init-D128 [2722] L862-1_T1_init-D128-->fwd_pkt_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29580#fwd_pkt_0.applyENTRY_T1_init [3677] fwd_pkt_0.applyENTRY_T1_init-->L712_T1_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_20))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  AuxVars[]  AssignedVars[] 31058#L712_T1_init [3927] L712_T1_init-->L712-1_T1_init: Formula: (not (= v_fwd_pkt_0.action_run_26 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  AuxVars[]  AssignedVars[] 29656#L712-1_T1_init [3072] L712-1_T1_init-->fwd_pkt_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30272#fwd_pkt_0.applyEXIT_T1_init >[4304] fwd_pkt_0.applyEXIT_T1_init-->L815-D278: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31344#L815-D278 [3752] L815-D278-->L815_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30918#L815_T1_init [3687] L815_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30919#ingressEXIT_T1_init >[4574] ingressEXIT_T1_init-->L873-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31161#L873-D290 [2667] L873-D290-->L873_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31158#L873_T1_init [3932] L873_T1_init-->L873_T1_init-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31159#L873_T1_init-D86 [2833] L873_T1_init-D86-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31162#egressFINAL_T1_init [3285] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31157#egressEXIT_T1_init >[4622] egressEXIT_T1_init-->L874-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31155#L874-D338 [3814] L874-D338-->L874_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31150#L874_T1_init [3691] L874_T1_init-->L874_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31151#L874_T1_init-D101 [3669] L874_T1_init-D101-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31164#computeChecksumFINAL_T1_init [3888] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31149#computeChecksumEXIT_T1_init >[4567] computeChecksumEXIT_T1_init-->L875-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31147#L875-D215 [2779] L875-D215-->L875_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31143#L875_T1_init [2785] L875_T1_init-->L877_T1_init: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 31140#L877_T1_init [3616] L877_T1_init-->L876-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 31139#L876-1_T1_init [3797] L876-1_T1_init-->L880_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_147 v_meta.local_metadata.pkt_par_44))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and v__p4ltl_0_8 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 31138#L880_T1_init [2951] L880_T1_init-->L881_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_68 0))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 31137#L881_T1_init [4087] L881_T1_init-->L882_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_6 (not .cse0)) (and (not v__p4ltl_2_6) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 31136#L882_T1_init [2738] L882_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_146 0))) (or (and (not v__p4ltl_3_8) .cse0) (and v__p4ltl_3_8 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  AuxVars[]  AssignedVars[_p4ltl_3] 31135#mainFINAL_T1_init [3809] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31134#mainEXIT_T1_init >[4505] mainEXIT_T1_init-->L888-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31133#L888-1-D272 [3604] L888-1-D272-->L888-1_T0_S2: Formula: (and v__p4ltl_1_9 (or v__p4ltl_3_11 v__p4ltl_2_11) v_hdr.dfsTag.valid_29 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 30720#L888-1_T0_S2 [3759] L888-1_T0_S2-->L888_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29740#L888_T0_S2 [3346] L888_T0_S2-->L888_T0_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30622#L888_T0_S2-D58 [3478] L888_T0_S2-D58-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29434#mainENTRY_T0_S2 [2806] mainENTRY_T0_S2-->mainENTRY_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29782#mainENTRY_T0_S2-D88 [2896] mainENTRY_T0_S2-D88-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29979#havocProcedureENTRY_T0_S2 [3310] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 30114#L720_T0_S2 [2977] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 30115#L721_T0_S2 [3710] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 30737#L722_T0_S2 [3461] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 30253#L723_T0_S2 [3055] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.egress_spec_25 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_25}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 30254#L724_T0_S2 [3591] L724_T0_S2-->L725_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_25)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_25}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 30473#L725_T0_S2 [3218] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 30255#L726_T0_S2 [3057] L726_T0_S2-->L727_T0_S2: Formula: (and (< v_standard_metadata.instance_type_11 4294967296) (<= 0 v_standard_metadata.instance_type_11))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_11}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[] 30256#L727_T0_S2 [3775] L727_T0_S2-->L728_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 30528#L728_T0_S2 [3260] L728_T0_S2-->L729_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 30529#L729_T0_S2 [3462] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 30738#L730_T0_S2 [3712] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 29826#L731_T0_S2 [2826] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 29827#L732_T0_S2 [3226] L732_T0_S2-->L733_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 30486#L733_T0_S2 [3733] L733_T0_S2-->L734_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 30423#L734_T0_S2 [3177] L734_T0_S2-->L735_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 29732#L735_T0_S2 [2778] L735_T0_S2-->L736_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 29733#L736_T0_S2 [3885] L736_T0_S2-->L737_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 30581#L737_T0_S2 [3305] L737_T0_S2-->L738_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 30582#L738_T0_S2 [3585] L738_T0_S2-->L739_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 30647#L739_T0_S2 [3379] L739_T0_S2-->L740_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 30648#L740_T0_S2 [3597] L740_T0_S2-->L741_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 29967#L741_T0_S2 [2892] L741_T0_S2-->L742_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 29968#L742_T0_S2 [3899] L742_T0_S2-->L743_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 31040#L743_T0_S2 [4044] L743_T0_S2-->L744_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 30292#L744_T0_S2 [3084] L744_T0_S2-->L745_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 30293#L745_T0_S2 [4007] L745_T0_S2-->L746_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 30571#L746_T0_S2 [3298] L746_T0_S2-->L747_T0_S2: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 30572#L747_T0_S2 [3635] L747_T0_S2-->L748_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 30171#L748_T0_S2 [3013] L748_T0_S2-->L749_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_33 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 30172#L749_T0_S2 [4041] L749_T0_S2-->L750_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 31057#L750_T0_S2 [3924] L750_T0_S2-->L751_T0_S2: Formula: (= v_meta.local_metadata.out_port_93 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_93}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 30944#L751_T0_S2 [3726] L751_T0_S2-->L752_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 30886#L752_T0_S2 [3651] L752_T0_S2-->L753_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 30887#L753_T0_S2 [3668] L753_T0_S2-->L754_T0_S2: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 30154#L754_T0_S2 [3004] L754_T0_S2-->L755_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 30155#L755_T0_S2 [3558] L755_T0_S2-->L756_T0_S2: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 30623#L756_T0_S2 [3347] L756_T0_S2-->L757_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 30618#L757_T0_S2 [3345] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 29928#L758_T0_S2 [2873] L758_T0_S2-->L759_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 29929#L759_T0_S2 [3093] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 30308#L760_T0_S2 [3458] L760_T0_S2-->L761_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 29702#L761_T0_S2 [2766] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 29703#L762_T0_S2 [4090] L762_T0_S2-->L763_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_10))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 30523#L763_T0_S2 [3254] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 29509#L764_T0_S2 [2692] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 29510#L765_T0_S2 [3969] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 31062#L766_T0_S2 [3934] L766_T0_S2-->L767_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_12))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 30942#L767_T0_S2 [3722] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 30724#L768_T0_S2 [3447] L768_T0_S2-->L769_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 30096#L769_T0_S2 [2963] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 30097#L770_T0_S2 [3214] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (< v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 30395#L771_T0_S2 [3161] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 30396#L772_T0_S2 [3730] L772_T0_S2-->L773_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_13))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 30946#L773_T0_S2 [3768] L773_T0_S2-->L774_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 30784#L774_T0_S2 [3520] L774_T0_S2-->L775_T0_S2: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 30785#L775_T0_S2 [4081] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 31069#L776_T0_S2 [3943] L776_T0_S2-->L777_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (< v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 31010#L777_T0_S2 [3828] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 29636#L778_T0_S2 [2740] L778_T0_S2-->L779_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 29637#L779_T0_S2 [3019] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 30183#L780_T0_S2 [3252] L780_T0_S2-->L781_T0_S2: Formula: (and (< v_hdr.ff_tags.path_length_33 256) (<= 0 v_hdr.ff_tags.path_length_33))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 30150#L781_T0_S2 [3002] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 30151#L782_T0_S2 [3865] L782_T0_S2-->L783_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (< v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 30881#L783_T0_S2 [3640] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 30699#L784_T0_S2 [3426] L784_T0_S2-->L785_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_20) (< v_hdr.ff_tags.dfs_start_20 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[] 29460#L785_T0_S2 [2674] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 29461#L786_T0_S2 [4063] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 31101#L787_T0_S2 [4024] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 31102#L788_T0_S2 [4082] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 31034#L789_T0_S2 [3886] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 29638#L790_T0_S2 [2741] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 29639#L791_T0_S2 [3751] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 29745#L792_T0_S2 [2784] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_26}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 29488#L793_T0_S2 [2684] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 29489#L794_T0_S2 [2689] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 29506#L795_T0_S2 [3788] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 30558#L796_T0_S2 [3289] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 30559#L797_T0_S2 [3778] L797_T0_S2-->L798_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 30087#L798_T0_S2 [2956] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 30088#L799_T0_S2 [2964] L799_T0_S2-->L800_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 30098#L800_T0_S2 [3171] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 30288#L801_T0_S2 [3080] L801_T0_S2-->L802_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 29863#L802_T0_S2 [2838] L802_T0_S2-->L803_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 29864#L803_T0_S2 [2983] L803_T0_S2-->L804_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 30125#L804_T0_S2 [3118] L804_T0_S2-->L805_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 29433#L805_T0_S2 [2664] L805_T0_S2-->L806_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 29435#L806_T0_S2 [3493] L806_T0_S2-->L807_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 30239#L807_T0_S2 [3048] L807_T0_S2-->L808_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 30240#L808_T0_S2 [3424] L808_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 30695#havocProcedureFINAL_T0_S2 [4060] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30997#havocProcedureEXIT_T0_S2 >[4328] havocProcedureEXIT_T0_S2-->L870-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30998#L870-D190 [4021] L870-D190-->L870_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30379#L870_T0_S2 [4038] L870_T0_S2-->L870_T0_S2-D136: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30462#L870_T0_S2-D136 [3207] L870_T0_S2-D136-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29664#_parser_ParserImplENTRY_T0_S2 [3146] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D76: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29913#_parser_ParserImplENTRY_T0_S2-D76 [2864] _parser_ParserImplENTRY_T0_S2-D76-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29914#startENTRY_T0_S2 [3455] startENTRY_T0_S2-->L944_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 30128#L944_T0_S2 [2985] L944_T0_S2-->L945_T0_S2: Formula: v_hdr.dfsTag.valid_24  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 30129#L945_T0_S2 [3027] L945_T0_S2-->L946_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 30196#L946_T0_S2 [3517] L946_T0_S2-->L947_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_38 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 30729#L947_T0_S2 [3452] L947_T0_S2-->L948_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 29698#L948_T0_S2 [2890] L948_T0_S2-->L948_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29964#L948_T0_S2-D160 [3450] L948_T0_S2-D160-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30089#acceptFINAL_T0_S2 [2957] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29697#acceptEXIT_T0_S2 >[4465] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29663#startFINAL-D322 [2752] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29665#startFINAL_T0_S2 [3489] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30563#startEXIT_T0_S2 >[4170] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30564#_parser_ParserImplFINAL-D238 [3789] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30985#_parser_ParserImplFINAL_T0_S2 [3909] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31027#_parser_ParserImplEXIT_T0_S2 >[4309] _parser_ParserImplEXIT_T0_S2-->L871-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30515#L871-D316 [3247] L871-D316-->L871_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30516#L871_T0_S2 [3864] L871_T0_S2-->L871_T0_S2-D163: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30638#L871_T0_S2-D163 [3363] L871_T0_S2-D163-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30639#verifyChecksumFINAL_T0_S2 [3686] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30917#verifyChecksumEXIT_T0_S2 >[4207] verifyChecksumEXIT_T0_S2-->L872-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31073#L872-D313 [4035] L872-D313-->L872_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29458#L872_T0_S2 [3511] L872_T0_S2-->L872_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30244#L872_T0_S2-D55 [3050] L872_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30131#ingressENTRY_T0_S2 [2988] ingressENTRY_T0_S2-->L816_T0_S2: Formula: v_hdr.dfsTag.valid_22  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[] 30123#L816_T0_S2 [2982] L816_T0_S2-->L823_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_27 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 30124#L823_T0_S2 [3891] L823_T0_S2-->L823-1_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_curr_41 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  AuxVars[]  AssignedVars[] 29694#L823-1_T0_S2 [3611] L823-1_T0_S2-->L823-1_T0_S2-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29693#L823-1_T0_S2-D124 [2762] L823-1_T0_S2-D124-->_curr_eq_ingress.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29695#_curr_eq_ingress.applyENTRY_T0_S2 [4077] _curr_eq_ingress.applyENTRY_T0_S2-->L437_T0_S2: Formula: (not (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_26))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_26}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_26}  AuxVars[]  AssignedVars[] 31121#L437_T0_S2 [4089] L437_T0_S2-->L437-1_T0_S2: Formula: (not (= v__curr_eq_ingress.action_run_22 _curr_eq_ingress.action.NoAction_24))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_22}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_22}  AuxVars[]  AssignedVars[] 30683#L437-1_T0_S2 [3410] L437-1_T0_S2-->_curr_eq_ingress.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29742#_curr_eq_ingress.applyEXIT_T0_S2 >[4269] _curr_eq_ingress.applyEXIT_T0_S2-->L826-D325: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29743#L826-D325 [3820] L826-D325-->L826_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30393#L826_T0_S2 [3160] L826_T0_S2-->L827_T0_S2: Formula: (not (= 5 v_meta.local_metadata.out_port_141))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_141}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_141}  AuxVars[]  AssignedVars[] 30394#L827_T0_S2 [3920] L827_T0_S2-->L830_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_65 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[] 29457#L830_T0_S2 [2673] L830_T0_S2-->L852_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_63 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  AuxVars[]  AssignedVars[] 29459#L852_T0_S2 [2764] L852_T0_S2-->L862_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_53 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  AuxVars[]  AssignedVars[] 29696#L862_T0_S2 [3198] L862_T0_S2-->L862_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30411#L862_T0_S2-D115 [3168] L862_T0_S2-D115-->set_out_port_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30412#set_out_port_0.applyENTRY_T0_S2 [3989] set_out_port_0.applyENTRY_T0_S2-->L934_T0_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_24))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_24}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_24}  AuxVars[]  AssignedVars[] 31085#L934_T0_S2 [4032] L934_T0_S2-->L934-1_T0_S2: Formula: (not (= v_set_out_port_0.action_run_22 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_22}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_22}  AuxVars[]  AssignedVars[] 30536#L934-1_T0_S2 [3315] L934-1_T0_S2-->set_out_port_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30588#set_out_port_0.applyEXIT_T0_S2 >[4413] set_out_port_0.applyEXIT_T0_S2-->L862-1-D346: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29907#L862-1-D346 [2860] L862-1-D346-->L862-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29515#L862-1_T0_S2 [3076] L862-1_T0_S2-->L862-1_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30281#L862-1_T0_S2-D127 [3117] L862-1_T0_S2-D127-->fwd_pkt_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30342#fwd_pkt_0.applyENTRY_T0_S2 [3575] fwd_pkt_0.applyENTRY_T0_S2-->L712_T0_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_16))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  AuxVars[]  AssignedVars[] 29514#L712_T0_S2 [2695] L712_T0_S2-->L712-1_T0_S2: Formula: (not (= v_fwd_pkt_0.action_run_22 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  AuxVars[]  AssignedVars[] 29517#L712-1_T0_S2 [3356] L712-1_T0_S2-->fwd_pkt_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31122#fwd_pkt_0.applyEXIT_T0_S2 >[4159] fwd_pkt_0.applyEXIT_T0_S2-->L815-D277: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31086#L815-D277 [3992] L815-D277-->L815_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30687#L815_T0_S2 [3416] L815_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30630#ingressEXIT_T0_S2 >[4554] ingressEXIT_T0_S2-->L873-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30493#L873-D289 [3229] L873-D289-->L873_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29512#L873_T0_S2 [3272] L873_T0_S2-->L873_T0_S2-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29770#L873_T0_S2-D85 [2798] L873_T0_S2-D85-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29511#egressFINAL_T0_S2 [2693] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29513#egressEXIT_T0_S2 >[4278] egressEXIT_T0_S2-->L874-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29739#L874-D337 [2783] L874-D337-->L874_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29741#L874_T0_S2 [3631] L874_T0_S2-->L874_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30489#L874_T0_S2-D100 [3228] L874_T0_S2-D100-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30490#computeChecksumFINAL_T0_S2 [3355] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30634#computeChecksumEXIT_T0_S2 >[4274] computeChecksumEXIT_T0_S2-->L875-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30725#L875-D214 [3906] L875-D214-->L875_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30053#L875_T0_S2 [2936] L875_T0_S2-->L877_T0_S2: Formula: (not v_forward_32)  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 29833#L877_T0_S2 [2828] L877_T0_S2-->L876-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 29834#L876-1_T0_S2 [3482] L876-1_T0_S2-->L880_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_143 v_meta.local_metadata.pkt_par_40))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 30756#L880_T0_S2 [3546] L880_T0_S2-->L881_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_67 0))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 30403#L881_T0_S2 [3164] L881_T0_S2-->L882_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_45 0))) (or (and (not v__p4ltl_2_8) .cse0) (and v__p4ltl_2_8 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_2] 30404#L882_T0_S2 [3280] L882_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_142 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  AuxVars[]  AssignedVars[_p4ltl_3] 30092#mainFINAL_T0_S2 [2959] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30093#mainEXIT_T0_S2 >[4607] mainEXIT_T0_S2-->L888-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30719#L888-1-D271 [3443] L888-1-D271-->L888-1_accept_S5: Formula: (and (not v__p4ltl_0_11) v_hdr.dfsTag.valid_31 (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[] 29687#L888-1_accept_S5 
[2023-02-06 18:47:20,681 INFO  L754   eck$LassoCheckResult]: Loop: 29687#L888-1_accept_S5 [3153] L888-1_accept_S5-->L888_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29463#L888_accept_S5 [3805] L888_accept_S5-->L888_accept_S5-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30788#L888_accept_S5-D60 [3527] L888_accept_S5-D60-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29450#mainENTRY_accept_S5 [3683] mainENTRY_accept_S5-->mainENTRY_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30915#mainENTRY_accept_S5-D90 [3867] mainENTRY_accept_S5-D90-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30236#havocProcedureENTRY_accept_S5 [3046] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 30237#L720_accept_S5 [3297] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 30570#L721_accept_S5 [3884] L721_accept_S5-->L722_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 30374#L722_accept_S5 [3140] L722_accept_S5-->L723_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 30375#L723_accept_S5 [3206] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 30461#L724_accept_S5 [3794] L724_accept_S5-->L725_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 29869#L725_accept_S5 [2843] L725_accept_S5-->L726_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 29870#L726_accept_S5 [2848] L726_accept_S5-->L727_accept_S5: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 29878#L727_accept_S5 [3282] L727_accept_S5-->L728_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 30552#L728_accept_S5 [3941] L728_accept_S5-->L729_accept_S5: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 30759#L729_accept_S5 [3488] L729_accept_S5-->L730_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 30184#L730_accept_S5 [3020] L730_accept_S5-->L731_accept_S5: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 30013#L731_accept_S5 [2911] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 30014#L732_accept_S5 [3894] L732_accept_S5-->L733_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 30001#L733_accept_S5 [2904] L733_accept_S5-->L734_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 29855#L734_accept_S5 [2835] L734_accept_S5-->L735_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 29856#L735_accept_S5 [2986] L735_accept_S5-->L736_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 30127#L736_accept_S5 [3097] L736_accept_S5-->L737_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 30317#L737_accept_S5 [3126] L737_accept_S5-->L738_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 29449#L738_accept_S5 [2670] L738_accept_S5-->L739_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 29451#L739_accept_S5 [3526] L739_accept_S5-->L740_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 30261#L740_accept_S5 [3063] L740_accept_S5-->L741_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 30262#L741_accept_S5 [3165] L741_accept_S5-->L742_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 30405#L742_accept_S5 [3460] L742_accept_S5-->L743_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 29994#L743_accept_S5 [2901] L743_accept_S5-->L744_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 29995#L744_accept_S5 [3656] L744_accept_S5-->L745_accept_S5: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 30387#L745_accept_S5 [3152] L745_accept_S5-->L746_accept_S5: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 30388#L746_accept_S5 [3652] L746_accept_S5-->L747_accept_S5: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 30739#L747_accept_S5 [3465] L747_accept_S5-->L748_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 30740#L748_accept_S5 [3980] L748_accept_S5-->L749_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 31082#L749_accept_S5 [4070] L749_accept_S5-->L750_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 31064#L750_accept_S5 [3936] L750_accept_S5-->L751_accept_S5: Formula: (= v_meta.local_metadata.out_port_91 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_91}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 29977#L751_accept_S5 [2895] L751_accept_S5-->L752_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 29978#L752_accept_S5 [3556] L752_accept_S5-->L753_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 30812#L753_accept_S5 [3819] L753_accept_S5-->L754_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 30824#L754_accept_S5 [3569] L754_accept_S5-->L755_accept_S5: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 30686#L755_accept_S5 [3415] L755_accept_S5-->L756_accept_S5: Formula: (not v_hdr.dfsTag.valid_17)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 30099#L756_accept_S5 [2965] L756_accept_S5-->L757_accept_S5: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 29763#L757_accept_S5 [2795] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 29764#L758_accept_S5 [3877] L758_accept_S5-->L759_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 30190#L759_accept_S5 [3023] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 29570#L760_accept_S5 [2718] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_21) (< v_hdr.dfsTag.pkt_v1_par_21 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[] 29571#L761_accept_S5 [3953] L761_accept_S5-->L762_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 29518#L762_accept_S5 [2696] L762_accept_S5-->L763_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (< v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 29519#L763_accept_S5 [2863] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 29911#L764_accept_S5 [3121] L764_accept_S5-->L765_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 30346#L765_accept_S5 [3802] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 30501#L766_accept_S5 [3234] L766_accept_S5-->L767_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_13))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 30502#L767_accept_S5 [3370] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 30213#L768_accept_S5 [3037] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (< v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 30214#L769_accept_S5 [4013] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 30877#L770_accept_S5 [3636] L770_accept_S5-->L771_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_13))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 30878#L771_accept_S5 [4042] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 29934#L772_accept_S5 [2876] L772_accept_S5-->L773_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 29935#L773_accept_S5 [3371] L773_accept_S5-->L774_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 30609#L774_accept_S5 [3336] L774_accept_S5-->L775_accept_S5: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 30601#L775_accept_S5 [3330] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 30602#L776_accept_S5 [3749] L776_accept_S5-->L777_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 30831#L777_accept_S5 [3578] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 30832#L778_accept_S5 [3976] L778_accept_S5-->L779_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_12) (< v_hdr.ff_tags.shortest_path_12 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 31017#L779_accept_S5 [3845] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 29564#L780_accept_S5 [2716] L780_accept_S5-->L781_accept_S5: Formula: (and (< v_hdr.ff_tags.path_length_30 256) (<= 0 v_hdr.ff_tags.path_length_30))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[] 29565#L781_accept_S5 [3496] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 30769#L782_accept_S5 [3514] L782_accept_S5-->L783_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 30782#L783_accept_S5 [3542] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 30111#L784_accept_S5 [2973] L784_accept_S5-->L785_accept_S5: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 30112#L785_accept_S5 [3074] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 29550#L786_accept_S5 [2713] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 29551#L787_accept_S5 [3215] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 30472#L788_accept_S5 [3279] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 30531#L789_accept_S5 [3262] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 30469#L790_accept_S5 [3212] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 30470#L791_accept_S5 [3901] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 31041#L792_accept_S5 [3950] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_24}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 31070#L793_accept_S5 [3983] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 29947#L794_accept_S5 [2882] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 29948#L795_accept_S5 [3457] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 29960#L796_accept_S5 [2887] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 29903#L797_accept_S5 [2858] L797_accept_S5-->L798_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 29904#L798_accept_S5 [2899] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 29988#L799_accept_S5 [3497] L799_accept_S5-->L800_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 30321#L800_accept_S5 [3100] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 29581#L801_accept_S5 [2723] L801_accept_S5-->L802_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 29582#L802_accept_S5 [3180] L802_accept_S5-->L803_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 30427#L803_accept_S5 [3994] L803_accept_S5-->L804_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 29452#L804_accept_S5 [2671] L804_accept_S5-->L805_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 29453#L805_accept_S5 [3354] L805_accept_S5-->L806_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 30613#L806_accept_S5 [3342] L806_accept_S5-->L807_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 30614#L807_accept_S5 [3947] L807_accept_S5-->L808_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 30952#L808_accept_S5 [3742] L808_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 30732#havocProcedureFINAL_accept_S5 [3454] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30733#havocProcedureEXIT_accept_S5 >[4335] havocProcedureEXIT_accept_S5-->L870-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29952#L870-D192 [2884] L870-D192-->L870_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29953#L870_accept_S5 [3827] L870_accept_S5-->L870_accept_S5-D138: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30238#L870_accept_S5-D138 [3047] L870_accept_S5-D138-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29840#_parser_ParserImplENTRY_accept_S5 [4099] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D78: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30965#_parser_ParserImplENTRY_accept_S5-D78 [3758] _parser_ParserImplENTRY_accept_S5-D78-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30937#startENTRY_accept_S5 [3717] startENTRY_accept_S5-->L944_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 30230#L944_accept_S5 [3043] L944_accept_S5-->L945_accept_S5: Formula: v_hdr.dfsTag.valid_25  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 30231#L945_accept_S5 [3866] L945_accept_S5-->L946_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 31026#L946_accept_S5 [4022] L946_accept_S5-->L947_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_39 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 29839#L947_accept_S5 [2831] L947_accept_S5-->L948_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 29841#L948_accept_S5 [3895] L948_accept_S5-->L948_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31037#L948_accept_S5-D162 [4017] L948_accept_S5-D162-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31033#acceptFINAL_accept_S5 [3881] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29888#acceptEXIT_accept_S5 >[4211] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29889#startFINAL-D324 [3725] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30847#startFINAL_accept_S5 [3602] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30090#startEXIT_accept_S5 >[4573] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30091#_parser_ParserImplFINAL-D240 [4095] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30512#_parser_ParserImplFINAL_accept_S5 [3244] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30513#_parser_ParserImplEXIT_accept_S5 >[4611] _parser_ParserImplEXIT_accept_S5-->L871-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30967#L871-D318 [3798] L871-D318-->L871_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30745#L871_accept_S5 [3470] L871_accept_S5-->L871_accept_S5-D165: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30746#L871_accept_S5-D165 [3963] L871_accept_S5-D165-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31067#verifyChecksumFINAL_accept_S5 [3942] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31068#verifyChecksumEXIT_accept_S5 >[4334] verifyChecksumEXIT_accept_S5-->L872-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30318#L872-D315 [3098] L872-D315-->L872_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29437#L872_accept_S5 [4078] L872_accept_S5-->L872_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30445#L872_accept_S5-D57 [3189] L872_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30446#ingressENTRY_accept_S5 [4048] ingressENTRY_accept_S5-->L816_accept_S5: Formula: v_hdr.dfsTag.valid_20  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  AuxVars[]  AssignedVars[] 31024#L816_accept_S5 [3861] L816_accept_S5-->L823_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_31 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[] 31025#L823_accept_S5 [3971] L823_accept_S5-->L823-1_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_curr_37 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_37}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_37}  AuxVars[]  AssignedVars[] 29893#L823-1_accept_S5 [3112] L823-1_accept_S5-->L823-1_accept_S5-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29892#L823-1_accept_S5-D126 [2854] L823-1_accept_S5-D126-->_curr_eq_ingress.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29894#_curr_eq_ingress.applyENTRY_accept_S5 [3697] _curr_eq_ingress.applyENTRY_accept_S5-->L437_accept_S5: Formula: (not (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_16))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_16}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_16}  AuxVars[]  AssignedVars[] 30923#L437_accept_S5 [3873] L437_accept_S5-->L437-1_accept_S5: Formula: (not (= v__curr_eq_ingress.action_run_18 _curr_eq_ingress.action.NoAction_24))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_18}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_18}  AuxVars[]  AssignedVars[] 30153#L437-1_accept_S5 [3068] L437-1_accept_S5-->_curr_eq_ingress.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30269#_curr_eq_ingress.applyEXIT_accept_S5 >[4536] _curr_eq_ingress.applyEXIT_accept_S5-->L826-D327: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29439#L826-D327 [2666] L826-D327-->L826_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29440#L826_accept_S5 [3314] L826_accept_S5-->L827_accept_S5: Formula: (not (= 5 v_meta.local_metadata.out_port_135))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_135}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_135}  AuxVars[]  AssignedVars[] 30587#L827_accept_S5 [3467] L827_accept_S5-->L830_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_43 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  AuxVars[]  AssignedVars[] 30084#L830_accept_S5 [3361] L830_accept_S5-->L852_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_59 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_59}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_59}  AuxVars[]  AssignedVars[] 30369#L852_accept_S5 [3138] L852_accept_S5-->L862_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_51 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_51}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_51}  AuxVars[]  AssignedVars[] 29482#L862_accept_S5 [2969] L862_accept_S5-->L862_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30104#L862_accept_S5-D117 [3509] L862_accept_S5-D117-->set_out_port_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29481#set_out_port_0.applyENTRY_accept_S5 [2683] set_out_port_0.applyENTRY_accept_S5-->L934_accept_S5: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_20}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_20}  AuxVars[]  AssignedVars[] 29484#L934_accept_S5 [3847] L934_accept_S5-->L934-1_accept_S5: Formula: (not (= v_set_out_port_0.action_run_26 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_26}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_26}  AuxVars[]  AssignedVars[] 29537#L934-1_accept_S5 [3821] L934-1_accept_S5-->set_out_port_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30284#set_out_port_0.applyEXIT_accept_S5 >[4602] set_out_port_0.applyEXIT_accept_S5-->L862-1-D348: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29507#L862-1-D348 [2691] L862-1-D348-->L862-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29508#L862-1_accept_S5 [3034] L862-1_accept_S5-->L862-1_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30185#L862-1_accept_S5-D129 [3021] L862-1_accept_S5-D129-->fwd_pkt_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30186#fwd_pkt_0.applyENTRY_accept_S5 [4001] fwd_pkt_0.applyENTRY_accept_S5-->L712_accept_S5: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_18))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  AuxVars[]  AssignedVars[] 30982#L712_accept_S5 [3785] L712_accept_S5-->L712-1_accept_S5: Formula: (not (= v_fwd_pkt_0.action_run_24 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  AuxVars[]  AssignedVars[] 30054#L712-1_accept_S5 [2938] L712-1_accept_S5-->fwd_pkt_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30055#fwd_pkt_0.applyEXIT_accept_S5 >[4466] fwd_pkt_0.applyEXIT_accept_S5-->L815-D279: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31348#L815-D279 [3589] L815-D279-->L815_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31347#L815_accept_S5 [3299] L815_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31047#ingressEXIT_accept_S5 >[4500] ingressEXIT_accept_S5-->L873-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30884#L873-D291 [3645] L873-D291-->L873_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30398#L873_accept_S5 [3270] L873_accept_S5-->L873_accept_S5-D87: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30397#L873_accept_S5-D87 [3162] L873_accept_S5-D87-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30399#egressFINAL_accept_S5 [3945] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30841#egressEXIT_accept_S5 >[4469] egressEXIT_accept_S5-->L874-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30207#L874-D339 [3032] L874-D339-->L874_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29543#L874_accept_S5 [3782] L874_accept_S5-->L874_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29542#L874_accept_S5-D102 [2708] L874_accept_S5-D102-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29544#computeChecksumFINAL_accept_S5 [2984] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30126#computeChecksumEXIT_accept_S5 >[4175] computeChecksumEXIT_accept_S5-->L875-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29462#L875-D216 [2676] L875-D216-->L875_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29464#L875_accept_S5 [3277] L875_accept_S5-->L877_accept_S5: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 29999#L877_accept_S5 [2903] L877_accept_S5-->L876-1_accept_S5: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 30000#L876-1_accept_S5 [2935] L876-1_accept_S5-->L880_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_144 v_meta.local_metadata.pkt_par_41))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_0] 30052#L880_accept_S5 [3868] L880_accept_S5-->L881_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_66 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 30016#L881_accept_S5 [2913] L881_accept_S5-->L882_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 29923#L882_accept_S5 [2869] L882_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_145 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and .cse0 (not v__p4ltl_3_7))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  AuxVars[]  AssignedVars[_p4ltl_3] 29835#mainFINAL_accept_S5 [2830] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29836#mainEXIT_accept_S5 >[4455] mainEXIT_accept_S5-->L888-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29685#L888-1-D273 [2759] L888-1-D273-->L888-1_accept_S5: Formula: (and (or v__p4ltl_3_9 v__p4ltl_2_9) v_hdr.dfsTag.valid_27)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 29687#L888-1_accept_S5 
[2023-02-06 18:47:20,681 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:47:20,681 INFO  L85        PathProgramCache]: Analyzing trace with hash 877280236, now seen corresponding path program 1 times
[2023-02-06 18:47:20,681 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:47:20,681 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [379669299]
[2023-02-06 18:47:20,681 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:47:20,682 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:47:20,695 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,738 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:47:20,742 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,810 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:20,812 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,819 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:47:20,820 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,823 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:20,824 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,825 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:47:20,825 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,826 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:47:20,827 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,832 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:47:20,833 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,837 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 18:47:20,837 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,838 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:47:20,838 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,841 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 17
[2023-02-06 18:47:20,842 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,845 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 24
[2023-02-06 18:47:20,846 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,846 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 18:47:20,847 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,847 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 161
[2023-02-06 18:47:20,848 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,849 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 179
[2023-02-06 18:47:20,858 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,879 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:20,884 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,897 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:47:20,898 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,900 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:20,901 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,902 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:47:20,902 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,902 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:47:20,903 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,904 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:47:20,905 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,914 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 18:47:20,915 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,916 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 15
[2023-02-06 18:47:20,916 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,917 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 22
[2023-02-06 18:47:20,917 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,918 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 154
[2023-02-06 18:47:20,919 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,919 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 159
[2023-02-06 18:47:20,919 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:20,920 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:47:20,921 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:47:20,921 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [379669299]
[2023-02-06 18:47:20,921 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [379669299] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:47:20,921 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:47:20,921 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [16] imperfect sequences [] total 16
[2023-02-06 18:47:20,921 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1793285293]
[2023-02-06 18:47:20,921 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:47:20,921 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:47:20,922 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:47:20,922 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants.
[2023-02-06 18:47:20,922 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=55, Invalid=185, Unknown=0, NotChecked=0, Total=240
[2023-02-06 18:47:20,922 INFO  L87              Difference]: Start difference. First operand 1916 states and 2106 transitions. cyclomatic complexity: 193 Second operand  has 16 states, 16 states have (on average 18.875) internal successors, (302), 7 states have internal predecessors, (302), 6 states have call successors, (26), 10 states have call predecessors, (26), 4 states have return successors, (25), 6 states have call predecessors, (25), 6 states have call successors, (25)
[2023-02-06 18:47:27,151 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:47:27,152 INFO  L93              Difference]: Finished difference Result 3297 states and 4037 transitions.
[2023-02-06 18:47:27,152 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 55 states. 
[2023-02-06 18:47:27,152 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3297 states and 4037 transitions.
[2023-02-06 18:47:27,160 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 18:47:27,170 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3297 states to 3297 states and 4037 transitions.
[2023-02-06 18:47:27,170 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1098
[2023-02-06 18:47:27,171 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1098
[2023-02-06 18:47:27,171 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 3297 states and 4037 transitions.
[2023-02-06 18:47:27,173 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:47:27,174 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 3297 states and 4037 transitions.
[2023-02-06 18:47:27,174 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 3297 states and 4037 transitions.
[2023-02-06 18:47:27,199 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 3297 to 1915.
[2023-02-06 18:47:27,200 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1915 states, 1416 states have (on average 1.127824858757062) internal successors, (1597), 1422 states have internal predecessors, (1597), 230 states have call successors, (230), 230 states have call predecessors, (230), 269 states have return successors, (272), 263 states have call predecessors, (272), 229 states have call successors, (272)
[2023-02-06 18:47:27,203 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1915 states to 1915 states and 2099 transitions.
[2023-02-06 18:47:27,203 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1915 states and 2099 transitions.
[2023-02-06 18:47:27,204 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1915 states and 2099 transitions.
[2023-02-06 18:47:27,204 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-02-06 18:47:27,204 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1915 states and 2099 transitions.
[2023-02-06 18:47:27,207 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:47:27,207 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:47:27,207 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:47:27,208 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:27,208 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:27,210 INFO  L752   eck$LassoCheckResult]: Stem: 35775#ULTIMATE.startENTRY_NONWA [2801] ULTIMATE.startENTRY_NONWA-->L888-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35864#L888-1_T1_init [3339] L888-1_T1_init-->L888_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35532#L888_T1_init [3547] L888_T1_init-->L888_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36643#L888_T1_init-D59 [3284] L888_T1_init-D59-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35623#mainENTRY_T1_init [3949] mainENTRY_T1_init-->mainENTRY_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36130#mainENTRY_T1_init-D89 [2931] mainENTRY_T1_init-D89-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36131#havocProcedureENTRY_T1_init [3064] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 36349#L720_T1_init [3293] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 36653#L721_T1_init [3508] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 36865#L722_T1_init [3550] L722_T1_init-->L723_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 36896#L723_T1_init [3705] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 36434#L724_T1_init [3122] L724_T1_init-->L725_T1_init: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 36278#L725_T1_init [3024] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 36279#L726_T1_init [3560] L726_T1_init-->L727_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 36902#L727_T1_init [3968] L727_T1_init-->L728_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 35987#L728_T1_init [2856] L728_T1_init-->L729_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 35988#L729_T1_init [3286] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 36612#L730_T1_init [3256] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 35814#L731_T1_init [2776] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 35815#L732_T1_init [3014] L732_T1_init-->L733_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 36260#L733_T1_init [3600] L733_T1_init-->L734_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_14) (< v_standard_metadata.deq_timedelta_14 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[] 36504#L734_T1_init [3170] L734_T1_init-->L735_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 36505#L735_T1_init [3572] L735_T1_init-->L736_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 36150#L736_T1_init [2942] L736_T1_init-->L737_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 36151#L737_T1_init [4018] L737_T1_init-->L738_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 36835#L738_T1_init [3474] L738_T1_init-->L739_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 36836#L739_T1_init [3671] L739_T1_init-->L740_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 36335#L740_T1_init [3053] L740_T1_init-->L741_T1_init: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 36336#L741_T1_init [3445] L741_T1_init-->L742_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 36700#L742_T1_init [3341] L742_T1_init-->L743_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 36431#L743_T1_init [3120] L743_T1_init-->L744_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 36432#L744_T1_init [3806] L744_T1_init-->L745_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 36663#L745_T1_init [3300] L745_T1_init-->L746_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 36528#L746_T1_init [3187] L746_T1_init-->L747_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 36136#L747_T1_init [2934] L747_T1_init-->L748_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 36137#L748_T1_init [3776] L748_T1_init-->L749_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 37046#L749_T1_init [3748] L749_T1_init-->L750_T1_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 36203#L750_T1_init [2979] L750_T1_init-->L751_T1_init: Formula: (= v_meta.local_metadata.out_port_92 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_92}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 36204#L751_T1_init [3124] L751_T1_init-->L752_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 36436#L752_T1_init [3643] L752_T1_init-->L753_T1_init: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 36968#L753_T1_init [3902] L753_T1_init-->L754_T1_init: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 36997#L754_T1_init [3681] L754_T1_init-->L755_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 35747#L755_T1_init [2750] L755_T1_init-->L756_T1_init: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 35748#L756_T1_init [3446] L756_T1_init-->L757_T1_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 36809#L757_T1_init [3580] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 36920#L758_T1_init [3642] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 35691#L759_T1_init [2730] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 35692#L760_T1_init [3833] L760_T1_init-->L761_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_18) (< v_hdr.dfsTag.pkt_v1_par_18 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[] 36625#L761_T1_init [3267] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 36626#L762_T1_init [3421] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_11))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 36779#L763_T1_init [3507] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 36617#L764_T1_init [3263] L764_T1_init-->L765_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_14) (< v_hdr.dfsTag.pkt_v2_par_14 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 36618#L765_T1_init [3479] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 35706#L766_T1_init [2735] L766_T1_init-->L767_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_14 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_14))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[] 35707#L767_T1_init [3321] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 35757#L768_T1_init [2754] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 35758#L769_T1_init [3777] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 36635#L770_T1_init [3281] L770_T1_init-->L771_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_14) (< v_hdr.dfsTag.pkt_v4_curr_14 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 36132#L771_T1_init [2932] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 36133#L772_T1_init [3978] L772_T1_init-->L773_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 37052#L773_T1_init [3766] L773_T1_init-->L774_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 36234#L774_T1_init [3000] L774_T1_init-->L775_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 35859#L775_T1_init [2799] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 35860#L776_T1_init [2929] L776_T1_init-->L777_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 35924#L777_T1_init [2829] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 35925#L778_T1_init [3295] L778_T1_init-->L779_T1_init: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 36654#L779_T1_init [3993] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 36567#L780_T1_init [3224] L780_T1_init-->L781_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 36568#L781_T1_init [3623] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 36446#L782_T1_init [3131] L782_T1_init-->L783_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_12 2) (<= 0 v_hdr.ff_tags.is_edge_12))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[] 36090#L783_T1_init [2905] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 36091#L784_T1_init [3599] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_17) (< v_hdr.ff_tags.dfs_start_17 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 36713#L785_T1_init [3350] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 35904#L786_T1_init [2822] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 35905#L787_T1_init [3200] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 36539#L788_T1_init [3326] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 36686#L789_T1_init [3521] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 36387#L790_T1_init [3090] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 36360#L791_T1_init [3071] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 36361#L792_T1_init [4098] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_25}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 35845#L793_T1_init [2791] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 35846#L794_T1_init [3915] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 36280#L795_T1_init [3025] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 36281#L796_T1_init [3737] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 35622#L797_T1_init [2703] L797_T1_init-->L798_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 35624#L798_T1_init [2744] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 35736#L799_T1_init [3016] L799_T1_init-->L800_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 35752#L800_T1_init [2753] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 35753#L801_T1_init [3006] L801_T1_init-->L802_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 36245#L802_T1_init [3792] L802_T1_init-->L803_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 36975#L803_T1_init [3661] L803_T1_init-->L804_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 36976#L804_T1_init [3795] L804_T1_init-->L805_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 36333#L805_T1_init [3052] L805_T1_init-->L806_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 36334#L806_T1_init [3979] L806_T1_init-->L807_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 36875#L807_T1_init [3525] L807_T1_init-->L808_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 36609#L808_T1_init [3255] L808_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 36610#havocProcedureFINAL_T1_init [4086] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35729#havocProcedureEXIT_T1_init >[4385] havocProcedureEXIT_T1_init-->L870-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35730#L870-D191 [3684] L870-D191-->L870_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35857#L870_T1_init [3738] L870_T1_init-->L870_T1_init-D137: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36751#L870_T1_init-D137 [3388] L870_T1_init-D137-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36366#_parser_ParserImplENTRY_T1_init [3096] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D77: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36403#_parser_ParserImplENTRY_T1_init-D77 [3419] _parser_ParserImplENTRY_T1_init-D77-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36778#startENTRY_T1_init [3486] startENTRY_T1_init-->L944_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 36846#L944_T1_init [3753] L944_T1_init-->L945_T1_init: Formula: v_hdr.dfsTag.valid_26  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_26}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 36537#L945_T1_init [3196] L945_T1_init-->L946_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 36365#L946_T1_init [3075] L946_T1_init-->L947_T1_init: Formula: (= v_meta.local_metadata.pkt_par_37 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 36367#L947_T1_init [3522] L947_T1_init-->L948_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 36030#L948_T1_init [4036] L948_T1_init-->L948_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36143#L948_T1_init-D161 [2939] L948_T1_init-D161-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36029#acceptFINAL_T1_init [2880] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36031#acceptEXIT_T1_init >[4300] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37026#startFINAL-D323 [3720] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36923#startFINAL_T1_init [3584] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36447#startEXIT_T1_init >[4121] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35856#_parser_ParserImplFINAL-D239 [2797] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35858#_parser_ParserImplFINAL_T1_init [3411] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36415#_parser_ParserImplEXIT_T1_init >[4180] _parser_ParserImplEXIT_T1_init-->L871-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36416#L871-D317 [3592] L871-D317-->L871_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36275#L871_T1_init [3690] L871_T1_init-->L871_T1_init-D164: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36681#L871_T1_init-D164 [3322] L871_T1_init-D164-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36274#verifyChecksumFINAL_T1_init [3022] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36276#verifyChecksumEXIT_T1_init >[4365] verifyChecksumEXIT_T1_init-->L872-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35974#L872-D314 [2851] L872-D314-->L872_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35614#L872_T1_init [3213] L872_T1_init-->L872_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36556#L872_T1_init-D56 [3678] L872_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36917#ingressENTRY_T1_init [3576] ingressENTRY_T1_init-->L816_T1_init: Formula: v_hdr.dfsTag.valid_18  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  AuxVars[]  AssignedVars[] 36908#L816_T1_init [3565] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.pkt_start_28 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  AuxVars[]  AssignedVars[] 36630#L817_T1_init [3271] L817_T1_init-->L817_T1_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36631#L817_T1_init-D44 [3331] L817_T1_init-D44-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36687#default_route_0.applyENTRY_T1_init [3327] default_route_0.applyENTRY_T1_init-->L670_T1_init: Formula: (= v_default_route_0.action_run_19 default_route_0.action.set_default_route)  InVars {default_route_0.action_run=v_default_route_0.action_run_19}  OutVars{default_route_0.action_run=v_default_route_0.action_run_19}  AuxVars[]  AssignedVars[] 35887#L670_T1_init [3487] L670_T1_init-->L670_T1_init-D92: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to]< 35886#L670_T1_init-D92 [2814] L670_T1_init-D92-->set_default_routeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35888#set_default_routeENTRY_T1_init [3959] set_default_routeENTRY_T1_init-->set_default_routeFINAL_T1_init: Formula: (= v_meta.local_metadata.out_port_149 v_set_default_route_send_to_3)  InVars {set_default_route_send_to=v_set_default_route_send_to_3}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_149, set_default_route_send_to=v_set_default_route_send_to_3}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 36962#set_default_routeFINAL_T1_init [3632] set_default_routeFINAL_T1_init-->set_default_routeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35917#set_default_routeEXIT_T1_init >[4518] set_default_routeEXIT_T1_init-->L672-1-D359: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to] 35918#L672-1-D359 [3301] L672-1-D359-->L672-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36664#L672-1_T1_init [4102] L672-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37210#default_route_0.applyEXIT_T1_init >[4515] default_route_0.applyEXIT_T1_init-->L817-1-D257: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36456#L817-1-D257 [3136] L817-1-D257-->L817-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36457#L817-1_T1_init [3320] L817-1_T1_init-->L852_T1_init: Formula: (not (= v_meta.local_metadata.out_port_133 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  AuxVars[]  AssignedVars[] 35627#L852_T1_init [4065] L852_T1_init-->L862_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_47 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  AuxVars[]  AssignedVars[] 35812#L862_T1_init [3005] L862_T1_init-->L862_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36244#L862_T1_init-D116 [3324] L862_T1_init-D116-->set_out_port_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37130#set_out_port_0.applyENTRY_T1_init [3905] set_out_port_0.applyENTRY_T1_init-->L934_T1_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_16))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_16}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_16}  AuxVars[]  AssignedVars[] 37131#L934_T1_init [3464] L934_T1_init-->L934-1_T1_init: Formula: (not (= v_set_out_port_0.action_run_18 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_18}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_18}  AuxVars[]  AssignedVars[] 36282#L934-1_T1_init [3026] L934-1_T1_init-->set_out_port_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36283#set_out_port_0.applyEXIT_T1_init >[4380] set_out_port_0.applyEXIT_T1_init-->L862-1-D347: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36981#L862-1-D347 [3662] L862-1-D347-->L862-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35669#L862-1_T1_init [3772] L862-1_T1_init-->L862-1_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35668#L862-1_T1_init-D128 [2722] L862-1_T1_init-D128-->fwd_pkt_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35670#fwd_pkt_0.applyENTRY_T1_init [3677] fwd_pkt_0.applyENTRY_T1_init-->L712_T1_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_20))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  AuxVars[]  AssignedVars[] 37143#L712_T1_init [3927] L712_T1_init-->L712-1_T1_init: Formula: (not (= v_fwd_pkt_0.action_run_26 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  AuxVars[]  AssignedVars[] 35743#L712-1_T1_init [3072] L712-1_T1_init-->fwd_pkt_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36604#fwd_pkt_0.applyEXIT_T1_init >[4304] fwd_pkt_0.applyEXIT_T1_init-->L815-D278: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36605#L815-D278 [3752] L815-D278-->L815_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37004#L815_T1_init [3687] L815_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37005#ingressEXIT_T1_init >[4574] ingressEXIT_T1_init-->L873-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37318#L873-D290 [2667] L873-D290-->L873_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36641#L873_T1_init [3932] L873_T1_init-->L873_T1_init-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37317#L873_T1_init-D86 [2833] L873_T1_init-D86-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36640#egressFINAL_T1_init [3285] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36642#egressEXIT_T1_init >[4622] egressEXIT_T1_init-->L874-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37083#L874-D338 [3814] L874-D338-->L874_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37006#L874_T1_init [3691] L874_T1_init-->L874_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37007#L874_T1_init-D101 [3669] L874_T1_init-D101-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37310#computeChecksumFINAL_T1_init [3888] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37192#computeChecksumEXIT_T1_init >[4567] computeChecksumEXIT_T1_init-->L875-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35819#L875-D215 [2779] L875-D215-->L875_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35820#L875_T1_init [2785] L875_T1_init-->L877_T1_init: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 35833#L877_T1_init [3616] L877_T1_init-->L876-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 36947#L876-1_T1_init [3797] L876-1_T1_init-->L880_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_147 v_meta.local_metadata.pkt_par_44))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and v__p4ltl_0_8 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 36164#L880_T1_init [2951] L880_T1_init-->L881_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_68 0))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 36165#L881_T1_init [4087] L881_T1_init-->L882_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_6 (not .cse0)) (and (not v__p4ltl_2_6) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 35714#L882_T1_init [2738] L882_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_146 0))) (or (and (not v__p4ltl_3_8) .cse0) (and v__p4ltl_3_8 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  AuxVars[]  AssignedVars[_p4ltl_3] 35715#mainFINAL_T1_init [3809] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37076#mainEXIT_T1_init >[4505] mainEXIT_T1_init-->L888-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37084#L888-1-D272 [3604] L888-1-D272-->L888-1_T0_S2: Formula: (and v__p4ltl_1_9 (or v__p4ltl_3_11 v__p4ltl_2_11) v_hdr.dfsTag.valid_29 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 36806#L888-1_T0_S2 [3759] L888-1_T0_S2-->L888_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35829#L888_T0_S2 [3346] L888_T0_S2-->L888_T0_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36707#L888_T0_S2-D58 [3478] L888_T0_S2-D58-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35524#mainENTRY_T0_S2 [2806] mainENTRY_T0_S2-->mainENTRY_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35871#mainENTRY_T0_S2-D88 [2896] mainENTRY_T0_S2-D88-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36067#havocProcedureENTRY_T0_S2 [3310] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 36200#L720_T0_S2 [2977] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 36201#L721_T0_S2 [3710] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 36822#L722_T0_S2 [3461] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 36337#L723_T0_S2 [3055] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.egress_spec_25 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_25}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 36338#L724_T0_S2 [3591] L724_T0_S2-->L725_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_25)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_25}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 36558#L725_T0_S2 [3218] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 36341#L726_T0_S2 [3057] L726_T0_S2-->L727_T0_S2: Formula: (and (< v_standard_metadata.instance_type_11 4294967296) (<= 0 v_standard_metadata.instance_type_11))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_11}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[] 36342#L727_T0_S2 [3775] L727_T0_S2-->L728_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 36613#L728_T0_S2 [3260] L728_T0_S2-->L729_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 36614#L729_T0_S2 [3462] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 36823#L730_T0_S2 [3712] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 35915#L731_T0_S2 [2826] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 35916#L732_T0_S2 [3226] L732_T0_S2-->L733_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 36570#L733_T0_S2 [3733] L733_T0_S2-->L734_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 36510#L734_T0_S2 [3177] L734_T0_S2-->L735_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 35821#L735_T0_S2 [2778] L735_T0_S2-->L736_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 35822#L736_T0_S2 [3885] L736_T0_S2-->L737_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 36668#L737_T0_S2 [3305] L737_T0_S2-->L738_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 36669#L738_T0_S2 [3585] L738_T0_S2-->L739_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 36735#L739_T0_S2 [3379] L739_T0_S2-->L740_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 36736#L740_T0_S2 [3597] L740_T0_S2-->L741_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 36054#L741_T0_S2 [2892] L741_T0_S2-->L742_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 36055#L742_T0_S2 [3899] L742_T0_S2-->L743_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 37127#L743_T0_S2 [4044] L743_T0_S2-->L744_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 36379#L744_T0_S2 [3084] L744_T0_S2-->L745_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 36380#L745_T0_S2 [4007] L745_T0_S2-->L746_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 36658#L746_T0_S2 [3298] L746_T0_S2-->L747_T0_S2: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 36659#L747_T0_S2 [3635] L747_T0_S2-->L748_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 36258#L748_T0_S2 [3013] L748_T0_S2-->L749_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_33 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 36259#L749_T0_S2 [4041] L749_T0_S2-->L750_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 37142#L750_T0_S2 [3924] L750_T0_S2-->L751_T0_S2: Formula: (= v_meta.local_metadata.out_port_93 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_93}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 37032#L751_T0_S2 [3726] L751_T0_S2-->L752_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 36972#L752_T0_S2 [3651] L752_T0_S2-->L753_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 36973#L753_T0_S2 [3668] L753_T0_S2-->L754_T0_S2: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 36242#L754_T0_S2 [3004] L754_T0_S2-->L755_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 36243#L755_T0_S2 [3558] L755_T0_S2-->L756_T0_S2: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 36708#L756_T0_S2 [3347] L756_T0_S2-->L757_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 36706#L757_T0_S2 [3345] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 36012#L758_T0_S2 [2873] L758_T0_S2-->L759_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 36013#L759_T0_S2 [3093] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 36395#L760_T0_S2 [3458] L760_T0_S2-->L761_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 35791#L761_T0_S2 [2766] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 35792#L762_T0_S2 [4090] L762_T0_S2-->L763_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_10))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 36608#L763_T0_S2 [3254] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 35599#L764_T0_S2 [2692] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 35600#L765_T0_S2 [3969] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 37148#L766_T0_S2 [3934] L766_T0_S2-->L767_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_12))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 37030#L767_T0_S2 [3722] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 36810#L768_T0_S2 [3447] L768_T0_S2-->L769_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 36182#L769_T0_S2 [2963] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 36183#L770_T0_S2 [3214] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (< v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 36480#L771_T0_S2 [3161] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 36481#L772_T0_S2 [3730] L772_T0_S2-->L773_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_13))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 37034#L773_T0_S2 [3768] L773_T0_S2-->L774_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 36872#L774_T0_S2 [3520] L774_T0_S2-->L775_T0_S2: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 36873#L775_T0_S2 [4081] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 37155#L776_T0_S2 [3943] L776_T0_S2-->L777_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (< v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 37094#L777_T0_S2 [3828] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 35719#L778_T0_S2 [2740] L778_T0_S2-->L779_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 35720#L779_T0_S2 [3019] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 36270#L780_T0_S2 [3252] L780_T0_S2-->L781_T0_S2: Formula: (and (< v_hdr.ff_tags.path_length_33 256) (<= 0 v_hdr.ff_tags.path_length_33))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 36238#L781_T0_S2 [3002] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 36239#L782_T0_S2 [3865] L782_T0_S2-->L783_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (< v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 36967#L783_T0_S2 [3640] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 36786#L784_T0_S2 [3426] L784_T0_S2-->L785_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_20) (< v_hdr.ff_tags.dfs_start_20 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[] 35544#L785_T0_S2 [2674] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 35545#L786_T0_S2 [4063] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 37184#L787_T0_S2 [4024] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 37185#L788_T0_S2 [4082] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 37120#L789_T0_S2 [3886] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 35727#L790_T0_S2 [2741] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 35728#L791_T0_S2 [3751] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 35834#L792_T0_S2 [2784] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_26}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 35578#L793_T0_S2 [2684] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 35579#L794_T0_S2 [2689] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 35593#L795_T0_S2 [3788] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 36645#L796_T0_S2 [3289] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 36646#L797_T0_S2 [3778] L797_T0_S2-->L798_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 36171#L798_T0_S2 [2956] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 36172#L799_T0_S2 [2964] L799_T0_S2-->L800_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 36184#L800_T0_S2 [3171] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 36375#L801_T0_S2 [3080] L801_T0_S2-->L802_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 35949#L802_T0_S2 [2838] L802_T0_S2-->L803_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 35950#L803_T0_S2 [2983] L803_T0_S2-->L804_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 36211#L804_T0_S2 [3118] L804_T0_S2-->L805_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 35523#L805_T0_S2 [2664] L805_T0_S2-->L806_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 35525#L806_T0_S2 [3493] L806_T0_S2-->L807_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 36325#L807_T0_S2 [3048] L807_T0_S2-->L808_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 36326#L808_T0_S2 [3424] L808_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 36782#havocProcedureFINAL_T0_S2 [4060] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37079#havocProcedureEXIT_T0_S2 >[4328] havocProcedureEXIT_T0_S2-->L870-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37080#L870-D190 [4021] L870-D190-->L870_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36466#L870_T0_S2 [4038] L870_T0_S2-->L870_T0_S2-D136: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36547#L870_T0_S2-D136 [3207] L870_T0_S2-D136-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35755#_parser_ParserImplENTRY_T0_S2 [3146] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D76: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35999#_parser_ParserImplENTRY_T0_S2-D76 [2864] _parser_ParserImplENTRY_T0_S2-D76-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36000#startENTRY_T0_S2 [3455] startENTRY_T0_S2-->L944_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 36213#L944_T0_S2 [2985] L944_T0_S2-->L945_T0_S2: Formula: v_hdr.dfsTag.valid_24  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 36214#L945_T0_S2 [3027] L945_T0_S2-->L946_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 36284#L946_T0_S2 [3517] L946_T0_S2-->L947_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_38 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 36815#L947_T0_S2 [3452] L947_T0_S2-->L948_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 35787#L948_T0_S2 [2890] L948_T0_S2-->L948_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36051#L948_T0_S2-D160 [3450] L948_T0_S2-D160-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36175#acceptFINAL_T0_S2 [2957] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35786#acceptEXIT_T0_S2 >[4465] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35754#startFINAL-D322 [2752] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35756#startFINAL_T0_S2 [3489] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36650#startEXIT_T0_S2 >[4170] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36651#_parser_ParserImplFINAL-D238 [3789] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37069#_parser_ParserImplFINAL_T0_S2 [3909] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37112#_parser_ParserImplEXIT_T0_S2 >[4309] _parser_ParserImplEXIT_T0_S2-->L871-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36600#L871-D316 [3247] L871-D316-->L871_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36601#L871_T0_S2 [3864] L871_T0_S2-->L871_T0_S2-D163: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36726#L871_T0_S2-D163 [3363] L871_T0_S2-D163-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36727#verifyChecksumFINAL_T0_S2 [3686] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37003#verifyChecksumEXIT_T0_S2 >[4207] verifyChecksumEXIT_T0_S2-->L872-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37159#L872-D313 [4035] L872-D313-->L872_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35547#L872_T0_S2 [3511] L872_T0_S2-->L872_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36328#L872_T0_S2-D55 [3050] L872_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36219#ingressENTRY_T0_S2 [2988] ingressENTRY_T0_S2-->L816_T0_S2: Formula: v_hdr.dfsTag.valid_22  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[] 36209#L816_T0_S2 [2981] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_26 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  AuxVars[]  AssignedVars[] 35750#L817_T0_S2 [2925] L817_T0_S2-->L817_T0_S2-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35749#L817_T0_S2-D43 [2751] L817_T0_S2-D43-->default_route_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35751#default_route_0.applyENTRY_T0_S2 [3701] default_route_0.applyENTRY_T0_S2-->L670_T0_S2: Formula: (= v_default_route_0.action_run_17 default_route_0.action.set_default_route)  InVars {default_route_0.action_run=v_default_route_0.action_run_17}  OutVars{default_route_0.action_run=v_default_route_0.action_run_17}  AuxVars[]  AssignedVars[] 35780#L670_T0_S2 [2761] L670_T0_S2-->L670_T0_S2-D91: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to]< 35781#L670_T0_S2-D91 [4004] L670_T0_S2-D91-->set_default_routeENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37175#set_default_routeENTRY_T0_S2 [4091] set_default_routeENTRY_T0_S2-->set_default_routeFINAL_T0_S2: Formula: (= v_meta.local_metadata.out_port_148 v_set_default_route_send_to_2)  InVars {set_default_route_send_to=v_set_default_route_send_to_2}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_148, set_default_route_send_to=v_set_default_route_send_to_2}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 36571#set_default_routeFINAL_T0_S2 [3227] set_default_routeFINAL_T0_S2-->set_default_routeEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36572#set_default_routeEXIT_T0_S2 >[4516] set_default_routeEXIT_T0_S2-->L672-1-D358: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to] 36954#L672-1-D358 [3638] L672-1-D358-->L672-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36830#L672-1_T0_S2 [3468] L672-1_T0_S2-->default_route_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36831#default_route_0.applyEXIT_T0_S2 >[4382] default_route_0.applyEXIT_T0_S2-->L817-1-D256: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37161#L817-1-D256 [3967] L817-1-D256-->L817-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37162#L817-1_T0_S2 [3626] L817-1_T0_S2-->L852_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_105 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_105}  AuxVars[]  AssignedVars[] 35548#L852_T0_S2 [2764] L852_T0_S2-->L862_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_53 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  AuxVars[]  AssignedVars[] 35785#L862_T0_S2 [3198] L862_T0_S2-->L862_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36499#L862_T0_S2-D115 [3168] L862_T0_S2-D115-->set_out_port_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36500#set_out_port_0.applyENTRY_T0_S2 [3989] set_out_port_0.applyENTRY_T0_S2-->L934_T0_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_24))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_24}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_24}  AuxVars[]  AssignedVars[] 37170#L934_T0_S2 [4032] L934_T0_S2-->L934-1_T0_S2: Formula: (not (= v_set_out_port_0.action_run_22 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_22}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_22}  AuxVars[]  AssignedVars[] 36623#L934-1_T0_S2 [3315] L934-1_T0_S2-->set_out_port_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36676#set_out_port_0.applyEXIT_T0_S2 >[4413] set_out_port_0.applyEXIT_T0_S2-->L862-1-D346: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35994#L862-1-D346 [2860] L862-1-D346-->L862-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35605#L862-1_T0_S2 [3076] L862-1_T0_S2-->L862-1_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36368#L862-1_T0_S2-D127 [3117] L862-1_T0_S2-D127-->fwd_pkt_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36429#fwd_pkt_0.applyENTRY_T0_S2 [3575] fwd_pkt_0.applyENTRY_T0_S2-->L712_T0_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_16))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  AuxVars[]  AssignedVars[] 35604#L712_T0_S2 [2695] L712_T0_S2-->L712-1_T0_S2: Formula: (not (= v_fwd_pkt_0.action_run_22 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  AuxVars[]  AssignedVars[] 35607#L712-1_T0_S2 [3356] L712-1_T0_S2-->fwd_pkt_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37204#fwd_pkt_0.applyEXIT_T0_S2 >[4159] fwd_pkt_0.applyEXIT_T0_S2-->L815-D277: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37205#L815-D277 [3992] L815-D277-->L815_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37435#L815_T0_S2 [3416] L815_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37330#ingressEXIT_T0_S2 >[4554] ingressEXIT_T0_S2-->L873-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37328#L873-D289 [3229] L873-D289-->L873_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37325#L873_T0_S2 [3272] L873_T0_S2-->L873_T0_S2-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37326#L873_T0_S2-D85 [2798] L873_T0_S2-D85-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37327#egressFINAL_T0_S2 [2693] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37324#egressEXIT_T0_S2 >[4278] egressEXIT_T0_S2-->L874-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37319#L874-D337 [2783] L874-D337-->L874_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36574#L874_T0_S2 [3631] L874_T0_S2-->L874_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36573#L874_T0_S2-D100 [3228] L874_T0_S2-D100-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36575#computeChecksumFINAL_T0_S2 [3355] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36721#computeChecksumEXIT_T0_S2 >[4274] computeChecksumEXIT_T0_S2-->L875-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36811#L875-D214 [3906] L875-D214-->L875_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36139#L875_T0_S2 [2936] L875_T0_S2-->L877_T0_S2: Formula: (not v_forward_32)  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 35922#L877_T0_S2 [2828] L877_T0_S2-->L876-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 35923#L876-1_T0_S2 [3482] L876-1_T0_S2-->L880_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_143 v_meta.local_metadata.pkt_par_40))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 36844#L880_T0_S2 [3546] L880_T0_S2-->L881_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_67 0))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 36490#L881_T0_S2 [3164] L881_T0_S2-->L882_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_45 0))) (or (and (not v__p4ltl_2_8) .cse0) (and v__p4ltl_2_8 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_2] 36491#L882_T0_S2 [3280] L882_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_142 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  AuxVars[]  AssignedVars[_p4ltl_3] 36178#mainFINAL_T0_S2 [2959] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36179#mainEXIT_T0_S2 >[4607] mainEXIT_T0_S2-->L888-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36805#L888-1-D271 [3443] L888-1-D271-->L888-1_accept_S5: Formula: (and (not v__p4ltl_0_11) v_hdr.dfsTag.valid_31 (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[] 35776#L888-1_accept_S5 
[2023-02-06 18:47:27,211 INFO  L754   eck$LassoCheckResult]: Loop: 35776#L888-1_accept_S5 [3153] L888-1_accept_S5-->L888_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35553#L888_accept_S5 [3805] L888_accept_S5-->L888_accept_S5-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36876#L888_accept_S5-D60 [3527] L888_accept_S5-D60-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35540#mainENTRY_accept_S5 [3683] mainENTRY_accept_S5-->mainENTRY_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37001#mainENTRY_accept_S5-D90 [3867] mainENTRY_accept_S5-D90-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36322#havocProcedureENTRY_accept_S5 [3046] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 36323#L720_accept_S5 [3297] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 36657#L721_accept_S5 [3884] L721_accept_S5-->L722_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 36460#L722_accept_S5 [3140] L722_accept_S5-->L723_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 36461#L723_accept_S5 [3206] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 36546#L724_accept_S5 [3794] L724_accept_S5-->L725_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 35958#L725_accept_S5 [2843] L725_accept_S5-->L726_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 35959#L726_accept_S5 [2848] L726_accept_S5-->L727_accept_S5: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 35965#L727_accept_S5 [3282] L727_accept_S5-->L728_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 36637#L728_accept_S5 [3941] L728_accept_S5-->L729_accept_S5: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 36847#L729_accept_S5 [3488] L729_accept_S5-->L730_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 36271#L730_accept_S5 [3020] L730_accept_S5-->L731_accept_S5: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 36099#L731_accept_S5 [2911] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 36100#L732_accept_S5 [3894] L732_accept_S5-->L733_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 36089#L733_accept_S5 [2904] L733_accept_S5-->L734_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 35944#L734_accept_S5 [2835] L734_accept_S5-->L735_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 35945#L735_accept_S5 [2986] L735_accept_S5-->L736_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 36215#L736_accept_S5 [3097] L736_accept_S5-->L737_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 36404#L737_accept_S5 [3126] L737_accept_S5-->L738_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 35539#L738_accept_S5 [2670] L738_accept_S5-->L739_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 35541#L739_accept_S5 [3526] L739_accept_S5-->L740_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 36347#L740_accept_S5 [3063] L740_accept_S5-->L741_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 36348#L741_accept_S5 [3165] L741_accept_S5-->L742_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 36492#L742_accept_S5 [3460] L742_accept_S5-->L743_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 36082#L743_accept_S5 [2901] L743_accept_S5-->L744_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 36083#L744_accept_S5 [3656] L744_accept_S5-->L745_accept_S5: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 36474#L745_accept_S5 [3152] L745_accept_S5-->L746_accept_S5: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 36475#L746_accept_S5 [3652] L746_accept_S5-->L747_accept_S5: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 36826#L747_accept_S5 [3465] L747_accept_S5-->L748_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 36827#L748_accept_S5 [3980] L748_accept_S5-->L749_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 37167#L749_accept_S5 [4070] L749_accept_S5-->L750_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 37150#L750_accept_S5 [3936] L750_accept_S5-->L751_accept_S5: Formula: (= v_meta.local_metadata.out_port_91 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_91}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 36065#L751_accept_S5 [2895] L751_accept_S5-->L752_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 36066#L752_accept_S5 [3556] L752_accept_S5-->L753_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 36900#L753_accept_S5 [3819] L753_accept_S5-->L754_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 36912#L754_accept_S5 [3569] L754_accept_S5-->L755_accept_S5: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 36773#L755_accept_S5 [3415] L755_accept_S5-->L756_accept_S5: Formula: (not v_hdr.dfsTag.valid_17)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 36185#L756_accept_S5 [2965] L756_accept_S5-->L757_accept_S5: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 35852#L757_accept_S5 [2795] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 35853#L758_accept_S5 [3877] L758_accept_S5-->L759_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 36277#L759_accept_S5 [3023] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 35656#L760_accept_S5 [2718] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_21) (< v_hdr.dfsTag.pkt_v1_par_21 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[] 35657#L761_accept_S5 [3953] L761_accept_S5-->L762_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 35608#L762_accept_S5 [2696] L762_accept_S5-->L763_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (< v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 35609#L763_accept_S5 [2863] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 35998#L764_accept_S5 [3121] L764_accept_S5-->L765_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 36433#L765_accept_S5 [3802] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 36586#L766_accept_S5 [3234] L766_accept_S5-->L767_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_13))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 36587#L767_accept_S5 [3370] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 36301#L768_accept_S5 [3037] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (< v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 36302#L769_accept_S5 [4013] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 36963#L770_accept_S5 [3636] L770_accept_S5-->L771_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_13))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 36964#L771_accept_S5 [4042] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 36021#L772_accept_S5 [2876] L772_accept_S5-->L773_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 36022#L773_accept_S5 [3371] L773_accept_S5-->L774_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 36697#L774_accept_S5 [3336] L774_accept_S5-->L775_accept_S5: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 36689#L775_accept_S5 [3330] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 36690#L776_accept_S5 [3749] L776_accept_S5-->L777_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 36918#L777_accept_S5 [3578] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 36919#L778_accept_S5 [3976] L778_accept_S5-->L779_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_12) (< v_hdr.ff_tags.shortest_path_12 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 37100#L779_accept_S5 [3845] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 35651#L780_accept_S5 [2716] L780_accept_S5-->L781_accept_S5: Formula: (and (< v_hdr.ff_tags.path_length_30 256) (<= 0 v_hdr.ff_tags.path_length_30))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[] 35652#L781_accept_S5 [3496] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 36857#L782_accept_S5 [3514] L782_accept_S5-->L783_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 36870#L783_accept_S5 [3542] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 36197#L784_accept_S5 [2973] L784_accept_S5-->L785_accept_S5: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 36198#L785_accept_S5 [3074] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 35640#L786_accept_S5 [2713] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 35641#L787_accept_S5 [3215] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 36557#L788_accept_S5 [3279] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 36616#L789_accept_S5 [3262] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 36554#L790_accept_S5 [3212] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 36555#L791_accept_S5 [3901] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 37128#L792_accept_S5 [3950] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_24}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 37156#L793_accept_S5 [3983] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 36034#L794_accept_S5 [2882] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 36035#L795_accept_S5 [3457] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 36047#L796_accept_S5 [2887] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 35990#L797_accept_S5 [2858] L797_accept_S5-->L798_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 35991#L798_accept_S5 [2899] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 36076#L799_accept_S5 [3497] L799_accept_S5-->L800_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 36408#L800_accept_S5 [3100] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 35671#L801_accept_S5 [2723] L801_accept_S5-->L802_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 35672#L802_accept_S5 [3180] L802_accept_S5-->L803_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 36514#L803_accept_S5 [3994] L803_accept_S5-->L804_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 35542#L804_accept_S5 [2671] L804_accept_S5-->L805_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 35543#L805_accept_S5 [3354] L805_accept_S5-->L806_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 36701#L806_accept_S5 [3342] L806_accept_S5-->L807_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 36702#L807_accept_S5 [3947] L807_accept_S5-->L808_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 37039#L808_accept_S5 [3742] L808_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 36818#havocProcedureFINAL_accept_S5 [3454] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36819#havocProcedureEXIT_accept_S5 >[4335] havocProcedureEXIT_accept_S5-->L870-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36039#L870-D192 [2884] L870-D192-->L870_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36040#L870_accept_S5 [3827] L870_accept_S5-->L870_accept_S5-D138: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36324#L870_accept_S5-D138 [3047] L870_accept_S5-D138-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35929#_parser_ParserImplENTRY_accept_S5 [4099] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D78: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37049#_parser_ParserImplENTRY_accept_S5-D78 [3758] _parser_ParserImplENTRY_accept_S5-D78-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37025#startENTRY_accept_S5 [3717] startENTRY_accept_S5-->L944_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 36316#L944_accept_S5 [3043] L944_accept_S5-->L945_accept_S5: Formula: v_hdr.dfsTag.valid_25  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 36317#L945_accept_S5 [3866] L945_accept_S5-->L946_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 37111#L946_accept_S5 [4022] L946_accept_S5-->L947_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_39 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 35928#L947_accept_S5 [2831] L947_accept_S5-->L948_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 35930#L948_accept_S5 [3895] L948_accept_S5-->L948_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37124#L948_accept_S5-D162 [4017] L948_accept_S5-D162-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37119#acceptFINAL_accept_S5 [3881] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35975#acceptEXIT_accept_S5 >[4211] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35976#startFINAL-D324 [3725] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36934#startFINAL_accept_S5 [3602] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36176#startEXIT_accept_S5 >[4573] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36177#_parser_ParserImplFINAL-D240 [4095] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36597#_parser_ParserImplFINAL_accept_S5 [3244] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36598#_parser_ParserImplEXIT_accept_S5 >[4611] _parser_ParserImplEXIT_accept_S5-->L871-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37051#L871-D318 [3798] L871-D318-->L871_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36832#L871_accept_S5 [3470] L871_accept_S5-->L871_accept_S5-D165: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36833#L871_accept_S5-D165 [3963] L871_accept_S5-D165-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37153#verifyChecksumFINAL_accept_S5 [3942] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37154#verifyChecksumEXIT_accept_S5 >[4334] verifyChecksumEXIT_accept_S5-->L872-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36405#L872-D315 [3098] L872-D315-->L872_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35527#L872_accept_S5 [4078] L872_accept_S5-->L872_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36530#L872_accept_S5-D57 [3189] L872_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36531#ingressENTRY_accept_S5 [4048] ingressENTRY_accept_S5-->L816_accept_S5: Formula: v_hdr.dfsTag.valid_20  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  AuxVars[]  AssignedVars[] 37109#L816_accept_S5 [3860] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 35526#L817_accept_S5 [2665] L817_accept_S5-->L817_accept_S5-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35528#L817_accept_S5-D45 [3243] L817_accept_S5-D45-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36596#default_route_0.applyENTRY_accept_S5 [3916] default_route_0.applyENTRY_accept_S5-->L670_accept_S5: Formula: (= v_default_route_0.action_run_15 default_route_0.action.set_default_route)  InVars {default_route_0.action_run=v_default_route_0.action_run_15}  OutVars{default_route_0.action_run=v_default_route_0.action_run_15}  AuxVars[]  AssignedVars[] 36798#L670_accept_S5 [4040] L670_accept_S5-->L670_accept_S5-D93: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to]< 37033#L670_accept_S5-D93 [3727] L670_accept_S5-D93-->set_default_routeENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36813#set_default_routeENTRY_accept_S5 [3451] set_default_routeENTRY_accept_S5-->set_default_routeFINAL_accept_S5: Formula: (= v_meta.local_metadata.out_port_150 v_set_default_route_send_to_4)  InVars {set_default_route_send_to=v_set_default_route_send_to_4}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_150, set_default_route_send_to=v_set_default_route_send_to_4}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 36797#set_default_routeFINAL_accept_S5 [3437] set_default_routeFINAL_accept_S5-->set_default_routeEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36799#set_default_routeEXIT_accept_S5 >[4507] set_default_routeEXIT_accept_S5-->L672-1-D360: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to] 37118#L672-1-D360 [3879] L672-1-D360-->L672-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36965#L672-1_accept_S5 [3639] L672-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36966#default_route_0.applyEXIT_accept_S5 >[4229] default_route_0.applyEXIT_accept_S5-->L817-1-D258: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36153#L817-1-D258 [2944] L817-1-D258-->L817-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36154#L817-1_accept_S5 [3519] L817-1_accept_S5-->L852_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_121 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_121}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_121}  AuxVars[]  AssignedVars[] 36454#L852_accept_S5 [3138] L852_accept_S5-->L862_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_51 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_51}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_51}  AuxVars[]  AssignedVars[] 35572#L862_accept_S5 [2969] L862_accept_S5-->L862_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36190#L862_accept_S5-D117 [3509] L862_accept_S5-D117-->set_out_port_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35571#set_out_port_0.applyENTRY_accept_S5 [2683] set_out_port_0.applyENTRY_accept_S5-->L934_accept_S5: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_20}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_20}  AuxVars[]  AssignedVars[] 35574#L934_accept_S5 [3847] L934_accept_S5-->L934-1_accept_S5: Formula: (not (= v_set_out_port_0.action_run_26 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_26}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_26}  AuxVars[]  AssignedVars[] 35625#L934-1_accept_S5 [3821] L934-1_accept_S5-->set_out_port_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36371#set_out_port_0.applyEXIT_accept_S5 >[4602] set_out_port_0.applyEXIT_accept_S5-->L862-1-D348: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35597#L862-1-D348 [2691] L862-1-D348-->L862-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35598#L862-1_accept_S5 [3034] L862-1_accept_S5-->L862-1_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36272#L862-1_accept_S5-D129 [3021] L862-1_accept_S5-D129-->fwd_pkt_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36273#fwd_pkt_0.applyENTRY_accept_S5 [4001] fwd_pkt_0.applyENTRY_accept_S5-->L712_accept_S5: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_18))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  AuxVars[]  AssignedVars[] 37066#L712_accept_S5 [3785] L712_accept_S5-->L712-1_accept_S5: Formula: (not (= v_fwd_pkt_0.action_run_24 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  AuxVars[]  AssignedVars[] 36247#L712-1_accept_S5 [2938] L712-1_accept_S5-->fwd_pkt_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36391#fwd_pkt_0.applyEXIT_accept_S5 >[4466] fwd_pkt_0.applyEXIT_accept_S5-->L815-D279: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36392#L815-D279 [3589] L815-D279-->L815_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35841#L815_accept_S5 [3299] L815_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36660#ingressEXIT_accept_S5 >[4500] ingressEXIT_accept_S5-->L873-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36970#L873-D291 [3645] L873-D291-->L873_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36485#L873_accept_S5 [3270] L873_accept_S5-->L873_accept_S5-D87: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36484#L873_accept_S5-D87 [3162] L873_accept_S5-D87-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36486#egressFINAL_accept_S5 [3945] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36928#egressEXIT_accept_S5 >[4469] egressEXIT_accept_S5-->L874-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36293#L874-D339 [3032] L874-D339-->L874_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35633#L874_accept_S5 [3782] L874_accept_S5-->L874_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35632#L874_accept_S5-D102 [2708] L874_accept_S5-D102-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35634#computeChecksumFINAL_accept_S5 [2984] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36212#computeChecksumEXIT_accept_S5 >[4175] computeChecksumEXIT_accept_S5-->L875-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35552#L875-D216 [2676] L875-D216-->L875_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35554#L875_accept_S5 [3277] L875_accept_S5-->L877_accept_S5: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 36087#L877_accept_S5 [2903] L877_accept_S5-->L876-1_accept_S5: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 36088#L876-1_accept_S5 [2935] L876-1_accept_S5-->L880_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_144 v_meta.local_metadata.pkt_par_41))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_0] 36138#L880_accept_S5 [3868] L880_accept_S5-->L881_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_66 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 36102#L881_accept_S5 [2913] L881_accept_S5-->L882_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 36009#L882_accept_S5 [2869] L882_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_145 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and .cse0 (not v__p4ltl_3_7))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  AuxVars[]  AssignedVars[_p4ltl_3] 35926#mainFINAL_accept_S5 [2830] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35927#mainEXIT_accept_S5 >[4455] mainEXIT_accept_S5-->L888-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35774#L888-1-D273 [2759] L888-1-D273-->L888-1_accept_S5: Formula: (and (or v__p4ltl_3_9 v__p4ltl_2_9) v_hdr.dfsTag.valid_27)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 35776#L888-1_accept_S5 
[2023-02-06 18:47:27,212 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:47:27,212 INFO  L85        PathProgramCache]: Analyzing trace with hash -2059647116, now seen corresponding path program 1 times
[2023-02-06 18:47:27,212 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:47:27,212 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [805047214]
[2023-02-06 18:47:27,212 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:47:27,212 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:47:27,231 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,289 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:47:27,292 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,325 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:27,329 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,335 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:47:27,336 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,339 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:27,340 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,340 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:47:27,341 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,341 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:47:27,341 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,347 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:47:27,348 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,351 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 18:47:27,351 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,352 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:47:27,352 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,355 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 17
[2023-02-06 18:47:27,355 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,358 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 24
[2023-02-06 18:47:27,359 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,360 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 18:47:27,360 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,361 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 161
[2023-02-06 18:47:27,361 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,362 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 179
[2023-02-06 18:47:27,368 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,382 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:27,385 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,396 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:47:27,398 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,400 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:27,400 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,401 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:47:27,401 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,401 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:47:27,402 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,402 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:47:27,404 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,407 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 18:47:27,408 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,408 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:47:27,408 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,409 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 17
[2023-02-06 18:47:27,409 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,410 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 24
[2023-02-06 18:47:27,411 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,412 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 18:47:27,412 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,413 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 161
[2023-02-06 18:47:27,413 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:27,415 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:47:27,415 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:47:27,415 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [805047214]
[2023-02-06 18:47:27,415 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [805047214] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:47:27,415 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:47:27,415 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [14] imperfect sequences [] total 14
[2023-02-06 18:47:27,415 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [152900819]
[2023-02-06 18:47:27,416 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:47:27,416 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:47:27,416 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:47:27,416 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants.
[2023-02-06 18:47:27,416 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=49, Invalid=161, Unknown=0, NotChecked=0, Total=210
[2023-02-06 18:47:27,417 INFO  L87              Difference]: Start difference. First operand 1915 states and 2099 transitions. cyclomatic complexity: 187 Second operand  has 15 states, 14 states have (on average 21.571428571428573) internal successors, (302), 7 states have internal predecessors, (302), 4 states have call successors, (27), 9 states have call predecessors, (27), 4 states have return successors, (26), 5 states have call predecessors, (26), 4 states have call successors, (26)
[2023-02-06 18:47:47,798 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:47:47,798 INFO  L93              Difference]: Finished difference Result 5841 states and 7078 transitions.
[2023-02-06 18:47:47,798 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 93 states. 
[2023-02-06 18:47:47,798 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5841 states and 7078 transitions.
[2023-02-06 18:47:47,814 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 18:47:47,837 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5841 states to 5841 states and 7078 transitions.
[2023-02-06 18:47:47,837 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1946
[2023-02-06 18:47:47,838 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1946
[2023-02-06 18:47:47,838 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 5841 states and 7078 transitions.
[2023-02-06 18:47:47,841 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:47:47,842 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 5841 states and 7078 transitions.
[2023-02-06 18:47:47,843 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 5841 states and 7078 transitions.
[2023-02-06 18:47:47,880 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 5841 to 1996.
[2023-02-06 18:47:47,882 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1996 states, 1473 states have (on average 1.1262729124236253) internal successors, (1659), 1479 states have internal predecessors, (1659), 240 states have call successors, (240), 240 states have call predecessors, (240), 283 states have return successors, (286), 277 states have call predecessors, (286), 239 states have call successors, (286)
[2023-02-06 18:47:47,885 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1996 states to 1996 states and 2185 transitions.
[2023-02-06 18:47:47,886 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1996 states and 2185 transitions.
[2023-02-06 18:47:47,886 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1996 states and 2185 transitions.
[2023-02-06 18:47:47,886 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-02-06 18:47:47,886 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1996 states and 2185 transitions.
[2023-02-06 18:47:47,890 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:47:47,891 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:47:47,891 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:47:47,892 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:47,892 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:47,895 INFO  L752   eck$LassoCheckResult]: Stem: 44530#ULTIMATE.startENTRY_NONWA [2801] ULTIMATE.startENTRY_NONWA-->L888-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44621#L888-1_T1_init [3339] L888-1_T1_init-->L888_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44286#L888_T1_init [3547] L888_T1_init-->L888_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45409#L888_T1_init-D59 [3284] L888_T1_init-D59-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44377#mainENTRY_T1_init [3949] mainENTRY_T1_init-->mainENTRY_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44891#mainENTRY_T1_init-D89 [2931] mainENTRY_T1_init-D89-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44892#havocProcedureENTRY_T1_init [3064] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 45110#L720_T1_init [3293] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 45421#L721_T1_init [3508] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 45639#L722_T1_init [3550] L722_T1_init-->L723_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 45668#L723_T1_init [3705] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 45196#L724_T1_init [3122] L724_T1_init-->L725_T1_init: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 45038#L725_T1_init [3024] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 45039#L726_T1_init [3560] L726_T1_init-->L727_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 45676#L727_T1_init [3968] L727_T1_init-->L728_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 44747#L728_T1_init [2856] L728_T1_init-->L729_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 44748#L729_T1_init [3286] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 45380#L730_T1_init [3256] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 44569#L731_T1_init [2776] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 44570#L732_T1_init [3014] L732_T1_init-->L733_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 45021#L733_T1_init [3600] L733_T1_init-->L734_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_14) (< v_standard_metadata.deq_timedelta_14 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[] 45266#L734_T1_init [3170] L734_T1_init-->L735_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 45267#L735_T1_init [3572] L735_T1_init-->L736_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 44911#L736_T1_init [2942] L736_T1_init-->L737_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 44912#L737_T1_init [4018] L737_T1_init-->L738_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 45609#L738_T1_init [3474] L738_T1_init-->L739_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 45610#L739_T1_init [3671] L739_T1_init-->L740_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 45096#L740_T1_init [3053] L740_T1_init-->L741_T1_init: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 45097#L741_T1_init [3445] L741_T1_init-->L742_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 45469#L742_T1_init [3341] L742_T1_init-->L743_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 45193#L743_T1_init [3120] L743_T1_init-->L744_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 45194#L744_T1_init [3806] L744_T1_init-->L745_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 45432#L745_T1_init [3300] L745_T1_init-->L746_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 45291#L746_T1_init [3187] L746_T1_init-->L747_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 44897#L747_T1_init [2934] L747_T1_init-->L748_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 44898#L748_T1_init [3776] L748_T1_init-->L749_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 45825#L749_T1_init [3748] L749_T1_init-->L750_T1_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 44963#L750_T1_init [2979] L750_T1_init-->L751_T1_init: Formula: (= v_meta.local_metadata.out_port_92 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_92}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 44964#L751_T1_init [3124] L751_T1_init-->L752_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 45198#L752_T1_init [3643] L752_T1_init-->L753_T1_init: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 45747#L753_T1_init [3902] L753_T1_init-->L754_T1_init: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 45775#L754_T1_init [3681] L754_T1_init-->L755_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 44502#L755_T1_init [2750] L755_T1_init-->L756_T1_init: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 44503#L756_T1_init [3446] L756_T1_init-->L757_T1_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 45579#L757_T1_init [3580] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 45697#L758_T1_init [3642] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 44449#L759_T1_init [2730] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 44450#L760_T1_init [3833] L760_T1_init-->L761_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_18) (< v_hdr.dfsTag.pkt_v1_par_18 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[] 45393#L761_T1_init [3267] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 45394#L762_T1_init [3421] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_11))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 45548#L763_T1_init [3507] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 45385#L764_T1_init [3263] L764_T1_init-->L765_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_14) (< v_hdr.dfsTag.pkt_v2_par_14 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 45386#L765_T1_init [3479] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 44463#L766_T1_init [2735] L766_T1_init-->L767_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_14 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_14))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[] 44464#L767_T1_init [3321] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 44512#L768_T1_init [2754] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 44513#L769_T1_init [3777] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 45404#L770_T1_init [3281] L770_T1_init-->L771_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_14) (< v_hdr.dfsTag.pkt_v4_curr_14 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 44893#L771_T1_init [2932] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 44894#L772_T1_init [3978] L772_T1_init-->L773_T1_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 45833#L773_T1_init [3766] L773_T1_init-->L774_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 44993#L774_T1_init [3000] L774_T1_init-->L775_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 44619#L775_T1_init [2799] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 44620#L776_T1_init [2929] L776_T1_init-->L777_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 44685#L777_T1_init [2829] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 44686#L778_T1_init [3295] L778_T1_init-->L779_T1_init: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 45423#L779_T1_init [3993] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 45335#L780_T1_init [3224] L780_T1_init-->L781_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 45336#L781_T1_init [3623] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 45208#L782_T1_init [3131] L782_T1_init-->L783_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_12 2) (<= 0 v_hdr.ff_tags.is_edge_12))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[] 44849#L783_T1_init [2905] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 44850#L784_T1_init [3599] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_17) (< v_hdr.ff_tags.dfs_start_17 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 45486#L785_T1_init [3350] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 44666#L786_T1_init [2822] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 44667#L787_T1_init [3200] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 45306#L788_T1_init [3326] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 45454#L789_T1_init [3521] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 45148#L790_T1_init [3090] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 45120#L791_T1_init [3071] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 45121#L792_T1_init [4098] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_25}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 44600#L793_T1_init [2791] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 44601#L794_T1_init [3915] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 45040#L795_T1_init [3025] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 45041#L796_T1_init [3737] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 44376#L797_T1_init [2703] L797_T1_init-->L798_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 44378#L798_T1_init [2744] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 44490#L799_T1_init [3016] L799_T1_init-->L800_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 44507#L800_T1_init [2753] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 44508#L801_T1_init [3006] L801_T1_init-->L802_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 45008#L802_T1_init [3792] L802_T1_init-->L803_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 45757#L803_T1_init [3661] L803_T1_init-->L804_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 45758#L804_T1_init [3795] L804_T1_init-->L805_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 45094#L805_T1_init [3052] L805_T1_init-->L806_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 45095#L806_T1_init [3979] L806_T1_init-->L807_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 45649#L807_T1_init [3525] L807_T1_init-->L808_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 45377#L808_T1_init [3255] L808_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 45378#havocProcedureFINAL_T1_init [4086] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44481#havocProcedureEXIT_T1_init >[4385] havocProcedureEXIT_T1_init-->L870-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44482#L870-D191 [3684] L870-D191-->L870_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44612#L870_T1_init [3738] L870_T1_init-->L870_T1_init-D137: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45520#L870_T1_init-D137 [3388] L870_T1_init-D137-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45127#_parser_ParserImplENTRY_T1_init [3096] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D77: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45163#_parser_ParserImplENTRY_T1_init-D77 [3419] _parser_ParserImplENTRY_T1_init-D77-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45547#startENTRY_T1_init [3486] startENTRY_T1_init-->L944_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 45619#L944_T1_init [3753] L944_T1_init-->L945_T1_init: Formula: v_hdr.dfsTag.valid_26  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_26}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 45301#L945_T1_init [3196] L945_T1_init-->L946_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 45126#L946_T1_init [3075] L946_T1_init-->L947_T1_init: Formula: (= v_meta.local_metadata.pkt_par_37 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 45128#L947_T1_init [3522] L947_T1_init-->L948_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 44788#L948_T1_init [4036] L948_T1_init-->L948_T1_init-D161: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44904#L948_T1_init-D161 [2939] L948_T1_init-D161-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44787#acceptFINAL_T1_init [2880] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44789#acceptEXIT_T1_init >[4300] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45807#startFINAL-D323 [3720] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45700#startFINAL_T1_init [3584] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45209#startEXIT_T1_init >[4121] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44611#_parser_ParserImplFINAL-D239 [2797] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44613#_parser_ParserImplFINAL_T1_init [3411] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45177#_parser_ParserImplEXIT_T1_init >[4180] _parser_ParserImplEXIT_T1_init-->L871-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45178#L871-D317 [3592] L871-D317-->L871_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45035#L871_T1_init [3690] L871_T1_init-->L871_T1_init-D164: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45450#L871_T1_init-D164 [3322] L871_T1_init-D164-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45034#verifyChecksumFINAL_T1_init [3022] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45036#verifyChecksumEXIT_T1_init >[4365] verifyChecksumEXIT_T1_init-->L872-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44734#L872-D314 [2851] L872-D314-->L872_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44368#L872_T1_init [3213] L872_T1_init-->L872_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45323#L872_T1_init-D56 [3678] L872_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45694#ingressENTRY_T1_init [3576] ingressENTRY_T1_init-->L816_T1_init: Formula: v_hdr.dfsTag.valid_18  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  AuxVars[]  AssignedVars[] 45682#L816_T1_init [3565] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.pkt_start_28 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  AuxVars[]  AssignedVars[] 45398#L817_T1_init [3271] L817_T1_init-->L817_T1_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45399#L817_T1_init-D44 [3331] L817_T1_init-D44-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45455#default_route_0.applyENTRY_T1_init [3327] default_route_0.applyENTRY_T1_init-->L670_T1_init: Formula: (= v_default_route_0.action_run_19 default_route_0.action.set_default_route)  InVars {default_route_0.action_run=v_default_route_0.action_run_19}  OutVars{default_route_0.action_run=v_default_route_0.action_run_19}  AuxVars[]  AssignedVars[] 44644#L670_T1_init [3487] L670_T1_init-->L670_T1_init-D92: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to]< 44643#L670_T1_init-D92 [2814] L670_T1_init-D92-->set_default_routeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44645#set_default_routeENTRY_T1_init [3959] set_default_routeENTRY_T1_init-->set_default_routeFINAL_T1_init: Formula: (= v_meta.local_metadata.out_port_149 v_set_default_route_send_to_3)  InVars {set_default_route_send_to=v_set_default_route_send_to_3}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_149, set_default_route_send_to=v_set_default_route_send_to_3}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 45741#set_default_routeFINAL_T1_init [3632] set_default_routeFINAL_T1_init-->set_default_routeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44674#set_default_routeEXIT_T1_init >[4518] set_default_routeEXIT_T1_init-->L672-1-D359: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to] 44675#L672-1-D359 [3301] L672-1-D359-->L672-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45433#L672-1_T1_init [4102] L672-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45998#default_route_0.applyEXIT_T1_init >[4515] default_route_0.applyEXIT_T1_init-->L817-1-D257: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45218#L817-1-D257 [3136] L817-1-D257-->L817-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45219#L817-1_T1_init [3320] L817-1_T1_init-->L852_T1_init: Formula: (not (= v_meta.local_metadata.out_port_133 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  AuxVars[]  AssignedVars[] 44381#L852_T1_init [4065] L852_T1_init-->L862_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_47 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  AuxVars[]  AssignedVars[] 44420#L862_T1_init [3005] L862_T1_init-->L862_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45003#L862_T1_init-D116 [3324] L862_T1_init-D116-->set_out_port_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45452#set_out_port_0.applyENTRY_T1_init [3905] set_out_port_0.applyENTRY_T1_init-->L934_T1_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_16))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_16}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_16}  AuxVars[]  AssignedVars[] 45594#L934_T1_init [3464] L934_T1_init-->L934-1_T1_init: Formula: (not (= v_set_out_port_0.action_run_18 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_18}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_18}  AuxVars[]  AssignedVars[] 44421#L934-1_T1_init [3026] L934-1_T1_init-->set_out_port_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45951#set_out_port_0.applyEXIT_T1_init >[4380] set_out_port_0.applyEXIT_T1_init-->L862-1-D347: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45761#L862-1-D347 [3662] L862-1-D347-->L862-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44499#L862-1_T1_init [3772] L862-1_T1_init-->L862-1_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45840#L862-1_T1_init-D128 [2722] L862-1_T1_init-D128-->fwd_pkt_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45773#fwd_pkt_0.applyENTRY_T1_init [3677] fwd_pkt_0.applyENTRY_T1_init-->L712_T1_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_20))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  AuxVars[]  AssignedVars[] 45774#L712_T1_init [3927] L712_T1_init-->L712-1_T1_init: Formula: (not (= v_fwd_pkt_0.action_run_26 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  AuxVars[]  AssignedVars[] 44500#L712-1_T1_init [3072] L712-1_T1_init-->fwd_pkt_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45372#fwd_pkt_0.applyEXIT_T1_init >[4304] fwd_pkt_0.applyEXIT_T1_init-->L815-D278: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45373#L815-D278 [3752] L815-D278-->L815_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45783#L815_T1_init [3687] L815_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45784#ingressEXIT_T1_init >[4574] ingressEXIT_T1_init-->L873-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46031#L873-D290 [2667] L873-D290-->L873_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46028#L873_T1_init [3932] L873_T1_init-->L873_T1_init-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46029#L873_T1_init-D86 [2833] L873_T1_init-D86-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46032#egressFINAL_T1_init [3285] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46027#egressEXIT_T1_init >[4622] egressEXIT_T1_init-->L874-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46025#L874-D338 [3814] L874-D338-->L874_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46020#L874_T1_init [3691] L874_T1_init-->L874_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46021#L874_T1_init-D101 [3669] L874_T1_init-D101-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46034#computeChecksumFINAL_T1_init [3888] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46019#computeChecksumEXIT_T1_init >[4567] computeChecksumEXIT_T1_init-->L875-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46017#L875-D215 [2779] L875-D215-->L875_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46013#L875_T1_init [2785] L875_T1_init-->L877_T1_init: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 46010#L877_T1_init [3616] L877_T1_init-->L876-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 46009#L876-1_T1_init [3797] L876-1_T1_init-->L880_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_147 v_meta.local_metadata.pkt_par_44))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and v__p4ltl_0_8 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_0] 46008#L880_T1_init [2951] L880_T1_init-->L881_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_68 0))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_68, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 46007#L881_T1_init [4087] L881_T1_init-->L882_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_6 (not .cse0)) (and (not v__p4ltl_2_6) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 46006#L882_T1_init [2738] L882_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_146 0))) (or (and (not v__p4ltl_3_8) .cse0) (and v__p4ltl_3_8 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  AuxVars[]  AssignedVars[_p4ltl_3] 46005#mainFINAL_T1_init [3809] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46004#mainEXIT_T1_init >[4505] mainEXIT_T1_init-->L888-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46003#L888-1-D272 [3604] L888-1-D272-->L888-1_T0_S2: Formula: (and v__p4ltl_1_9 (or v__p4ltl_3_11 v__p4ltl_2_11) v_hdr.dfsTag.valid_29 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.dfsTag.valid=v_hdr.dfsTag.valid_29, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 45576#L888-1_T0_S2 [3759] L888-1_T0_S2-->L888_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44584#L888_T0_S2 [3346] L888_T0_S2-->L888_T0_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45480#L888_T0_S2-D58 [3478] L888_T0_S2-D58-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44278#mainENTRY_T0_S2 [2806] mainENTRY_T0_S2-->mainENTRY_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44628#mainENTRY_T0_S2-D88 [2896] mainENTRY_T0_S2-D88-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44826#havocProcedureENTRY_T0_S2 [3310] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 44960#L720_T0_S2 [2977] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 44961#L721_T0_S2 [3710] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 45596#L722_T0_S2 [3461] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 45100#L723_T0_S2 [3055] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.egress_spec_25 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_25}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 45101#L724_T0_S2 [3591] L724_T0_S2-->L725_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_25)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_25}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 45325#L725_T0_S2 [3218] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 45102#L726_T0_S2 [3057] L726_T0_S2-->L727_T0_S2: Formula: (and (< v_standard_metadata.instance_type_11 4294967296) (<= 0 v_standard_metadata.instance_type_11))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_11}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[] 45103#L727_T0_S2 [3775] L727_T0_S2-->L728_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 45381#L728_T0_S2 [3260] L728_T0_S2-->L729_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 45382#L729_T0_S2 [3462] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 45597#L730_T0_S2 [3712] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 44676#L731_T0_S2 [2826] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 44677#L732_T0_S2 [3226] L732_T0_S2-->L733_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 45338#L733_T0_S2 [3733] L733_T0_S2-->L734_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 45272#L734_T0_S2 [3177] L734_T0_S2-->L735_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 44576#L735_T0_S2 [2778] L735_T0_S2-->L736_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 44577#L736_T0_S2 [3885] L736_T0_S2-->L737_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 45437#L737_T0_S2 [3305] L737_T0_S2-->L738_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 45438#L738_T0_S2 [3585] L738_T0_S2-->L739_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 45506#L739_T0_S2 [3379] L739_T0_S2-->L740_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 45507#L740_T0_S2 [3597] L740_T0_S2-->L741_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 44815#L741_T0_S2 [2892] L741_T0_S2-->L742_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 44816#L742_T0_S2 [3899] L742_T0_S2-->L743_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 45906#L743_T0_S2 [4044] L743_T0_S2-->L744_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 45140#L744_T0_S2 [3084] L744_T0_S2-->L745_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 45141#L745_T0_S2 [4007] L745_T0_S2-->L746_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 45426#L746_T0_S2 [3298] L746_T0_S2-->L747_T0_S2: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 45427#L747_T0_S2 [3635] L747_T0_S2-->L748_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 45019#L748_T0_S2 [3013] L748_T0_S2-->L749_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_33 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 45020#L749_T0_S2 [4041] L749_T0_S2-->L750_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 45922#L750_T0_S2 [3924] L750_T0_S2-->L751_T0_S2: Formula: (= v_meta.local_metadata.out_port_93 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_93}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 45812#L751_T0_S2 [3726] L751_T0_S2-->L752_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 45751#L752_T0_S2 [3651] L752_T0_S2-->L753_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 45752#L753_T0_S2 [3668] L753_T0_S2-->L754_T0_S2: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 45001#L754_T0_S2 [3004] L754_T0_S2-->L755_T0_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 45002#L755_T0_S2 [3558] L755_T0_S2-->L756_T0_S2: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 45481#L756_T0_S2 [3347] L756_T0_S2-->L757_T0_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 45476#L757_T0_S2 [3345] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 44776#L758_T0_S2 [2873] L758_T0_S2-->L759_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 44777#L759_T0_S2 [3093] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 45159#L760_T0_S2 [3458] L760_T0_S2-->L761_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 44546#L761_T0_S2 [2766] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 44547#L762_T0_S2 [4090] L762_T0_S2-->L763_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_10))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 45379#L763_T0_S2 [3254] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 44353#L764_T0_S2 [2692] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 44354#L765_T0_S2 [3969] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 45926#L766_T0_S2 [3934] L766_T0_S2-->L767_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_12))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 45809#L767_T0_S2 [3722] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 45580#L768_T0_S2 [3447] L768_T0_S2-->L769_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 44941#L769_T0_S2 [2963] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 44942#L770_T0_S2 [3214] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (< v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 45247#L771_T0_S2 [3161] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 45248#L772_T0_S2 [3730] L772_T0_S2-->L773_T0_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_13))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 45814#L773_T0_S2 [3768] L773_T0_S2-->L774_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 45646#L774_T0_S2 [3520] L774_T0_S2-->L775_T0_S2: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 45647#L775_T0_S2 [4081] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 45933#L776_T0_S2 [3943] L776_T0_S2-->L777_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_13) (< v_hdr.ff_tags.preamble_13 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[] 45873#L777_T0_S2 [3828] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 44479#L778_T0_S2 [2740] L778_T0_S2-->L779_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 44480#L779_T0_S2 [3019] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 45030#L780_T0_S2 [3252] L780_T0_S2-->L781_T0_S2: Formula: (and (< v_hdr.ff_tags.path_length_33 256) (<= 0 v_hdr.ff_tags.path_length_33))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 44999#L781_T0_S2 [3002] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 45000#L782_T0_S2 [3865] L782_T0_S2-->L783_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (< v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 45746#L783_T0_S2 [3640] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 45555#L784_T0_S2 [3426] L784_T0_S2-->L785_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_20) (< v_hdr.ff_tags.dfs_start_20 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[] 44304#L785_T0_S2 [2674] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 44305#L786_T0_S2 [4063] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 45972#L787_T0_S2 [4024] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 45973#L788_T0_S2 [4082] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 45900#L789_T0_S2 [3886] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 44483#L790_T0_S2 [2741] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 44484#L791_T0_S2 [3751] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 44591#L792_T0_S2 [2784] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_26}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 44335#L793_T0_S2 [2684] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 44336#L794_T0_S2 [2689] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 44350#L795_T0_S2 [3788] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 45413#L796_T0_S2 [3289] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 45414#L797_T0_S2 [3778] L797_T0_S2-->L798_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 44932#L798_T0_S2 [2956] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 44933#L799_T0_S2 [2964] L799_T0_S2-->L800_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 44943#L800_T0_S2 [3171] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 45136#L801_T0_S2 [3080] L801_T0_S2-->L802_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 44712#L802_T0_S2 [2838] L802_T0_S2-->L803_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 44713#L803_T0_S2 [2983] L803_T0_S2-->L804_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 44971#L804_T0_S2 [3118] L804_T0_S2-->L805_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 44277#L805_T0_S2 [2664] L805_T0_S2-->L806_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 44279#L806_T0_S2 [3493] L806_T0_S2-->L807_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 45087#L807_T0_S2 [3048] L807_T0_S2-->L808_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 45088#L808_T0_S2 [3424] L808_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 45551#havocProcedureFINAL_T0_S2 [4060] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45858#havocProcedureEXIT_T0_S2 >[4328] havocProcedureEXIT_T0_S2-->L870-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45859#L870-D190 [4021] L870-D190-->L870_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45228#L870_T0_S2 [4038] L870_T0_S2-->L870_T0_S2-D136: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45314#L870_T0_S2-D136 [3207] L870_T0_S2-D136-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44510#_parser_ParserImplENTRY_T0_S2 [3146] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D76: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44760#_parser_ParserImplENTRY_T0_S2-D76 [2864] _parser_ParserImplENTRY_T0_S2-D76-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44761#startENTRY_T0_S2 [3455] startENTRY_T0_S2-->L944_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 44973#L944_T0_S2 [2985] L944_T0_S2-->L945_T0_S2: Formula: v_hdr.dfsTag.valid_24  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 44974#L945_T0_S2 [3027] L945_T0_S2-->L946_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 45044#L946_T0_S2 [3517] L946_T0_S2-->L947_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_38 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 45586#L947_T0_S2 [3452] L947_T0_S2-->L948_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 44542#L948_T0_S2 [2890] L948_T0_S2-->L948_T0_S2-D160: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44809#L948_T0_S2-D160 [3450] L948_T0_S2-D160-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44936#acceptFINAL_T0_S2 [2957] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44541#acceptEXIT_T0_S2 >[4465] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44509#startFINAL-D322 [2752] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44511#startFINAL_T0_S2 [3489] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45418#startEXIT_T0_S2 >[4170] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45419#_parser_ParserImplFINAL-D238 [3789] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45849#_parser_ParserImplFINAL_T0_S2 [3909] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45889#_parser_ParserImplEXIT_T0_S2 >[4309] _parser_ParserImplEXIT_T0_S2-->L871-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45368#L871-D316 [3247] L871-D316-->L871_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45369#L871_T0_S2 [3864] L871_T0_S2-->L871_T0_S2-D163: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45497#L871_T0_S2-D163 [3363] L871_T0_S2-D163-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45498#verifyChecksumFINAL_T0_S2 [3686] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45782#verifyChecksumEXIT_T0_S2 >[4207] verifyChecksumEXIT_T0_S2-->L872-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45940#L872-D313 [4035] L872-D313-->L872_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44299#L872_T0_S2 [3511] L872_T0_S2-->L872_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45091#L872_T0_S2-D55 [3050] L872_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44980#ingressENTRY_T0_S2 [2988] ingressENTRY_T0_S2-->L816_T0_S2: Formula: v_hdr.dfsTag.valid_22  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[] 44968#L816_T0_S2 [2982] L816_T0_S2-->L823_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_27 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 44969#L823_T0_S2 [3891] L823_T0_S2-->L823-1_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_curr_41 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  AuxVars[]  AssignedVars[] 44538#L823-1_T0_S2 [3611] L823-1_T0_S2-->L823-1_T0_S2-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44537#L823-1_T0_S2-D124 [2762] L823-1_T0_S2-D124-->_curr_eq_ingress.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44539#_curr_eq_ingress.applyENTRY_T0_S2 [4076] _curr_eq_ingress.applyENTRY_T0_S2-->L435_T0_S2: Formula: (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_25)  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_25}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_25}  AuxVars[]  AssignedVars[] 44764#L435_T0_S2 [3148] L435_T0_S2-->L435_T0_S2-D148: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45232#L435_T0_S2-D148 [3754] L435_T0_S2-D148-->_set_next_port_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44763#_set_next_port_0ENTRY_T0_S2 [2866] _set_next_port_0ENTRY_T0_S2-->L564_T0_S2: Formula: (= (mod (+ (mod v_meta.local_metadata.pkt_curr_31 256) 1) 256) v_meta.local_metadata.pkt_curr_30)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 44765#L564_T0_S2 [3938] L564_T0_S2-->_set_next_port_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.out_port_84 v_meta.local_metadata.pkt_curr_32)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_32, meta.local_metadata.out_port=v_meta.local_metadata.out_port_84}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 45929#_set_next_port_0FINAL_T0_S2 [3991] _set_next_port_0FINAL_T0_S2-->_set_next_port_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45405#_set_next_port_0EXIT_T0_S2 >[4155] _set_next_port_0EXIT_T0_S2-->L437-1-D298: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45150#L437-1-D298 [3092] L437-1-D298-->L437-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45151#L437-1_T0_S2 [3410] L437-1_T0_S2-->_curr_eq_ingress.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46039#_curr_eq_ingress.applyEXIT_T0_S2 >[4269] _curr_eq_ingress.applyEXIT_T0_S2-->L826-D325: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46038#L826-D325 [3820] L826-D325-->L826_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46036#L826_T0_S2 [3159] L826_T0_S2-->L828_T0_S2: Formula: (= 5 v_meta.local_metadata.out_port_140)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_140}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_140}  AuxVars[]  AssignedVars[] 44639#L828_T0_S2 [2812] L828_T0_S2-->L828_T0_S2-D118: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44640#L828_T0_S2-D118 [3958] L828_T0_S2-D118-->_hit_depth.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45360#_hit_depth.applyENTRY_T0_S2 [3239] _hit_depth.applyENTRY_T0_S2-->L459_T0_S2: Formula: (= _hit_depth.action._send_on_parent_0 v__hit_depth.action_run_15)  InVars {_hit_depth.action_run=v__hit_depth.action_run_15}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_15}  AuxVars[]  AssignedVars[] 44982#L459_T0_S2 [3383] L459_T0_S2-->L459_T0_S2-D178: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45513#L459_T0_S2-D178 [3409] L459_T0_S2-D178-->_send_on_parent_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45311#_send_on_parent_0ENTRY_T0_S2 [3204] _send_on_parent_0ENTRY_T0_S2-->L529_T0_S2: Formula: (= v_meta.local_metadata.out_port_178 v_meta.local_metadata.pkt_par_52)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52, meta.local_metadata.out_port=v_meta.local_metadata.out_port_178}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 44981#L529_T0_S2 [2991] L529_T0_S2-->_send_on_parent_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.is_completed_78 1)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_78}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 44983#_send_on_parent_0FINAL_T0_S2 [3698] _send_on_parent_0FINAL_T0_S2-->_send_on_parent_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45070#_send_on_parent_0EXIT_T0_S2 >[4416] _send_on_parent_0EXIT_T0_S2-->L461-1-D247: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45071#L461-1-D247 [3095] L461-1-D247-->L461-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45162#L461-1_T0_S2 [4002] L461-1_T0_S2-->_hit_depth.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45396#_hit_depth.applyEXIT_T0_S2 >[4219] _hit_depth.applyEXIT_T0_S2-->L827-D244: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45397#L827-D244 [3769] L827-D244-->L827_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45837#L827_T0_S2 [3920] L827_T0_S2-->L830_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_65 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[] 45919#L830_T0_S2 [2672] L830_T0_S2-->L853_T0_S2: Formula: (= v_meta.local_metadata.is_completed_62 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_62}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_62}  AuxVars[]  AssignedVars[] 46160#L853_T0_S2 [3838] L853_T0_S2-->L852_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_129 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_129}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_129}  AuxVars[]  AssignedVars[] 46157#L852_T0_S2 [2763] L852_T0_S2-->L859_T0_S2: Formula: (= v_meta.local_metadata.is_completed_52 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_52}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_52}  AuxVars[]  AssignedVars[] 44806#L859_T0_S2 [3728] L859_T0_S2-->L859_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45621#L859_T0_S2-D37 [3490] L859_T0_S2-D37-->fwd_parent_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45622#fwd_parent_0.applyENTRY_T0_S2 [3583] fwd_parent_0.applyENTRY_T0_S2-->L700_T0_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_19))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  AuxVars[]  AssignedVars[] 45699#L700_T0_S2 [3908] L700_T0_S2-->L700-1_T0_S2: Formula: (not (= v_fwd_parent_0.action_run_23 fwd_parent_0.action.NoAction_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_23}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_23}  AuxVars[]  AssignedVars[] 45509#L700-1_T0_S2 [4047] L700-1_T0_S2-->fwd_parent_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45981#fwd_parent_0.applyEXIT_T0_S2 >[4129] fwd_parent_0.applyEXIT_T0_S2-->L815-D319: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46206#L815-D319 [3804] L815-D319-->L815_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46204#L815_T0_S2 [3416] L815_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46084#ingressEXIT_T0_S2 >[4554] ingressEXIT_T0_S2-->L873-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46083#L873-D289 [3229] L873-D289-->L873_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46079#L873_T0_S2 [3272] L873_T0_S2-->L873_T0_S2-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46080#L873_T0_S2-D85 [2798] L873_T0_S2-D85-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46082#egressFINAL_T0_S2 [2693] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46078#egressEXIT_T0_S2 >[4278] egressEXIT_T0_S2-->L874-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46075#L874-D337 [2783] L874-D337-->L874_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46069#L874_T0_S2 [3631] L874_T0_S2-->L874_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46070#L874_T0_S2-D100 [3228] L874_T0_S2-D100-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46074#computeChecksumFINAL_T0_S2 [3355] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46068#computeChecksumEXIT_T0_S2 >[4274] computeChecksumEXIT_T0_S2-->L875-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46065#L875-D214 [3906] L875-D214-->L875_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46061#L875_T0_S2 [2936] L875_T0_S2-->L877_T0_S2: Formula: (not v_forward_32)  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 46059#L877_T0_S2 [2828] L877_T0_S2-->L876-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 46057#L876-1_T0_S2 [3482] L876-1_T0_S2-->L880_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_143 v_meta.local_metadata.pkt_par_40))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_143, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 46056#L880_T0_S2 [3546] L880_T0_S2-->L881_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_67 0))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_67, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 46055#L881_T0_S2 [3164] L881_T0_S2-->L882_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_45 0))) (or (and (not v__p4ltl_2_8) .cse0) (and v__p4ltl_2_8 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_2] 46054#L882_T0_S2 [3280] L882_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_142 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and .cse0 (not v__p4ltl_3_6))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_142}  AuxVars[]  AssignedVars[_p4ltl_3] 44937#mainFINAL_T0_S2 [2959] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44938#mainEXIT_T0_S2 >[4607] mainEXIT_T0_S2-->L888-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45991#L888-1-D271 [3443] L888-1-D271-->L888-1_accept_S5: Formula: (and (not v__p4ltl_0_11) v_hdr.dfsTag.valid_31 (not v__p4ltl_1_10) (or v__p4ltl_3_13 v__p4ltl_2_13))  InVars {_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.dfsTag.valid=v_hdr.dfsTag.valid_31, _p4ltl_3=v__p4ltl_3_13, _p4ltl_0=v__p4ltl_0_11, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[] 44531#L888-1_accept_S5 
[2023-02-06 18:47:47,897 INFO  L754   eck$LassoCheckResult]: Loop: 44531#L888-1_accept_S5 [3153] L888-1_accept_S5-->L888_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44307#L888_accept_S5 [3805] L888_accept_S5-->L888_accept_S5-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45650#L888_accept_S5-D60 [3527] L888_accept_S5-D60-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44294#mainENTRY_accept_S5 [3683] mainENTRY_accept_S5-->mainENTRY_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45780#mainENTRY_accept_S5-D90 [3867] mainENTRY_accept_S5-D90-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45083#havocProcedureENTRY_accept_S5 [3046] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 45084#L720_accept_S5 [3297] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 45425#L721_accept_S5 [3884] L721_accept_S5-->L722_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 45220#L722_accept_S5 [3140] L722_accept_S5-->L723_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 45221#L723_accept_S5 [3206] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 45313#L724_accept_S5 [3794] L724_accept_S5-->L725_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 44720#L725_accept_S5 [2843] L725_accept_S5-->L726_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 44721#L726_accept_S5 [2848] L726_accept_S5-->L727_accept_S5: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 44725#L727_accept_S5 [3282] L727_accept_S5-->L728_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 45406#L728_accept_S5 [3941] L728_accept_S5-->L729_accept_S5: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 45620#L729_accept_S5 [3488] L729_accept_S5-->L730_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 45033#L730_accept_S5 [3020] L730_accept_S5-->L731_accept_S5: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 44860#L731_accept_S5 [2911] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 44861#L732_accept_S5 [3894] L732_accept_S5-->L733_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 44848#L733_accept_S5 [2904] L733_accept_S5-->L734_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 44704#L734_accept_S5 [2835] L734_accept_S5-->L735_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 44705#L735_accept_S5 [2986] L735_accept_S5-->L736_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 44972#L736_accept_S5 [3097] L736_accept_S5-->L737_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 45164#L737_accept_S5 [3126] L737_accept_S5-->L738_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 44293#L738_accept_S5 [2670] L738_accept_S5-->L739_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 44295#L739_accept_S5 [3526] L739_accept_S5-->L740_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 45108#L740_accept_S5 [3063] L740_accept_S5-->L741_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 45109#L741_accept_S5 [3165] L741_accept_S5-->L742_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 45254#L742_accept_S5 [3460] L742_accept_S5-->L743_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 44844#L743_accept_S5 [2901] L743_accept_S5-->L744_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 44845#L744_accept_S5 [3656] L744_accept_S5-->L745_accept_S5: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 45236#L745_accept_S5 [3152] L745_accept_S5-->L746_accept_S5: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 45237#L746_accept_S5 [3652] L746_accept_S5-->L747_accept_S5: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 45600#L747_accept_S5 [3465] L747_accept_S5-->L748_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 45601#L748_accept_S5 [3980] L748_accept_S5-->L749_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 45952#L749_accept_S5 [4070] L749_accept_S5-->L750_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 45928#L750_accept_S5 [3936] L750_accept_S5-->L751_accept_S5: Formula: (= v_meta.local_metadata.out_port_91 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_91}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 44824#L751_accept_S5 [2895] L751_accept_S5-->L752_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 44825#L752_accept_S5 [3556] L752_accept_S5-->L753_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 45674#L753_accept_S5 [3819] L753_accept_S5-->L754_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 45687#L754_accept_S5 [3569] L754_accept_S5-->L755_accept_S5: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 45541#L755_accept_S5 [3415] L755_accept_S5-->L756_accept_S5: Formula: (not v_hdr.dfsTag.valid_17)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 44946#L756_accept_S5 [2965] L756_accept_S5-->L757_accept_S5: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 44607#L757_accept_S5 [2795] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 44608#L758_accept_S5 [3877] L758_accept_S5-->L759_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 45037#L759_accept_S5 [3023] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 44410#L760_accept_S5 [2718] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_21) (< v_hdr.dfsTag.pkt_v1_par_21 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[] 44411#L761_accept_S5 [3953] L761_accept_S5-->L762_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 44362#L762_accept_S5 [2696] L762_accept_S5-->L763_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (< v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 44363#L763_accept_S5 [2863] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 44758#L764_accept_S5 [3121] L764_accept_S5-->L765_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 45195#L765_accept_S5 [3802] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 45354#L766_accept_S5 [3234] L766_accept_S5-->L767_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_13))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 45355#L767_accept_S5 [3370] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 45061#L768_accept_S5 [3037] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (< v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 45062#L769_accept_S5 [4013] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 45742#L770_accept_S5 [3636] L770_accept_S5-->L771_accept_S5: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_13 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_13))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 45743#L771_accept_S5 [4042] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 44781#L772_accept_S5 [2876] L772_accept_S5-->L773_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 44782#L773_accept_S5 [3371] L773_accept_S5-->L774_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 45466#L774_accept_S5 [3336] L774_accept_S5-->L775_accept_S5: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 45457#L775_accept_S5 [3330] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 45458#L776_accept_S5 [3749] L776_accept_S5-->L777_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 45695#L777_accept_S5 [3578] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 45696#L778_accept_S5 [3976] L778_accept_S5-->L779_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_12) (< v_hdr.ff_tags.shortest_path_12 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 45879#L779_accept_S5 [3845] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 44405#L780_accept_S5 [2716] L780_accept_S5-->L781_accept_S5: Formula: (and (< v_hdr.ff_tags.path_length_30 256) (<= 0 v_hdr.ff_tags.path_length_30))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[] 44406#L781_accept_S5 [3496] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 45630#L782_accept_S5 [3514] L782_accept_S5-->L783_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 45644#L783_accept_S5 [3542] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 44957#L784_accept_S5 [2973] L784_accept_S5-->L785_accept_S5: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 44958#L785_accept_S5 [3074] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 44394#L786_accept_S5 [2713] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 44395#L787_accept_S5 [3215] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 45324#L788_accept_S5 [3279] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 45384#L789_accept_S5 [3262] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 45321#L790_accept_S5 [3212] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 45322#L791_accept_S5 [3901] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 45907#L792_accept_S5 [3950] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_24}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 45934#L793_accept_S5 [3983] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 44792#L794_accept_S5 [2882] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 44793#L795_accept_S5 [3457] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 44805#L796_accept_S5 [2887] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 44750#L797_accept_S5 [2858] L797_accept_S5-->L798_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 44751#L798_accept_S5 [2899] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 44835#L799_accept_S5 [3497] L799_accept_S5-->L800_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 45167#L800_accept_S5 [3100] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 44425#L801_accept_S5 [2723] L801_accept_S5-->L802_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 44426#L802_accept_S5 [3180] L802_accept_S5-->L803_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 45276#L803_accept_S5 [3994] L803_accept_S5-->L804_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 44296#L804_accept_S5 [2671] L804_accept_S5-->L805_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 44297#L805_accept_S5 [3354] L805_accept_S5-->L806_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 45470#L806_accept_S5 [3342] L806_accept_S5-->L807_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 45471#L807_accept_S5 [3947] L807_accept_S5-->L808_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 45819#L808_accept_S5 [3742] L808_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 45590#havocProcedureFINAL_accept_S5 [3454] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45591#havocProcedureEXIT_accept_S5 >[4335] havocProcedureEXIT_accept_S5-->L870-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44797#L870-D192 [2884] L870-D192-->L870_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44798#L870_accept_S5 [3827] L870_accept_S5-->L870_accept_S5-D138: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45085#L870_accept_S5-D138 [3047] L870_accept_S5-D138-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44688#_parser_ParserImplENTRY_accept_S5 [4099] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D78: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45829#_parser_ParserImplENTRY_accept_S5-D78 [3758] _parser_ParserImplENTRY_accept_S5-D78-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45806#startENTRY_accept_S5 [3717] startENTRY_accept_S5-->L944_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 45077#L944_accept_S5 [3043] L944_accept_S5-->L945_accept_S5: Formula: v_hdr.dfsTag.valid_25  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 45078#L945_accept_S5 [3866] L945_accept_S5-->L946_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 45888#L946_accept_S5 [4022] L946_accept_S5-->L947_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_39 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 44687#L947_accept_S5 [2831] L947_accept_S5-->L948_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 44689#L948_accept_S5 [3895] L948_accept_S5-->L948_accept_S5-D162: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45903#L948_accept_S5-D162 [4017] L948_accept_S5-D162-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45897#acceptFINAL_accept_S5 [3881] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44735#acceptEXIT_accept_S5 >[4211] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44736#startFINAL-D324 [3725] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45711#startFINAL_accept_S5 [3602] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44934#startEXIT_accept_S5 >[4573] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44935#_parser_ParserImplFINAL-D240 [4095] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45365#_parser_ParserImplFINAL_accept_S5 [3244] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45366#_parser_ParserImplEXIT_accept_S5 >[4611] _parser_ParserImplEXIT_accept_S5-->L871-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45831#L871-D318 [3798] L871-D318-->L871_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45604#L871_accept_S5 [3470] L871_accept_S5-->L871_accept_S5-D165: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45605#L871_accept_S5-D165 [3963] L871_accept_S5-D165-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45931#verifyChecksumFINAL_accept_S5 [3942] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45932#verifyChecksumEXIT_accept_S5 >[4334] verifyChecksumEXIT_accept_S5-->L872-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45165#L872-D315 [3098] L872-D315-->L872_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44281#L872_accept_S5 [4078] L872_accept_S5-->L872_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45294#L872_accept_S5-D57 [3189] L872_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45295#ingressENTRY_accept_S5 [4048] ingressENTRY_accept_S5-->L816_accept_S5: Formula: v_hdr.dfsTag.valid_20  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  AuxVars[]  AssignedVars[] 45886#L816_accept_S5 [3860] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 44280#L817_accept_S5 [2665] L817_accept_S5-->L817_accept_S5-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44282#L817_accept_S5-D45 [3243] L817_accept_S5-D45-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45364#default_route_0.applyENTRY_accept_S5 [3916] default_route_0.applyENTRY_accept_S5-->L670_accept_S5: Formula: (= v_default_route_0.action_run_15 default_route_0.action.set_default_route)  InVars {default_route_0.action_run=v_default_route_0.action_run_15}  OutVars{default_route_0.action_run=v_default_route_0.action_run_15}  AuxVars[]  AssignedVars[] 45568#L670_accept_S5 [4040] L670_accept_S5-->L670_accept_S5-D93: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to]< 45811#L670_accept_S5-D93 [3727] L670_accept_S5-D93-->set_default_routeENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45584#set_default_routeENTRY_accept_S5 [3451] set_default_routeENTRY_accept_S5-->set_default_routeFINAL_accept_S5: Formula: (= v_meta.local_metadata.out_port_150 v_set_default_route_send_to_4)  InVars {set_default_route_send_to=v_set_default_route_send_to_4}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_150, set_default_route_send_to=v_set_default_route_send_to_4}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 45567#set_default_routeFINAL_accept_S5 [3437] set_default_routeFINAL_accept_S5-->set_default_routeEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45569#set_default_routeEXIT_accept_S5 >[4507] set_default_routeEXIT_accept_S5-->L672-1-D360: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to] 45896#L672-1-D360 [3879] L672-1-D360-->L672-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45744#L672-1_accept_S5 [3639] L672-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45745#default_route_0.applyEXIT_accept_S5 >[4229] default_route_0.applyEXIT_accept_S5-->L817-1-D258: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44913#L817-1-D258 [2944] L817-1-D258-->L817-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44914#L817-1_accept_S5 [3519] L817-1_accept_S5-->L852_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_121 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_121}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_121}  AuxVars[]  AssignedVars[] 45216#L852_accept_S5 [3138] L852_accept_S5-->L862_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_51 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_51}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_51}  AuxVars[]  AssignedVars[] 44326#L862_accept_S5 [2969] L862_accept_S5-->L862_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44949#L862_accept_S5-D117 [3509] L862_accept_S5-D117-->set_out_port_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44325#set_out_port_0.applyENTRY_accept_S5 [2683] set_out_port_0.applyENTRY_accept_S5-->L934_accept_S5: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_20}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_20}  AuxVars[]  AssignedVars[] 44328#L934_accept_S5 [3847] L934_accept_S5-->L934-1_accept_S5: Formula: (not (= v_set_out_port_0.action_run_26 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_26}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_26}  AuxVars[]  AssignedVars[] 44379#L934-1_accept_S5 [3821] L934-1_accept_S5-->set_out_port_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45132#set_out_port_0.applyEXIT_accept_S5 >[4602] set_out_port_0.applyEXIT_accept_S5-->L862-1-D348: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44351#L862-1-D348 [2691] L862-1-D348-->L862-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44352#L862-1_accept_S5 [3034] L862-1_accept_S5-->L862-1_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45031#L862-1_accept_S5-D129 [3021] L862-1_accept_S5-D129-->fwd_pkt_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45032#fwd_pkt_0.applyENTRY_accept_S5 [4001] fwd_pkt_0.applyENTRY_accept_S5-->L712_accept_S5: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_18))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  AuxVars[]  AssignedVars[] 45846#L712_accept_S5 [3785] L712_accept_S5-->L712-1_accept_S5: Formula: (not (= v_fwd_pkt_0.action_run_24 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  AuxVars[]  AssignedVars[] 45005#L712-1_accept_S5 [2938] L712-1_accept_S5-->fwd_pkt_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45152#fwd_pkt_0.applyEXIT_accept_S5 >[4466] fwd_pkt_0.applyEXIT_accept_S5-->L815-D279: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45153#L815-D279 [3589] L815-D279-->L815_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45428#L815_accept_S5 [3299] L815_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45429#ingressEXIT_accept_S5 >[4500] ingressEXIT_accept_S5-->L873-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45749#L873-D291 [3645] L873-D291-->L873_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45245#L873_accept_S5 [3270] L873_accept_S5-->L873_accept_S5-D87: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45244#L873_accept_S5-D87 [3162] L873_accept_S5-D87-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45246#egressFINAL_accept_S5 [3945] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45706#egressEXIT_accept_S5 >[4469] egressEXIT_accept_S5-->L874-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45053#L874-D339 [3032] L874-D339-->L874_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44385#L874_accept_S5 [3782] L874_accept_S5-->L874_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44384#L874_accept_S5-D102 [2708] L874_accept_S5-D102-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44386#computeChecksumFINAL_accept_S5 [2984] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44970#computeChecksumEXIT_accept_S5 >[4175] computeChecksumEXIT_accept_S5-->L875-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44306#L875-D216 [2676] L875-D216-->L875_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44308#L875_accept_S5 [3277] L875_accept_S5-->L877_accept_S5: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 44846#L877_accept_S5 [2903] L877_accept_S5-->L876-1_accept_S5: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 44847#L876-1_accept_S5 [2935] L876-1_accept_S5-->L880_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_144 v_meta.local_metadata.pkt_par_41))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_144, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_0] 44899#L880_accept_S5 [3868] L880_accept_S5-->L881_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_66 0))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_66, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 44863#L881_accept_S5 [2913] L881_accept_S5-->L882_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_43 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_2] 44769#L882_accept_S5 [2869] L882_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_145 0))) (or (and v__p4ltl_3_7 (not .cse0)) (and .cse0 (not v__p4ltl_3_7))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_145}  AuxVars[]  AssignedVars[_p4ltl_3] 44683#mainFINAL_accept_S5 [2830] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44684#mainEXIT_accept_S5 >[4455] mainEXIT_accept_S5-->L888-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44529#L888-1-D273 [2759] L888-1-D273-->L888-1_accept_S5: Formula: (and (or v__p4ltl_3_9 v__p4ltl_2_9) v_hdr.dfsTag.valid_27)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.dfsTag.valid=v_hdr.dfsTag.valid_27, _p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 44531#L888-1_accept_S5 
[2023-02-06 18:47:47,897 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:47:47,897 INFO  L85        PathProgramCache]: Analyzing trace with hash 776696704, now seen corresponding path program 1 times
[2023-02-06 18:47:47,897 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:47:47,898 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1554113123]
[2023-02-06 18:47:47,898 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:47:47,898 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:47:47,948 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,035 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:47:48,045 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,104 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:48,112 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,124 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:47:48,125 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,129 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:48,129 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,130 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:47:48,130 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,131 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:47:48,131 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,139 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:47:48,143 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,148 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 18:47:48,149 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,150 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:47:48,150 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,154 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 17
[2023-02-06 18:47:48,155 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,160 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 24
[2023-02-06 18:47:48,161 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,162 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 18:47:48,163 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,164 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 161
[2023-02-06 18:47:48,164 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,166 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 179
[2023-02-06 18:47:48,178 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,188 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:48,191 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,197 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:47:48,198 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,199 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:47:48,199 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,200 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:47:48,201 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,201 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:47:48,205 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,206 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:47:48,209 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,216 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 18:47:48,218 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,219 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:47:48,220 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,225 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 18
[2023-02-06 18:47:48,226 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,228 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:47:48,228 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,236 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 35
[2023-02-06 18:47:48,237 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,238 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-02-06 18:47:48,239 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,240 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 172
[2023-02-06 18:47:48,241 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:47:48,243 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:47:48,243 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:47:48,243 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1554113123]
[2023-02-06 18:47:48,243 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1554113123] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:47:48,243 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:47:48,243 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [14] imperfect sequences [] total 14
[2023-02-06 18:47:48,243 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [318655452]
[2023-02-06 18:47:48,244 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:47:48,244 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:47:48,244 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:47:48,244 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants.
[2023-02-06 18:47:48,244 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=56, Invalid=154, Unknown=0, NotChecked=0, Total=210
[2023-02-06 18:47:48,244 INFO  L87              Difference]: Start difference. First operand 1996 states and 2185 transitions. cyclomatic complexity: 192 Second operand  has 15 states, 14 states have (on average 22.214285714285715) internal successors, (311), 4 states have internal predecessors, (311), 2 states have call successors, (28), 12 states have call predecessors, (28), 3 states have return successors, (27), 3 states have call predecessors, (27), 2 states have call successors, (27)
[2023-02-06 18:47:56,802 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:47:56,802 INFO  L93              Difference]: Finished difference Result 3381 states and 4088 transitions.
[2023-02-06 18:47:56,802 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 82 states. 
[2023-02-06 18:47:56,803 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3381 states and 4088 transitions.
[2023-02-06 18:47:56,807 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 18:47:56,808 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3381 states to 0 states and 0 transitions.
[2023-02-06 18:47:56,808 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-02-06 18:47:56,808 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-02-06 18:47:56,808 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-02-06 18:47:56,808 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:47:56,808 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 18:47:56,808 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 18:47:56,808 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 18:47:56,808 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 9 ============
[2023-02-06 18:47:56,808 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-02-06 18:47:56,808 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 18:47:56,808 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-02-06 18:47:56,811 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 06:47:56 BasicIcfg
[2023-02-06 18:47:56,811 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-02-06 18:47:56,812 INFO  L158              Benchmark]: Toolchain (without parser) took 68216.15ms. Allocated memory was 44.0MB in the beginning and 752.9MB in the end (delta: 708.8MB). Free memory was 27.5MB in the beginning and 537.8MB in the end (delta: -510.3MB). Peak memory consumption was 199.2MB. Max. memory is 4.3GB.
[2023-02-06 18:47:56,812 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.11ms. Allocated memory is still 44.0MB. Free memory was 19.6MB in the beginning and 19.5MB in the end (delta: 42.1kB). There was no memory consumed. Max. memory is 4.3GB.
[2023-02-06 18:47:56,812 INFO  L158              Benchmark]: Boogie Preprocessor took 52.91ms. Allocated memory is still 44.0MB. Free memory was 27.5MB in the beginning and 21.9MB in the end (delta: 5.6MB). Peak memory consumption was 5.2MB. Max. memory is 4.3GB.
[2023-02-06 18:47:56,813 INFO  L158              Benchmark]: ThufvSpecLang took 25.59ms. Allocated memory is still 44.0MB. Free memory was 21.9MB in the beginning and 19.7MB in the end (delta: 2.3MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-02-06 18:47:56,813 INFO  L158              Benchmark]: RCFGBuilder took 483.84ms. Allocated memory was 44.0MB in the beginning and 74.4MB in the end (delta: 30.4MB). Free memory was 19.6MB in the beginning and 40.7MB in the end (delta: -21.1MB). Peak memory consumption was 12.8MB. Max. memory is 4.3GB.
[2023-02-06 18:47:56,813 INFO  L158              Benchmark]: ThufvLTL2Aut took 34.57ms. Allocated memory is still 74.4MB. Free memory was 40.5MB in the beginning and 37.6MB in the end (delta: 3.0MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-02-06 18:47:56,813 INFO  L158              Benchmark]: BÃ¼chi Program Product took 453.12ms. Allocated memory was 74.4MB in the beginning and 93.3MB in the end (delta: 18.9MB). Free memory was 37.4MB in the beginning and 54.7MB in the end (delta: -17.3MB). Peak memory consumption was 26.9MB. Max. memory is 4.3GB.
[2023-02-06 18:47:56,813 INFO  L158              Benchmark]: BlockEncodingV2 took 225.53ms. Allocated memory is still 93.3MB. Free memory was 54.7MB in the beginning and 44.2MB in the end (delta: 10.5MB). Peak memory consumption was 37.3MB. Max. memory is 4.3GB.
[2023-02-06 18:47:56,813 INFO  L158              Benchmark]: BuchiAutomizer took 66936.02ms. Allocated memory was 93.3MB in the beginning and 752.9MB in the end (delta: 659.6MB). Free memory was 44.2MB in the beginning and 537.8MB in the end (delta: -493.6MB). Peak memory consumption was 167.0MB. Max. memory is 4.3GB.
[2023-02-06 18:47:56,814 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    1467 locations, 1981 edges
  - StatisticsResult: Encoded RCFG
    1456 locations, 1965 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.11ms. Allocated memory is still 44.0MB. Free memory was 19.6MB in the beginning and 19.5MB in the end (delta: 42.1kB). There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 52.91ms. Allocated memory is still 44.0MB. Free memory was 27.5MB in the beginning and 21.9MB in the end (delta: 5.6MB). Peak memory consumption was 5.2MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 25.59ms. Allocated memory is still 44.0MB. Free memory was 21.9MB in the beginning and 19.7MB in the end (delta: 2.3MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * RCFGBuilder took 483.84ms. Allocated memory was 44.0MB in the beginning and 74.4MB in the end (delta: 30.4MB). Free memory was 19.6MB in the beginning and 40.7MB in the end (delta: -21.1MB). Peak memory consumption was 12.8MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 34.57ms. Allocated memory is still 74.4MB. Free memory was 40.5MB in the beginning and 37.6MB in the end (delta: 3.0MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * BÃ¼chi Program Product took 453.12ms. Allocated memory was 74.4MB in the beginning and 93.3MB in the end (delta: 18.9MB). Free memory was 37.4MB in the beginning and 54.7MB in the end (delta: -17.3MB). Peak memory consumption was 26.9MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 225.53ms. Allocated memory is still 93.3MB. Free memory was 54.7MB in the beginning and 44.2MB in the end (delta: 10.5MB). Peak memory consumption was 37.3MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 66936.02ms. Allocated memory was 93.3MB in the beginning and 752.9MB in the end (delta: 659.6MB). Free memory was 44.2MB in the beginning and 537.8MB in the end (delta: -493.6MB). Peak memory consumption was 167.0MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 5 edges
  - StatisticsResult: Initial RCFG
    370 locations, 480 edges
  - StatisticsResult: BuchiProgram size
    1467 locations, 1981 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 8 terminating modules (8 trivial, 0 deterministic, 0 nondeterministic). 8 modules have a trivial ranking function, the largest among these consists of 16 locations.
  - StatisticsResult: Timing statistics
    BÃ¼chiAutomizer plugin needed 66.8s and 9 iterations.  TraceHistogramMax:1. Analysis of lassos took 2.5s. Construction of modules took 56.0s. BÃ¼chi inclusion checks took 7.5s. Highest rank in rank-based complementation 0. Minimization of det autom 8. Minimization of nondet autom 0. Automata minimization 0.2s AutomataMinimizationTime, 7 MinimizatonAttempts, 14629 StatesRemovedByMinimization, 7 NontrivialMinimizations. Non-live state removal took 0.1s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 54478 SdHoareTripleChecker+Valid, 59.2s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 53959 mSDsluCounter, 33761 SdHoareTripleChecker+Invalid, 56.1s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 21817 mSDsCounter, 31784 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 65908 IncrementalHoareTripleChecker+Invalid, 97692 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 31784 mSolverCounterUnsat, 11944 mSDtfsCounter, 65908 mSolverCounterSat, 0.4s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU8 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((hdr.dfsTag.valid == true && (_p4ltl_3 == true || _p4ltl_2 == true))) )) || ( ( [](( (_p4ltl_1 == true) ==> ( ( []((_p4ltl_1 == true)) ) || ( (_p4ltl_1 == true) U (_p4ltl_0 == true) ) ) )) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
