
---------- Begin Simulation Statistics ----------
final_tick                               129391436000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 156915                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423620                       # Number of bytes of host memory used
host_op_rate                                   305134                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   127.46                       # Real time elapsed on the host
host_tick_rate                             1015171961                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19999982                       # Number of instructions simulated
sim_ops                                      38891637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129391                       # Number of seconds simulated
sim_ticks                                129391436000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9999982                       # Number of instructions committed
system.cpu0.committedOps                     19445801                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             25.878320                       # CPI: cycles per instruction
system.cpu0.discardedOps                      6690113                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1503390                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         1999                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                   10503846                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        40538                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      225788808                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.038642                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4149499                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          166                       # TLB misses on write requests
system.cpu0.numCycles                       258782737                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                8734609     44.92%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.01%     46.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite        10367815     53.32%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                19445801                       # Class of committed instruction
system.cpu0.tickCycles                       32993929                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               67                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     67                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     19445836                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             25.878287                       # CPI: cycles per instruction
system.cpu1.discardedOps                      6690129                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1503393                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         1997                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   10503865                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        40540                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      225789242                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.038642                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4149507                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          164                       # TLB misses on write requests
system.cpu1.numCycles                       258782872                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                8734625     44.92%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.01%     46.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite        10367834     53.32%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                19445836                       # Class of committed instruction
system.cpu1.tickCycles                       32993630                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2600807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5202667                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2653394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5306853                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            152                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8667                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2592356                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8451                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2593193                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2593193                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8667                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7804527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7804527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7804527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    332429824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    332429824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               332429824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2601860                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2601860    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2601860                       # Request fanout histogram
system.membus.reqLayer4.occupancy         16842748500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              13.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13409417250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4140563                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4140563                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4140563                       # number of overall hits
system.cpu0.icache.overall_hits::total        4140563                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8893                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8893                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8893                       # number of overall misses
system.cpu0.icache.overall_misses::total         8893                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    234909500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    234909500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    234909500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    234909500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4149456                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4149456                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4149456                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4149456                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002143                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002143                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26415.101765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26415.101765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26415.101765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26415.101765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8877                       # number of writebacks
system.cpu0.icache.writebacks::total             8877                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8893                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8893                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8893                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8893                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    226016500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    226016500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    226016500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    226016500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002143                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002143                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002143                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002143                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25415.101765                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25415.101765                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25415.101765                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25415.101765                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8877                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4140563                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4140563                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8893                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8893                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    234909500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    234909500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4149456                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4149456                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26415.101765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26415.101765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8893                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8893                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    226016500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    226016500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25415.101765                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25415.101765                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999893                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4149456                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8893                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           466.597998                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999893                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         33204541                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        33204541                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      9364563                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9364563                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      9364563                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9364563                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2617295                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2617295                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2617295                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2617295                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 235126632000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 235126632000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 235126632000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 235126632000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11981858                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11981858                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11981858                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11981858                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.218438                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.218438                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.218438                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.218438                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 89835.739571                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89835.739571                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 89835.739571                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89835.739571                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1304280                       # number of writebacks
system.cpu0.dcache.writebacks::total          1304280                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1299459                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1299459                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1299459                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1299459                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1317836                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1317836                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1317836                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1317836                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 116260308000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 116260308000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 116260308000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 116260308000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.109986                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.109986                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.109986                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.109986                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88220.619258                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88220.619258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88220.619258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88220.619258                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1317819                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1484449                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1484449                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16406                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16406                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    417485000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    417485000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1500855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1500855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010931                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010931                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25447.092527                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25447.092527                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          301                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    387975000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    387975000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.010731                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010731                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24090.344613                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24090.344613                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7880114                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7880114                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2600889                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2600889                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 234709147000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 234709147000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10481003                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10481003                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.248153                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.248153                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 90241.893060                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90241.893060                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1299158                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1299158                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1301731                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1301731                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 115872333000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 115872333000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89014.038231                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89014.038231                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999899                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10682398                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1317835                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.106021                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999899                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999994                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         97172699                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        97172699                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4140572                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4140572                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4140572                       # number of overall hits
system.cpu1.icache.overall_hits::total        4140572                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8892                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8892                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8892                       # number of overall misses
system.cpu1.icache.overall_misses::total         8892                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    234115500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    234115500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    234115500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    234115500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4149464                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4149464                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4149464                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4149464                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002143                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002143                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26328.778677                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26328.778677                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26328.778677                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26328.778677                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8876                       # number of writebacks
system.cpu1.icache.writebacks::total             8876                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8892                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8892                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8892                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8892                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    225223500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    225223500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    225223500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    225223500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002143                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002143                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002143                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002143                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25328.778677                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25328.778677                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25328.778677                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25328.778677                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8876                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4140572                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4140572                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8892                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8892                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    234115500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    234115500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4149464                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4149464                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26328.778677                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26328.778677                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8892                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8892                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    225223500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    225223500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25328.778677                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25328.778677                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999888                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4149464                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8892                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           466.651372                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999888                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33204604                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33204604                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9364701                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9364701                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9364701                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9364701                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2617182                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2617182                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2617182                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2617182                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 235125236500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 235125236500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 235125236500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 235125236500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11981883                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11981883                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11981883                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11981883                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.218428                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.218428                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.218428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.218428                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89839.085130                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89839.085130                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89839.085130                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89839.085130                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1303571                       # number of writebacks
system.cpu1.dcache.writebacks::total          1303571                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1299344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1299344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1299344                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1299344                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1317838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1317838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1317838                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1317838                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 116261598500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 116261598500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 116261598500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 116261598500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.109986                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.109986                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.109986                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.109986                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88221.464626                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88221.464626                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88221.464626                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88221.464626                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1317822                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1484449                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1484449                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16409                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16409                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    416774000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    416774000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1500858                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1500858                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010933                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010933                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25399.110244                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25399.110244                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16105                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16105                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    387049500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    387049500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.010731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24032.877988                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24032.877988                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7880252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7880252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2600773                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2600773                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 234708462500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 234708462500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.248141                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.248141                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 90245.654850                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90245.654850                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1299040                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1299040                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1301733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1301733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 115874549000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 115874549000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 89015.603814                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89015.603814                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999895                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10682539                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1317838                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.106109                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999895                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         97172902                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        97172902                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7275                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18511                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7267                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18546                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51599                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7275                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18511                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7267                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18546                       # number of overall hits
system.l2.overall_hits::total                   51599                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1618                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1299325                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1625                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1299292                       # number of demand (read+write) misses
system.l2.demand_misses::total                2601860                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1618                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1299325                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1625                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1299292                       # number of overall misses
system.l2.overall_misses::total               2601860                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    131712500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 114020182500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    130992000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 114016700000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     228299587000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    131712500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 114020182500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    130992000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 114016700000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    228299587000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1317836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8892                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1317838                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2653459                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1317836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8892                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1317838                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2653459                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.181941                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.985953                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.182749                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.985927                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980554                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.181941                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.985953                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.182749                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.985927                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980554                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81404.511743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87753.396956                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80610.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87752.945450                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87744.762209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81404.511743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87753.396956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80610.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87752.945450                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87744.762209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2592356                       # number of writebacks
system.l2.writebacks::total                   2592356                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1299325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1299292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2601860                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1299325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1299292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2601860                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    115532500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 101026932500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    114742000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101023780000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 202280987000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    115532500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 101026932500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    114742000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101023780000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 202280987000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.181941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.985953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.182749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.985927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980554                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.181941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.985953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.182749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.985927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980554                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71404.511743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77753.396956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70610.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77752.945450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77744.762209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71404.511743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77753.396956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70610.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77752.945450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77744.762209                       # average overall mshr miss latency
system.l2.replacements                        2600939                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2607851                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2607851                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2607851                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2607851                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        17753                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            17753                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        17753                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        17753                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10271                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1296598                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1296595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2593193                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 113797986500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113795576000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  227593562500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1301731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1301733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2603464                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.996057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.996053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87766.591110                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87764.935080                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87765.763096                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1296598                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1296595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2593193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 100832006500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100829626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 201661632500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.996057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.996053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77766.591110                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77764.935080                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77765.763096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14542                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1618                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1625                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3243                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    131712500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    130992000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    262704500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8892                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.181941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.182749                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.182345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81404.511743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80610.461538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81006.629664                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1625                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3243                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    115532500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    114742000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    230274500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.181941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.182749                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.182345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71404.511743                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70610.461538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71006.629664                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26786                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2727                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5424                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    222196000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    221124000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    443320000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.169326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.167464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.168395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81480.014668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81988.876529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81733.038348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2727                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    194926000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    194154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    389080000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.169326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.167464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.168395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71480.014668                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71988.876529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71733.038348                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.830694                       # Cycle average of tags in use
system.l2.tags.total_refs                     5306833                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2601963                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.039550                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.789172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       50.435208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      460.731213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       59.753042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      452.122060                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.049253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.449933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.058353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.441525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999835                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45056787                       # Number of tag accesses
system.l2.tags.data_accesses                 45056787                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        103552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83156800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        104000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83154688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          166519040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       103552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       104000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        207552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    165910784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       165910784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1299325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1299292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2601860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2592356                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2592356                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           800300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        642676228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           803763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        642659905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1286940196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       800300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       803763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1604063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1282239298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1282239298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1282239298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          800300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       642676228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          803763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       642659905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2569179493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2592356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1299305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1299268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000272006500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       161989                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       161989                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7348365                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2439938                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2601860                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2592356                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2601860                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2592356                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            162796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            162639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            162949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            162639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            162660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            162413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            162577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            162576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            162358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            162235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           162460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           162575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           162673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           162946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           162658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            161836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            161867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            161924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            162077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            162133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            162118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            162047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            161970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            161979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            161795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           161890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           162138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           162085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           162256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           162182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162027                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  46073099500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13009080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             94857149500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17708.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36458.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2420570                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2412876                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2601860                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2592356                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1308590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1292349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 161992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 162004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 162015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 163830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 162001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 162016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 162013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 163766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 246226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 163947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 165109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 221369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 161993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 162012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 161990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       360690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.629455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.302885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.440288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2686      0.74%      0.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5884      1.63%      2.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8481      2.35%      4.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17420      4.83%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5491      1.52%     11.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17184      4.76%     15.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6961      1.93%     17.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4586      1.27%     19.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       291997     80.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       360690                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       161989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.061597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.018005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.978413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         161944     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           24      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        161989                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       161989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.094299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           161794     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              108      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        161989                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166516224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               165908736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               166519040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            165910784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1286.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1282.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1286.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1282.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  129391424000                       # Total gap between requests
system.mem_ctrls.avgGap                      24910.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       103552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     83155520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       104000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83153152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    165908736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 800300.260984815075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 642666335.351591587067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 803762.623053352581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 642648034.294943571091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1282223469.565636396408                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1299325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1299292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2592356                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     49164250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47382004250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     48118750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  47377862250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3302871182000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30385.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36466.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29611.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36464.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1274080.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1291176180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            686268825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9286048380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6766957440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10213472880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      43099048050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13392376320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84735348075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.876016                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33881730500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4320420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  91189285500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1284178980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            682549725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9290917860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6764973840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10213472880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40967795820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15187115040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84391004145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        652.214758                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38401245750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4320420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86669770250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             49995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5200207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        17753                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           36373                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2603464                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2603464                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17785                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3953491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3953498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7960312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1137280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    167815424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1137152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    167770176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              337860032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2600939                       # Total snoops (count)
system.tol2bus.snoopTraffic                 165910784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5254398                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000029                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005378                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5254246    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    152      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5254398                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5279030500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1976785942                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13348479                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1976801904                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13351975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 129391436000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
