// Seed: 3006800639
module module_0 (
    output wand  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output tri   id_3,
    output wire  id_4,
    input  uwire id_5,
    output wor   id_6
);
  wire id_8;
  assign module_1.type_50 = 0;
endmodule
module module_1 (
    input logic id_0,
    input wire id_1,
    output uwire id_2,
    output wire id_3,
    input wor id_4,
    input logic id_5,
    input supply0 id_6,
    input wor id_7,
    input tri1 id_8,
    input wand id_9,
    output wire id_10,
    input tri id_11,
    output wire id_12,
    input wor id_13,
    output logic id_14,
    input tri id_15,
    output uwire id_16,
    input wand id_17,
    output supply0 id_18,
    input wand id_19,
    input wand id_20,
    input tri id_21,
    output logic id_22,
    input logic id_23,
    input supply1 id_24,
    input tri id_25
);
  always begin : LABEL_0
    begin : LABEL_0
      id_14 <= id_23.id_0;
    end
    id_2 = {-1'b0 & -1};
  end
  assign id_3 = id_20;
  final id_10 = id_8;
  assign id_10 = -1;
  assign id_18 = id_9;
  assign id_22 = -1;
  logic id_27, id_28;
  tri0 id_29 = id_17;
  wire id_30;
  wire id_31;
  parameter id_32 = -1, id_33 = 1, id_34 = id_4, id_35 = 1 * id_34;
  assign id_27 = id_23;
  logic id_36 = id_5, id_37, id_38, id_39, id_40 = (~-1), id_41 = id_0;
  tri  id_42, id_43 = 1 != ~id_8;
  wire id_44;
  module_0 modCall_1 (
      id_35,
      id_9,
      id_32,
      id_12,
      id_35,
      id_19,
      id_33
  );
  wire id_45;
endmodule
