/* Copyright (C) 2021, Esperanto Technologies Inc.                         */
/* The copyright to the computer program(s) herein is the                  */
/* property of Esperanto Technologies, Inc. All Rights Reserved.           */
/* The program(s) may be used and/or copied only with                      */
/* the written permission of Esperanto Technologies and                    */
/* in accordance with the terms and conditions stipulated in the           */
/* agreement/contract under which the program(s) have been supplied.       */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _PU_USB0_H_
#define _PU_USB0_H_


/* ####################################################################### */
/*        ENUMERATION MACROS                                               */
/* ####################################################################### */

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DAINT::InEpInt0::InEpInt0     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT0_INEPINT0_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT0_INEPINT0_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DAINT::OutEPInt0::OutEPInt0   */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT0_OUTEPINT0_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT0_OUTEPINT0_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DAINTMSK::InEpMsk0::InEpMsk0  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_INEPMSK0_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_INEPMSK0_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DAINTMSK::OutEPMsk0::OutEPMsk0 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_OUTEPMSK0_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_OUTEPMSK0_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCFG::DevSpd::DevSpd          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_DEVSPD_USBFS1148 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_DEVSPD_USBFS20 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_DEVSPD_USBHS20 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_DEVSPD_USBLS116 0x2u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCFG::Ena32KHzSusp::Ena32KHzSusp */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_ENA32KHZSUSP_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_ENA32KHZSUSP_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCFG::ErraticIntMsk::ErraticIntMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_ERRATICINTMSK_MASK 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_ERRATICINTMSK_NOMASK 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCFG::NZStsOUTHShk::NZStsOUTHShk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_NZSTSOUTHSHK_SENDOUT 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_NZSTSOUTHSHK_SENDSTALL 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCFG::PerFrInt::PerFrInt      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_PERFRINT_EOPF80 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_PERFRINT_EOPF85 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_PERFRINT_EOPF90 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_PERFRINT_EOPF95 0x3u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCFG::PerSchIntvl::PerSchIntvl */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_PERSCHINTVL_MF25 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_PERSCHINTVL_MF50 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_PERSCHINTVL_MF75 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_PERSCHINTVL_RESERVED 0x3u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCFG::XCVRDLY::XCVRDLY        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_XCVRDLY_XCVRDLY_DISABLE 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_XCVRDLY_XCVRDLY_ENABLE 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCFG::ipgisocSupt::ipgisocSupt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_IPGISOCSUPT_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_IPGISOCSUPT_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::CGNPInNak::CGNPInNak    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGNPINNAK_CGNPINNAK_DISABLE 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGNPINNAK_CGNPINNAK_ENABLE 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::CGOUTNak::CGOUTNak      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGOUTNAK_CGOUTNAK_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGOUTNAK_CGOUTNAK_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::GNPINNakSts::GNPINNakSts */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_GNPINNAKSTS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_GNPINNAKSTS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::GOUTNakSts::GOUTNakSts  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_GOUTNAKSTS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_GOUTNAKSTS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::IgnrFrmNum::IgnrFrmNum  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_IGNRFRMNUM_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_IGNRFRMNUM_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::NakOnBble::NakOnBble    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_NAKONBBLE_NAKONBBLE_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_NAKONBBLE_NAKONBBLE_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::PWROnPrgDone::PWROnPrgDone */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_PWRONPRGDONE_DONE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_PWRONPRGDONE_NOTDONE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::RmtWkUpSig::RmtWkUpSig  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_RMTWKUPSIG_DISABLEDRMWKUP 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_RMTWKUPSIG_ENABLERMWKUP 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::SGNPInNak::SGNPInNak    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGNPINNAK_SGNPINNAK_DISABLE 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGNPINNAK_SGNPINNAK_ENABLE 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::SGOUTNak::SGOUTNak      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGOUTNAK_SGOUTNAK_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGOUTNAK_SGOUTNAK_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::ServInt::ServInt        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SERVINT_SERVINT_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SERVINT_SERVINT_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::SftDiscon::SftDiscon    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SFTDISCON_SFTDISCON_DISCONNECT 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SFTDISCON_SFTDISCON_NODISCONNECT 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DCTL::TstCtl::TstCtl          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_TSTCTL_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_TSTCTL_TESTFE 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_TSTCTL_TESTJ 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_TSTCTL_TESTK 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_TSTCTL_TESTPM 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_TSTCTL_TESTSN 0x3u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0::CNAK::CNAK          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_CNAK_CNAK_CLEAR 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_CNAK_CNAK_NOCLEAR 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0::EPDis::EPDis        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPDIS_EPDIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPDIS_EPDIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0::EPEna::EPEna        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPENA_EPENA_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPENA_EPENA_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0::EPType::EPType      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_EPTYPE_ACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0::MPS::MPS            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_MPS_BYTES16 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_MPS_BYTES32 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_MPS_BYTES64 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_MPS_BYTES8 0x3u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0::NAKSts::NAKSts      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_NAKSTS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_NAKSTS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0::NextEp::NextEp      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP10 0xau
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP11 0xbu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP12 0xcu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP13 0xdu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP14 0xeu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP15 0xfu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP3 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP4 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP5 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP6 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP7 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP8 0x8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_NEXTEP_EP9 0x9u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0::SNAK::SNAK          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_SNAK_SNAK_NOSET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_SNAK_SNAK_SET 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0::Stall::Stall        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_STALL_STALL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_STALL_STALL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0::TxFNum::TxFNum      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO10 0xau
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO11 0xbu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO12 0xcu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO13 0xdu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO14 0xeu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO15 0xfu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO3 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO4 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO5 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO6 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO7 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO8 0x8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_TXFNUM_TXFIFO9 0x9u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0::USBActEP::USBActEP  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_USBACTEP_ACTIVE0 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::CNAK::CNAK          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_CNAK_CNAK_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_CNAK_CNAK_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::DPID::DPID          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_DPID_DPID_DATA0EVENFRM 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_DPID_DPID_DATA1ODDFRM 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::EPDis::EPDis        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPDIS_EPDIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPDIS_EPDIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::EPEna::EPEna        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPENA_EPENA_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPENA_EPENA_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::EPType::EPType      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_EPTYPE_BULK 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_EPTYPE_CONTROL 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_EPTYPE_INTERRUP 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_EPTYPE_ISOCHRONOUS 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::NAKSts::NAKSts      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_NAKSTS_NAK 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_NAKSTS_NONNAK 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::NextEp::NextEp      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP10 0xau
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP11 0xbu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP12 0xcu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP13 0xdu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP14 0xeu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP15 0xfu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP3 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP4 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP5 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP6 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP7 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP8 0x8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_NEXTEP_EP9 0x9u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::SNAK::SNAK          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SNAK_SNAK_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SNAK_SNAK_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::SetD0PID::SetD0PID  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_SETD0PID_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_SETD0PID_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::SetD1PID::SetD1PID  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_SETD1PID_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_SETD1PID_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::Stall::Stall        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_STALL_STALL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_STALL_STALL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::TxFNum::TxFNum      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO10 0xau
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO11 0xbu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO12 0xcu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO13 0xdu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO14 0xeu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO15 0xfu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO3 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO4 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO5 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO6 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO7 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO8 0x8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_TXFNUM_TXFIFO9 0x9u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1::USBActEP::USBActEP  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_USBACTEP_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_USBACTEP_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::CNAK::CNAK          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_CNAK_CNAK_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_CNAK_CNAK_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::DPID::DPID          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_DPID_DPID_DATA0EVENFRM 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_DPID_DPID_DATA1ODDFRM 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::EPDis::EPDis        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPDIS_EPDIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPDIS_EPDIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::EPEna::EPEna        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPENA_EPENA_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPENA_EPENA_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::EPType::EPType      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_EPTYPE_BULK 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_EPTYPE_CONTROL 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_EPTYPE_INTERRUP 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_EPTYPE_ISOCHRONOUS 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::NAKSts::NAKSts      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_NAKSTS_NAK 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_NAKSTS_NONNAK 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::NextEp::NextEp      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP10 0xau
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP11 0xbu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP12 0xcu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP13 0xdu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP14 0xeu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP15 0xfu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP3 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP4 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP5 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP6 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP7 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP8 0x8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_NEXTEP_EP9 0x9u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::SNAK::SNAK          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SNAK_SNAK_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SNAK_SNAK_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::SetD0PID::SetD0PID  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_SETD0PID_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_SETD0PID_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::SetD1PID::SetD1PID  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_SETD1PID_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_SETD1PID_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::Stall::Stall        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_STALL_STALL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_STALL_STALL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::TxFNum::TxFNum      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO10 0xau
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO11 0xbu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO12 0xcu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO13 0xdu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO14 0xeu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO15 0xfu
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO3 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO4 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO5 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO6 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO7 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO8 0x8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_TXFNUM_TXFIFO9 0x9u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2::USBActEP::USBActEP  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_USBACTEP_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_USBACTEP_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::AHBErr::AHBErr      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_AHBERR_AHBERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_AHBERR_AHBERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::BNAIntr::BNAIntr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BNAINTR_BNAINTR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BNAINTR_BNAINTR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::BbleErr::BbleErr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BBLEERR_BBLEERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BBLEERR_BBLEERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::EPDisbld::EPDisbld  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_EPDISBLD_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_EPDISBLD_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::INEPNakEff::INEPNakEff */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_INEPNAKEFF_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_INEPNAKEFF_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::INTknEPMis::INTknEPMis */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_INTKNEPMIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_INTKNEPMIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::INTknTXFEmp::INTknTXFEmp */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_INTKNTXFEMP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_INTKNTXFEMP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::NAKIntrpt::NAKIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_NAKINTRPT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_NAKINTRPT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::NYETIntrpt::NYETIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_NYETINTRPT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_NYETINTRPT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::PktDrpSts::PktDrpSts */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_PKTDRPSTS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_PKTDRPSTS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::TimeOUT::TimeOUT    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_TIMEOUT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_TIMEOUT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::TxFEmp::TxFEmp      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TXFEMP_TXFEMP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TXFEMP_TXFEMP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT0::XferCompl::XferCompl */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_XFERCOMPL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_XFERCOMPL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::AHBErr::AHBErr      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_AHBERR_AHBERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_AHBERR_AHBERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::BNAIntr::BNAIntr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BNAINTR_BNAINTR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BNAINTR_BNAINTR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::BbleErr::BbleErr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BBLEERR_BBLEERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BBLEERR_BBLEERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::EPDisbld::EPDisbld  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_EPDISBLD_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_EPDISBLD_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::INEPNakEff::INEPNakEff */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_INEPNAKEFF_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_INEPNAKEFF_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::INTknEPMis::INTknEPMis */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_INTKNEPMIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_INTKNEPMIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::INTknTXFEmp::INTknTXFEmp */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_INTKNTXFEMP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_INTKNTXFEMP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::NAKIntrpt::NAKIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_NAKINTRPT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_NAKINTRPT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::NYETIntrpt::NYETIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_NYETINTRPT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_NYETINTRPT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::PktDrpSts::PktDrpSts */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_PKTDRPSTS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_PKTDRPSTS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::TimeOUT::TimeOUT    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_TIMEOUT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_TIMEOUT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::TxFEmp::TxFEmp      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TXFEMP_TXFEMP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TXFEMP_TXFEMP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT1::XferCompl::XferCompl */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_XFERCOMPL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_XFERCOMPL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::AHBErr::AHBErr      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_AHBERR_AHBERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_AHBERR_AHBERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::BNAIntr::BNAIntr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BNAINTR_BNAINTR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BNAINTR_BNAINTR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::BbleErr::BbleErr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BBLEERR_BBLEERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BBLEERR_BBLEERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::EPDisbld::EPDisbld  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_EPDISBLD_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_EPDISBLD_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::INEPNakEff::INEPNakEff */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_INEPNAKEFF_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_INEPNAKEFF_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::INTknEPMis::INTknEPMis */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_INTKNEPMIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_INTKNEPMIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::INTknTXFEmp::INTknTXFEmp */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_INTKNTXFEMP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_INTKNTXFEMP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::NAKIntrpt::NAKIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_NAKINTRPT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_NAKINTRPT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::NYETIntrpt::NYETIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_NYETINTRPT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_NYETINTRPT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::PktDrpSts::PktDrpSts */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_PKTDRPSTS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_PKTDRPSTS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::TimeOUT::TimeOUT    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_TIMEOUT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_TIMEOUT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::TxFEmp::TxFEmp      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TXFEMP_TXFEMP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TXFEMP_TXFEMP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPINT2::XferCompl::XferCompl */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_XFERCOMPL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_XFERCOMPL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPMSK::AHBErrMsk::AHBErrMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_AHBERRMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_AHBERRMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPMSK::EPDisbldMsk::EPDisbldMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_EPDISBLDMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_EPDISBLDMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPMSK::INEPNakEffMsk::INEPNakEffMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_INEPNAKEFFMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_INEPNAKEFFMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPMSK::INTknEPMisMsk::INTknEPMisMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_INTKNEPMISMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_INTKNEPMISMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPMSK::INTknTXFEmpMsk::INTknTXFEmpMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_INTKNTXFEMPMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_INTKNTXFEMPMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPMSK::NAKMsk::NAKMsk       */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_NAKMSK_NAKMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_NAKMSK_NAKMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPMSK::TimeOUTMsk::TimeOUTMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_TIMEOUTMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_TIMEOUTMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPMSK::TxfifoUndrnMsk::TxfifoUndrnMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_TXFIFOUNDRNMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_TXFIFOUNDRNMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPMSK::XferComplMsk::XferComplMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_XFERCOMPLMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_XFERCOMPLMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ1::MC::MC             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_MC_PACKETONE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_MC_PACKETTHREE 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_MC_PACKETTWO 0x2u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ2::MC::MC             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_MC_PACKETONE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_MC_PACKETTHREE 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_MC_PACKETTWO 0x2u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0::CNAK::CNAK          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_CNAK_CNAK_CLEAR 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_CNAK_CNAK_NOCLEAR 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0::EPDis::EPDis        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPDIS_EPDIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0::EPEna::EPEna        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPENA_EPENA_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPENA_EPENA_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0::EPType::EPType      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_EPTYPE_ACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0::MPS::MPS            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_MPS_BYTE16 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_MPS_BYTE32 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_MPS_BYTE64 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_MPS_BYTE8 0x3u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0::NAKSts::NAKSts      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_NAKSTS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_NAKSTS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0::SNAK::SNAK          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNAK_SNAK_NOSET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNAK_SNAK_SET 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0::Snp::Snp            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNP_SNP_RESERVED0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNP_SNP_RESERVED1 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0::Stall::Stall        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_STALL_STALL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_STALL_STALL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0::USBActEP::USBActEP  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_USBACTEP_ACTIVE 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1::CNAK::CNAK          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_CNAK_CNAK_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_CNAK_CNAK_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1::DPID::DPID          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_DPID_DPID_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_DPID_DPID_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1::EPDis::EPDis        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPDIS_EPDIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPDIS_EPDIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1::EPEna::EPEna        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPENA_EPENA_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPENA_EPENA_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1::EPType::EPType      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_EPTYPE_BULK 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_EPTYPE_CONTROL 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_EPTYPE_INTERRUPT 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_EPTYPE_ISOCHRONOUS 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1::NAKSts::NAKSts      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_NAKSTS_NAK 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_NAKSTS_NONNAK 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1::SNAK::SNAK          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNAK_SNAK_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNAK_SNAK_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1::SetD0PID::SetD0PID  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_SETD0PID_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_SETD0PID_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1::SetD1PID::SetD1PID  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_SETD1PID_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_SETD1PID_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1::Snp::Snp            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNP_SNP_RESERVED0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNP_SNP_RESERVED1 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1::Stall::Stall        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_STALL_STALL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_STALL_STALL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1::USBActEP::USBActEP  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_USBACTEP_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_USBACTEP_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2::CNAK::CNAK          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_CNAK_CNAK_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_CNAK_CNAK_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2::DPID::DPID          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_DPID_DPID_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_DPID_DPID_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2::EPDis::EPDis        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPDIS_EPDIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPDIS_EPDIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2::EPEna::EPEna        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPENA_EPENA_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPENA_EPENA_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2::EPType::EPType      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_EPTYPE_BULK 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_EPTYPE_CONTROL 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_EPTYPE_INTERRUPT 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_EPTYPE_ISOCHRONOUS 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2::NAKSts::NAKSts      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_NAKSTS_NAK 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_NAKSTS_NONNAK 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2::SNAK::SNAK          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNAK_SNAK_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNAK_SNAK_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2::SetD0PID::SetD0PID  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_SETD0PID_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_SETD0PID_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2::SetD1PID::SetD1PID  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_SETD1PID_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_SETD1PID_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2::Snp::Snp            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNP_SNP_RESERVED0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNP_SNP_RESERVED1 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2::Stall::Stall        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_STALL_STALL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_STALL_STALL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2::USBActEP::USBActEP  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_USBACTEP_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_USBACTEP_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::AHBErr::AHBErr      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_AHBERR_AHBERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_AHBERR_AHBERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::BNAIntr::BNAIntr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BNAINTR_BNAINTR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BNAINTR_BNAINTR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::Back2BackSETup::Back2BackSETup */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_BACK2BACKSETUP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_BACK2BACKSETUP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::BbleErr::BbleErr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BBLEERR_BBLEERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BBLEERR_BBLEERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::EPDisbld::EPDisbld  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_EPDISBLD_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_EPDISBLD_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::NAKIntrpt::NAKIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_NAKINTRPT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_NAKINTRPT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::NYETIntrpt::NYETIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_NYETINTRPT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_NYETINTRPT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::OUTTknEPdis::OUTTknEPdis */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_OUTTKNEPDIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_OUTTKNEPDIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::PktDrpSts::PktDrpSts */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_PKTDRPSTS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_PKTDRPSTS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::SetUp::SetUp        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_SETUP_SETUP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_SETUP_SETUP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::StsPhseRcvd::StsPhseRcvd */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_STSPHSERCVD_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_STSPHSERCVD_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::StupPktRcvd::StupPktRcvd */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_STUPPKTRCVD_NOT_RCVD 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_STUPPKTRCVD_RCVD 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT0::XferCompl::XferCompl */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_XFERCOMPL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_XFERCOMPL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::AHBErr::AHBErr      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_AHBERR_AHBERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_AHBERR_AHBERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::BNAIntr::BNAIntr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BNAINTR_BNAINTR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BNAINTR_BNAINTR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::Back2BackSETup::Back2BackSETup */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_BACK2BACKSETUP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_BACK2BACKSETUP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::BbleErr::BbleErr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BBLEERR_BBLEERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BBLEERR_BBLEERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::EPDisbld::EPDisbld  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_EPDISBLD_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_EPDISBLD_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::NAKIntrpt::NAKIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_NAKINTRPT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_NAKINTRPT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::NYETIntrpt::NYETIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_NYETINTRPT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_NYETINTRPT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::OUTTknEPdis::OUTTknEPdis */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_OUTTKNEPDIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_OUTTKNEPDIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::PktDrpSts::PktDrpSts */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_PKTDRPSTS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_PKTDRPSTS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::SetUp::SetUp        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_SETUP_SETUP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_SETUP_SETUP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::StsPhseRcvd::StsPhseRcvd */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_STSPHSERCVD_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_STSPHSERCVD_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::StupPktRcvd::StupPktRcvd */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_STUPPKTRCVD_NOT_RCVD 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_STUPPKTRCVD_RCVD 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT1::XferCompl::XferCompl */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_XFERCOMPL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_XFERCOMPL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::AHBErr::AHBErr      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_AHBERR_AHBERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_AHBERR_AHBERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::BNAIntr::BNAIntr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BNAINTR_BNAINTR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BNAINTR_BNAINTR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::Back2BackSETup::Back2BackSETup */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_BACK2BACKSETUP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_BACK2BACKSETUP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::BbleErr::BbleErr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BBLEERR_BBLEERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BBLEERR_BBLEERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::EPDisbld::EPDisbld  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_EPDISBLD_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_EPDISBLD_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::NAKIntrpt::NAKIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_NAKINTRPT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_NAKINTRPT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::NYETIntrpt::NYETIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_NYETINTRPT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_NYETINTRPT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::OUTTknEPdis::OUTTknEPdis */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_OUTTKNEPDIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_OUTTKNEPDIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::PktDrpSts::PktDrpSts */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_PKTDRPSTS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_PKTDRPSTS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::SetUp::SetUp        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_SETUP_SETUP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_SETUP_SETUP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::StsPhseRcvd::StsPhseRcvd */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_STSPHSERCVD_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_STSPHSERCVD_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::StupPktRcvd::StupPktRcvd */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_STUPPKTRCVD_NOT_RCVD 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_STUPPKTRCVD_RCVD 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPINT2::XferCompl::XferCompl */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_XFERCOMPL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_XFERCOMPL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPMSK::AHBErrMsk::AHBErrMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_AHBERRMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_AHBERRMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPMSK::Back2BackSETup::Back2BackSETup */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_BACK2BACKSETUP_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_BACK2BACKSETUP_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPMSK::BbleErrMsk::BbleErrMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_BBLEERRMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_BBLEERRMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPMSK::EPDisbldMsk::EPDisbldMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_EPDISBLDMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_EPDISBLDMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPMSK::NAKMsk::NAKMsk       */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NAKMSK_NAKMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NAKMSK_NAKMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPMSK::NYETMsk::NYETMsk     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NYETMSK_NYETMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NYETMSK_NYETMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPMSK::OUTTknEPdisMsk::OUTTknEPdisMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_OUTTKNEPDISMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_OUTTKNEPDISMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPMSK::OutPktErrMsk::OutPktErrMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_OUTPKTERRMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_OUTPKTERRMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPMSK::SetUPMsk::SetUPMsk   */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_SETUPMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_SETUPMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPMSK::StsPhseRcvdMsk::StsPhseRcvdMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_STSPHSERCVDMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_STSPHSERCVDMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPMSK::XferComplMsk::XferComplMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_XFERCOMPLMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_XFERCOMPLMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ0::SUPCnt::SUPCnt     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_SUPCNT_ONEPACKET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_SUPCNT_THREEPACKET 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_SUPCNT_TWOPACKET 0x2u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ1::RxDPID::RxDPID     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_RXDPID_DATA0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_RXDPID_DATA1PACKET2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_RXDPID_DATA2PACKET1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_RXDPID_MDATAPACKET3 0x3u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ2::RxDPID::RxDPID     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_RXDPID_DATA0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_RXDPID_DATA1PACKET2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_RXDPID_DATA2PACKET1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_RXDPID_MDATAPACKET3 0x3u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DSTS::EnumSpd::EnumSpd        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_ENUMSPD_FS3060 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_ENUMSPD_FS48 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_ENUMSPD_HS3060 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_ENUMSPD_LS6 0x2u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DSTS::ErrticErr::ErrticErr    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ERRTICERR_ERRTICERR_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ERRTICERR_ERRTICERR_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DSTS::SuspSts::SuspSts        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SUSPSTS_SUSPSTS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SUSPSTS_SUSPSTS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::DTKNQR1::WrapBit::WrapBit     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_WRAPBIT_DISABLE 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_WRAPBIT_ENABLE 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GAHBCFG::AHBSingle::AHBSingle */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_AHBSINGLE_INCRBURST 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_AHBSINGLE_SINGLEBURST 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GAHBCFG::DMAEn::DMAEn         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_DMAEN_DMAEN_DMAMODE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_DMAEN_DMAEN_SLAVEMODE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GAHBCFG::GlblIntrMsk::GlblIntrMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_GLBLINTRMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_GLBLINTRMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GAHBCFG::HBstLen::HBstLen     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_HBSTLEN_WORD128 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_HBSTLEN_WORD16ORINCR4 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_HBSTLEN_WORD1ORSINGLE 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_HBSTLEN_WORD256ORINCR16 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_HBSTLEN_WORD32 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_HBSTLEN_WORD4ORINCR 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_HBSTLEN_WORD64ORINCR8 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_HBSTLEN_WORD8 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_HBSTLEN_WORDX 0x8u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GAHBCFG::NPTxFEmpLvl::NPTxFEmpLvl */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_NPTXFEMPLVL_EMPTY 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_NPTXFEMPLVL_HALFEMPTY 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GAHBCFG::NotiAllDmaWrit::NotiAllDmaWrit */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_NOTIALLDMAWRIT_ALLTRANS 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_NOTIALLDMAWRIT_LASTTRANS 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GAHBCFG::RemMemSupp::RemMemSupp */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_REMMEMSUPP_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_REMMEMSUPP_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG2::DynFifoSizing::DynFifoSizing */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_DYNFIFOSIZING_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_DYNFIFOSIZING_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG2::FSPhyType::FSPhyType */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_FSPHYTYPE_FS 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_FSPHYTYPE_FSPLUSULPI 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_FSPHYTYPE_FSPLUSUTMI 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_FSPHYTYPE_NO_FS 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG2::HSPhyType::HSPhyType */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_HSPHYTYPE_NOHS 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_HSPHYTYPE_ULPI 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_HSPHYTYPE_UTMIPLUS 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_HSPHYTYPE_UTMIPUSULPI 0x3u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG2::MultiProcIntrpt::MultiProcIntrpt */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_MULTIPROCINTRPT_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_MULTIPROCINTRPT_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG2::NPTxQDepth::NPTxQDepth */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_NPTXQDEPTH_EIGHT 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_NPTXQDEPTH_FOUR 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_NPTXQDEPTH_TWO 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG2::NumDevEps::NumDevEps */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT10 0xau
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT11 0xbu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT12 0xcu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT13 0xdu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT14 0xeu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT15 0xfu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT3 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT4 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT5 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT6 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT7 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT8 0x8u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_NUMDEVEPS_ENDPT9 0x9u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG2::NumHstChnl::NumHstChnl */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH10 0xau
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH11 0xbu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH12 0xcu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH13 0xdu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH14 0xeu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH15 0xfu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH3 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH4 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH5 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH6 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH7 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH8 0x8u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_NUMHSTCHNL_HOSTCH9 0x9u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG2::OtgArch::OtgArch     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_OTGARCH_EXTERNALDMA 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_OTGARCH_INTERNALDMA 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_OTGARCH_SLAVEMODE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG2::OtgMode::OtgMode     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_OTGMODE_HNPSRP 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_OTGMODE_NHNPNSRP 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_OTGMODE_NONOTGD 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_OTGMODE_NONOTGH 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_OTGMODE_SRPCAPD 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_OTGMODE_SRPCAPH 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_OTGMODE_SRPOTG 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG2::PTxQDepth::PTxQDepth */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_PTXQDEPTH_QUE16 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_PTXQDEPTH_QUE2 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_PTXQDEPTH_QUE4 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_PTXQDEPTH_QUE8 0x2u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG2::PerioSupport::PerioSupport */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_PERIOSUPPORT_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_PERIOSUPPORT_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG2::SingPnt::SingPnt     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_SINGPNT_SINGPNT_MULTIPOINT 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_SINGPNT_SINGPNT_SINGLEPOINT 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG3::ADPSupport::ADPSupport */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_ADPSUPPORT_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_ADPSUPPORT_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG3::BCSupport::BCSupport */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_BCSUPPORT_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_BCSUPPORT_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG3::HSICMode::HSICMode   */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_HSICMODE_HSICMODE_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_HSICMODE_HSICMODE_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG3::I2CIntSel::I2CIntSel */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_I2CINTSEL_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_I2CINTSEL_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG3::LPMMode::LPMMode     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_LPMMODE_LPMMODE_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_LPMMODE_LPMMODE_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG3::OptFeature::OptFeature */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_OPTFEATURE_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_OPTFEATURE_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG3::OtgEn::OtgEn         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OTGEN_OTGEN_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OTGEN_OTGEN_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG3::PktSizeWidth::PktSizeWidth */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_PKTSIZEWIDTH_BITS10 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_PKTSIZEWIDTH_BITS4 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_PKTSIZEWIDTH_BITS5 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_PKTSIZEWIDTH_BITS6 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_PKTSIZEWIDTH_BITS7 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_PKTSIZEWIDTH_BITS8 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_PKTSIZEWIDTH_BITS9 0x5u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG3::RstType::RstType     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_RSTTYPE_ASYNCRST 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_RSTTYPE_SYNCRST 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG3::VndctlSupt::VndctlSupt */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_VNDCTLSUPT_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_VNDCTLSUPT_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG3::XferSizeWidth::XferSizeWidth */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_XFERSIZEWIDTH_WIDTH11 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_XFERSIZEWIDTH_WIDTH12 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_XFERSIZEWIDTH_WIDTH13 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_XFERSIZEWIDTH_WIDTH14 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_XFERSIZEWIDTH_WIDTH15 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_XFERSIZEWIDTH_WIDTH16 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_XFERSIZEWIDTH_WIDTH17 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_XFERSIZEWIDTH_WIDTH18 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_XFERSIZEWIDTH_WIDTH19 0x8u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::ACGSupt::ACGSupt     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_ACGSUPT_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_ACGSUPT_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::AValidFltr::AValidFltr */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_AVALIDFLTR_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_AVALIDFLTR_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::AhbFreq::AhbFreq     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_AHBFREQ_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_AHBFREQ_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::BValidFltr::BValidFltr */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_BVALIDFLTR_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_BVALIDFLTR_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::DedFifoMode::DedFifoMode */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_DEDFIFOMODE_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_DEDFIFOMODE_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::DescDMA::DescDMA     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMA_DESCDMA_CONFIG1 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMA_DESCDMA_CONFIG2 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::DescDMAEnabled::DescDMAEnabled */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_DESCDMAENABLED_DISABLE 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_DESCDMAENABLED_ENABLE 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::EnhancedLPMSupt1::EnhancedLPMSupt1 */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_ENHANCEDLPMSUPT1_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_ENHANCEDLPMSUPT1_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::EnhancedLPMSupt::EnhancedLPMSupt */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_ENHANCEDLPMSUPT_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::ExtendedHibernation::ExtendedHibernation */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_EXTENDEDHIBERNATION_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_EXTENDEDHIBERNATION_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::Hibernation::Hibernation */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_HIBERNATION_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_HIBERNATION_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::INEps::INEps         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT1 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT10 0x9u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT11 0xau
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT12 0xbu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT13 0xcu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT14 0xdu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT15 0xeu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT16 0xfu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT2 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT3 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT4 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT5 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT6 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT7 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT8 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_INEPS_ENDPT9 0x8u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::IddgFltr::IddgFltr   */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_IDDGFLTR_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_IDDGFLTR_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::NumCtlEps::NumCtlEps */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT10 0xau
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT11 0xbu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT12 0xcu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT13 0xdu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT14 0xeu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT15 0xfu
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT3 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT4 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT5 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT6 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT7 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT8 0x8u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_NUMCTLEPS_ENDPT9 0x9u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::PartialPwrDn::PartialPwrDn */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_PARTIALPWRDN_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_PARTIALPWRDN_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::PhyDataWidth::PhyDataWidth */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_PHYDATAWIDTH_WIDTH1 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_PHYDATAWIDTH_WIDTH2 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_PHYDATAWIDTH_WIDTH3 0x2u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::ServIntFlow::ServIntFlow */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_SERVINTFLOW_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_SERVINTFLOW_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::SessEndFltr::SessEndFltr */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_SESSENDFLTR_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_SESSENDFLTR_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::VBusValidFltr::VBusValidFltr */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_VBUSVALIDFLTR_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_VBUSVALIDFLTR_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GHWCFG4::ipgisocSupt::ipgisocSupt */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_IPGISOCSUPT_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_IPGISOCSUPT_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::ConIDStsChngMsk::ConIDStsChngMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_CONIDSTSCHNGMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_CONIDSTSCHNGMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::DisconnIntMsk::DisconnIntMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_DISCONNINTMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_DISCONNINTMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::EOPFMsk::EOPFMsk     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EOPFMSK_EOPFMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EOPFMSK_EOPFMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::EPMisMsk::EPMisMsk   */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EPMISMSK_EPMISMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EPMISMSK_EPMISMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::EnumDoneMsk::EnumDoneMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_ENUMDONEMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_ENUMDONEMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::ErlySuspMsk::ErlySuspMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_ERLYSUSPMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_ERLYSUSPMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::FetSuspMsk::FetSuspMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_FETSUSPMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_FETSUSPMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::GINNakEffMsk::GINNakEffMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_GINNAKEFFMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_GINNAKEFFMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::GOUTNakEffMsk::GOUTNakEffMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_GOUTNAKEFFMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_GOUTNAKEFFMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::IEPIntMsk::IEPIntMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_IEPINTMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_IEPINTMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::ISOOutDropMsk::ISOOutDropMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_ISOOUTDROPMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_ISOOUTDROPMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::ModeMisMsk::ModeMisMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_MODEMISMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_MODEMISMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::NPTxFEmpMsk::NPTxFEmpMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_NPTXFEMPMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_NPTXFEMPMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::OEPIntMsk::OEPIntMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_OEPINTMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_OEPINTMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::OTGIntMsk::OTGIntMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_OTGINTMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_OTGINTMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::ResetDetMsk::ResetDetMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_RESETDETMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_RESETDETMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::RxFLvlMsk::RxFLvlMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_RXFLVLMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_RXFLVLMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::SessReqIntMsk::SessReqIntMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_SESSREQINTMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_SESSREQINTMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::SofMsk::SofMsk       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SOFMSK_SOFMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SOFMSK_SOFMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::USBRstMsk::USBRstMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_USBRSTMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_USBRSTMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::USBSuspMsk::USBSuspMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_USBSUSPMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_USBSUSPMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::WkUpIntMsk::WkUpIntMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_WKUPINTMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_WKUPINTMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTMSK::incomplISOOUTMsk::incomplISOOUTMsk */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_INCOMPLISOOUTMSK_INCOMPLISOOUTMSK_MASK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_INCOMPLISOOUTMSK_INCOMPLISOOUTMSK_NOMASK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::ConIDStsChng::ConIDStsChng */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_CONIDSTSCHNG_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_CONIDSTSCHNG_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::CurMod::CurMod       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CURMOD_CURMOD_DEVICE 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CURMOD_CURMOD_HOST 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::EOPF::EOPF           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EOPF_EOPF_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EOPF_EOPF_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::EPMis::EPMis         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EPMIS_EPMIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EPMIS_EPMIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::EnumDone::EnumDone   */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ENUMDONE_ENUMDONE_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ENUMDONE_ENUMDONE_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::ErlySusp::ErlySusp   */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_ERLYSUSP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_ERLYSUSP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::FetSusp::FetSusp     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_FETSUSP_FETSUSP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_FETSUSP_FETSUSP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::GINNakEff::GINNakEff */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_GINNAKEFF_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_GINNAKEFF_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::GOUTNakEff::GOUTNakEff */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_GOUTNAKEFF_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_GOUTNAKEFF_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::IEPInt::IEPInt       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_IEPINT_IEPINT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_IEPINT_IEPINT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::ISOOutDrop::ISOOutDrop */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_ISOOUTDROP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_ISOOUTDROP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::ModeMis::ModeMis     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_MODEMIS_MODEMIS_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_MODEMIS_MODEMIS_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::NPTxFEmp::NPTxFEmp   */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_NPTXFEMP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_NPTXFEMP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::OEPInt::OEPInt       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OEPINT_OEPINT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OEPINT_OEPINT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::OTGInt::OTGInt       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OTGINT_OTGINT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OTGINT_OTGINT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::ResetDet::ResetDet   */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESETDET_RESETDET_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESETDET_RESETDET_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::RxFLvl::RxFLvl       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RXFLVL_RXFLVL_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RXFLVL_RXFLVL_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::SessReqInt::SessReqInt */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SESSREQINT_SESSREQINT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SESSREQINT_SESSREQINT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::Sof::Sof             */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SOF_SOF_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SOF_SOF_INTACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::USBRst::USBRst       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBRST_USBRST_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBRST_USBRST_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::USBSusp::USBSusp     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBSUSP_USBSUSP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBSUSP_USBSUSP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::WkUpInt::WkUpInt     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WKUPINT_WKUPINT_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WKUPINT_WKUPINT_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::incompISOIN::incompISOIN */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_INCOMPISOIN_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_INCOMPISOIN_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GINTSTS::incomplP::incomplP   */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPLP_INCOMPLP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPLP_INCOMPLP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GNPTXSTS::NPTxQSpcAvail::NPTxQSpcAvail */
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_NPTXQSPCAVAIL_FULL 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_NPTXQSPCAVAIL_QUE1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_NPTXQSPCAVAIL_QUE2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_NPTXQSPCAVAIL_QUE3 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_NPTXQSPCAVAIL_QUE4 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_NPTXQSPCAVAIL_QUE5 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_NPTXQSPCAVAIL_QUE6 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_NPTXQSPCAVAIL_QUE7 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_NPTXQSPCAVAIL_QUE8 0x8u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GNPTXSTS::NPTxQTop::NPTxQTop  */
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_NPTXQTOP_CHNHALT 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_NPTXQTOP_INOUTTK 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_NPTXQTOP_PINGCSPLIT 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_NPTXQTOP_ZEROTX 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GOTGCTL::BSesVld::BSesVld     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BSESVLD_BSESVLD_NOTVALID 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BSESVLD_BSESVLD_VALID 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GOTGCTL::BvalidOvEn::BvalidOvEn */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_BVALIDOVEN_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_BVALIDOVEN_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GOTGCTL::BvalidOvVal::BvalidOvVal */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_BVALIDOVVAL_VALUE0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_BVALIDOVVAL_VALUE1 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GOTGCTL::ConIDSts::ConIDSts   */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_CONIDSTS_MODEA 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_CONIDSTS_MODEB 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GOTGCTL::CurMod::CurMod       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CURMOD_CURMOD_DEVICEMODE 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CURMOD_CURMOD_HOSTMODE 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GOTGCTL::OTGVer::OTGVer       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OTGVER_OTGVER_VER13 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OTGVER_OTGVER_VER20 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GOTGINT::ADevTOUTChg::ADevTOUTChg */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_ADEVTOUTCHG_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_ADEVTOUTCHG_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GOTGINT::HstNegDet::HstNegDet */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_HSTNEGDET_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_HSTNEGDET_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GOTGINT::HstNegSucStsChng::HstNegSucStsChng */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_HSTNEGSUCSTSCHNG_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_HSTNEGSUCSTSCHNG_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GOTGINT::SesEndDet::SesEndDet */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESENDDET_SESENDDET_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESENDDET_SESENDDET_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GOTGINT::SesReqSucStsChng::SesReqSucStsChng */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_SESREQSUCSTSCHNG_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_SESREQSUCSTSCHNG_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GRSTCTL::AHBIdle::AHBIdle     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_AHBIDLE_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_AHBIDLE_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GRSTCTL::CSftRst::CSftRst     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_CSFTRST_CSFTRST_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_CSFTRST_CSFTRST_NOTACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GRSTCTL::DMAReq::DMAReq       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_DMAREQ_DMAREQ_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_DMAREQ_DMAREQ_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GRSTCTL::INTknQFlsh::INTknQFlsh */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_INTKNQFLSH_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_INTKNQFLSH_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GRSTCTL::PIUFSSftRst::PIUFSSftRst */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_PIUFSSFTRST_RESET_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_PIUFSSFTRST_RESET_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GRSTCTL::RxFFlsh::RxFFlsh     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_RXFFLSH_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_RXFFLSH_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GRSTCTL::TxFFlsh::TxFFlsh     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_TXFFLSH_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_TXFFLSH_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GRXSTSP::ChNum::ChNum         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP1 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP10 0xau
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP11 0xbu
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP12 0xcu
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP13 0xdu
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP14 0xeu
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP15 0xfu
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP2 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP3 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP4 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP5 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP6 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP7 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP8 0x8u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_CHNUM_CHEP9 0x9u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GRXSTSP::DPID::DPID           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_DPID_DATA0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_DPID_DATA1 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_DPID_DATA2 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_DPID_MDATA 0x3u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GRXSTSP::PktSts::PktSts       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_PKTSTS_DSETUPCOM 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_PKTSTS_DTTOG 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_PKTSTS_INOUTDPRX 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_PKTSTS_INOUTTRCOM 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_PKTSTS_OUTNAK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GRXSTSR::DPID::DPID           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_DPID_DATA0 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_DPID_DATA1 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_DPID_DATA2 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_DPID_MDATA 0x3u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GRXSTSR::PktSts::PktSts       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_PKTSTS_CHHALT 0x7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_PKTSTS_DSETUPCOM 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_PKTSTS_DSETUPRX 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_PKTSTS_DTTOG 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_PKTSTS_INOUTDPRX 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_PKTSTS_INOUTTRCOM 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_PKTSTS_OUTNAK 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GUSBCFG::CorruptTxPkt::CorruptTxPkt */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_CORRUPTTXPKT_DEBUG 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_CORRUPTTXPKT_NODEBUG 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GUSBCFG::FSIntf::FSIntf       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_FSINTF_FSINTF_FS3PIN 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_FSINTF_FSINTF_FS6PIN 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GUSBCFG::IC_USBCap::IC_USBCap */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_IC_USBCAP_NOTSELECTED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_IC_USBCAP_SELECTED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GUSBCFG::PHYIf::PHYIf         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYIF_PHYIF_BITS16 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYIF_PHYIF_BITS8 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GUSBCFG::PHYSel::PHYSel       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYSEL_PHYSEL_USB11 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYSEL_PHYSEL_USB20 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GUSBCFG::PhyLPwrClkSel::PhyLPwrClkSel */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_PHYLPWRCLKSEL_EXTCLK 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_PHYLPWRCLKSEL_INTPLLCLK 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GUSBCFG::TermSelDLPulse::TermSelDLPulse */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_TERMSELDLPULSE_TERMSEL 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_TERMSELDLPULSE_TXVALID 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GUSBCFG::TxEndDelay::TxEndDelay */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_TXENDDELAY_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_TXENDDELAY_ENABLED 0x1u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GUSBCFG::ULPI_UTMI_Sel::ULPI_UTMI_Sel */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_ULPI_UTMI_SEL_ULPI 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_ULPI_UTMI_SEL_UTMI 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::GUSBCFG::USBTrdTim::USBTrdTim */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_USBTRDTIM_TURNTIME16BIT 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_USBTRDTIM_TURNTIME8BIT 0x9u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::PCGCCTL::L1Suspended::L1Suspended */
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_L1SUSPENDED_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_L1SUSPENDED_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::PCGCCTL::PhySleep::PhySleep   */
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_PHYSLEEP_ACTIVE 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_PHYSLEEP_INACTIVE 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::PCGCCTL::RstPdwnModule::RstPdwnModule */
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_RSTPDWNMODULE_OFF 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_RSTPDWNMODULE_ON 0x0u

/* Enumeration: pu_usb2_dev::DWC_otg_intreg::PCGCCTL::StopPclk::StopPclk   */
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_STOPPCLK_DISABLED 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_STOPPCLK_ENABLED 0x1u


/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: pu_usb2_dev                               */
/* Group: pu_usb2_dev.DWC_otg_intreg                                       */
#define PU_USB2_DEV_DWC_OTG_INTREG_ADDRESS 0x0ul
#define PU_USB2_DEV_DWC_OTG_INTREG_BYTE_ADDRESS 0x0ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GOTGCTL                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_ADDRESS 0x0ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BYTE_ADDRESS 0x0ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GOTGINT                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADDRESS 0x4ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_BYTE_ADDRESS 0x4ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GAHBCFG                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_ADDRESS 0x8ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_BYTE_ADDRESS 0x8ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GUSBCFG                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ADDRESS 0xcul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_BYTE_ADDRESS 0xcul
/* Register: pu_usb2_dev.DWC_otg_intreg.GRSTCTL                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_ADDRESS 0x10ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_BYTE_ADDRESS 0x10ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GINTSTS                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ADDRESS 0x14ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_BYTE_ADDRESS 0x14ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GINTMSK                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ADDRESS 0x18ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_BYTE_ADDRESS 0x18ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GRXSTSR                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_ADDRESS 0x1cul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_BYTE_ADDRESS 0x1cul
/* Register: pu_usb2_dev.DWC_otg_intreg.GRXSTSP                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_ADDRESS 0x20ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_BYTE_ADDRESS 0x20ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GRXFSIZ                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_ADDRESS 0x24ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_BYTE_ADDRESS 0x24ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GNPTXFSIZ                          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_ADDRESS 0x28ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_BYTE_ADDRESS 0x28ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GNPTXSTS                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_ADDRESS 0x2cul
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_BYTE_ADDRESS 0x2cul
/* Register: pu_usb2_dev.DWC_otg_intreg.GSNPSID                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_ADDRESS 0x40ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_BYTE_ADDRESS 0x40ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GHWCFG1                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_ADDRESS 0x44ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_BYTE_ADDRESS 0x44ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GHWCFG2                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_ADDRESS 0x48ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_BYTE_ADDRESS 0x48ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GHWCFG3                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADDRESS 0x4cul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BYTE_ADDRESS 0x4cul
/* Register: pu_usb2_dev.DWC_otg_intreg.GHWCFG4                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ADDRESS 0x50ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BYTE_ADDRESS 0x50ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GINTMSK2                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_ADDRESS 0x68ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_BYTE_ADDRESS 0x68ul
/* Register: pu_usb2_dev.DWC_otg_intreg.GINTSTS2                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_ADDRESS 0x6cul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_BYTE_ADDRESS 0x6cul
/* Register: pu_usb2_dev.DWC_otg_intreg.DCFG                               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ADDRESS 0x800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_BYTE_ADDRESS 0x800ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DCTL                               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_ADDRESS 0x804ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_BYTE_ADDRESS 0x804ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DSTS                               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ADDRESS 0x808ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_BYTE_ADDRESS 0x808ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPMSK                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_ADDRESS 0x810ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_BYTE_ADDRESS 0x810ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPMSK                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_ADDRESS 0x814ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BYTE_ADDRESS 0x814ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DAINT                              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_ADDRESS 0x818ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_BYTE_ADDRESS 0x818ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DAINTMSK                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_ADDRESS 0x81cul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_BYTE_ADDRESS 0x81cul
/* Register: pu_usb2_dev.DWC_otg_intreg.DTKNQR1                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_ADDRESS 0x820ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_BYTE_ADDRESS 0x820ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DTKNQR2                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_ADDRESS 0x824ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_BYTE_ADDRESS 0x824ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DVBUSDIS                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_ADDRESS 0x828ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_BYTE_ADDRESS 0x828ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DVBUSPULSE                         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_ADDRESS 0x82cul
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_BYTE_ADDRESS 0x82cul
/* Register: pu_usb2_dev.DWC_otg_intreg.DTKNQR3                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_ADDRESS 0x830ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_BYTE_ADDRESS 0x830ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DTKNQR4                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_ADDRESS 0x834ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_BYTE_ADDRESS 0x834ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPCTL0                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_ADDRESS 0x900ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_BYTE_ADDRESS 0x900ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPINT0                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_ADDRESS 0x908ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BYTE_ADDRESS 0x908ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPTSIZ0                          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_ADDRESS 0x910ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_BYTE_ADDRESS 0x910ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPDMA0                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_ADDRESS 0x914ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_BYTE_ADDRESS 0x914ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DTXFSTS0                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_ADDRESS 0x918ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_BYTE_ADDRESS 0x918ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPCTL1                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_ADDRESS 0x920ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_BYTE_ADDRESS 0x920ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPINT1                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_ADDRESS 0x928ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BYTE_ADDRESS 0x928ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPTSIZ1                          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_ADDRESS 0x930ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_BYTE_ADDRESS 0x930ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPDMA1                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_ADDRESS 0x934ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_BYTE_ADDRESS 0x934ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DTXFSTS1                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_ADDRESS 0x938ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_BYTE_ADDRESS 0x938ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPCTL2                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_ADDRESS 0x940ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_BYTE_ADDRESS 0x940ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPINT2                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_ADDRESS 0x948ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BYTE_ADDRESS 0x948ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPTSIZ2                          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_ADDRESS 0x950ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_BYTE_ADDRESS 0x950ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DIEPDMA2                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_ADDRESS 0x954ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_BYTE_ADDRESS 0x954ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DTXFSTS2                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_ADDRESS 0x958ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_BYTE_ADDRESS 0x958ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPCTL0                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_ADDRESS 0xb00ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_BYTE_ADDRESS 0xb00ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPINT0                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_ADDRESS 0xb08ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BYTE_ADDRESS 0xb08ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPTSIZ0                          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_ADDRESS 0xb10ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_BYTE_ADDRESS 0xb10ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPDMA0                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_ADDRESS 0xb14ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_BYTE_ADDRESS 0xb14ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPCTL1                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_ADDRESS 0xb20ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_BYTE_ADDRESS 0xb20ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPINT1                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_ADDRESS 0xb28ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BYTE_ADDRESS 0xb28ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPTSIZ1                          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_ADDRESS 0xb30ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_BYTE_ADDRESS 0xb30ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPDMA1                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_ADDRESS 0xb34ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_BYTE_ADDRESS 0xb34ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPCTL2                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_ADDRESS 0xb40ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_BYTE_ADDRESS 0xb40ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPINT2                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_ADDRESS 0xb48ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BYTE_ADDRESS 0xb48ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPTSIZ2                          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_ADDRESS 0xb50ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_BYTE_ADDRESS 0xb50ul
/* Register: pu_usb2_dev.DWC_otg_intreg.DOEPDMA2                           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_ADDRESS 0xb54ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_BYTE_ADDRESS 0xb54ul
/* Register: pu_usb2_dev.DWC_otg_intreg.PCGCCTL                            */
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_ADDRESS 0xe00ul
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_BYTE_ADDRESS 0xe00ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_0                                     */
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_ADDRESS 0x1000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_BYTE_ADDRESS 0x1000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_1                                     */
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_ADDRESS 0x2000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_BYTE_ADDRESS 0x2000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_2                                     */
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_ADDRESS 0x3000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_BYTE_ADDRESS 0x3000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_3                                     */
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_ADDRESS 0x4000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_BYTE_ADDRESS 0x4000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_4                                     */
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_ADDRESS 0x5000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_BYTE_ADDRESS 0x5000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_5                                     */
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_ADDRESS 0x6000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_BYTE_ADDRESS 0x6000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_6                                     */
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_ADDRESS 0x7000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_BYTE_ADDRESS 0x7000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_7                                     */
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_ADDRESS 0x8000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_BYTE_ADDRESS 0x8000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_8                                     */
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_ADDRESS 0x9000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_BYTE_ADDRESS 0x9000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_9                                     */
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_ADDRESS 0xa000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_BYTE_ADDRESS 0xa000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_10                                    */
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_ADDRESS 0xb000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_BYTE_ADDRESS 0xb000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_11                                    */
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_ADDRESS 0xc000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_BYTE_ADDRESS 0xc000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_12                                    */
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_ADDRESS 0xd000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_BYTE_ADDRESS 0xd000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_13                                    */
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_ADDRESS 0xe000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_BYTE_ADDRESS 0xe000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_14                                    */
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_ADDRESS 0xf000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_BYTE_ADDRESS 0xf000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_15                                    */
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_ADDRESS 0x10000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_BYTE_ADDRESS 0x10000ul
/* Memory: pu_usb2_dev.DWC_otg_DFIFO_Direct_access                         */
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_ADDRESS 0x20000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_BYTE_ADDRESS 0x20000ul


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: pu_usb2_dev                                            */
/* Addressmap template: pu_usb2_dev                                        */
#define PU_USB2_DEV_SIZE 0x40000ul
#define PU_USB2_DEV_BYTE_SIZE 0x40000ul
/* Group member: pu_usb2_dev.DWC_otg_intreg                                */
/* Group type referenced: pu_usb2_dev::DWC_otg_intreg                      */
/* Group template referenced: pu_usb2_dev::DWC_otg_intreg                  */
#define PU_USB2_DEV_DWC_OTG_INTREG_OFFSET 0x0ul
#define PU_USB2_DEV_DWC_OTG_INTREG_BYTE_OFFSET 0x0ul
#define PU_USB2_DEV_DWC_OTG_INTREG_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_WRITE_ACCESS 1u
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_0                              */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_0                    */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_0                */
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_OFFSET 0x1000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_BYTE_OFFSET 0x1000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_1                              */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_1                    */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_1                */
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_OFFSET 0x2000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_BYTE_OFFSET 0x2000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_2                              */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_2                    */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_2                */
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_OFFSET 0x3000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_BYTE_OFFSET 0x3000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_3                              */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_3                    */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_3                */
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_OFFSET 0x4000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_BYTE_OFFSET 0x4000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_4                              */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_4                    */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_4                */
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_OFFSET 0x5000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_BYTE_OFFSET 0x5000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_5                              */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_5                    */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_5                */
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_OFFSET 0x6000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_BYTE_OFFSET 0x6000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_6                              */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_6                    */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_6                */
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_OFFSET 0x7000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_BYTE_OFFSET 0x7000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_7                              */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_7                    */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_7                */
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_OFFSET 0x8000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_BYTE_OFFSET 0x8000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_8                              */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_8                    */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_8                */
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_OFFSET 0x9000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_BYTE_OFFSET 0x9000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_9                              */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_9                    */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_9                */
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_OFFSET 0xa000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_BYTE_OFFSET 0xa000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_10                             */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_10                   */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_10               */
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_OFFSET 0xb000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_BYTE_OFFSET 0xb000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_11                             */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_11                   */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_11               */
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_OFFSET 0xc000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_BYTE_OFFSET 0xc000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_12                             */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_12                   */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_12               */
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_OFFSET 0xd000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_BYTE_OFFSET 0xd000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_13                             */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_13                   */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_13               */
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_OFFSET 0xe000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_BYTE_OFFSET 0xe000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_14                             */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_14                   */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_14               */
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_OFFSET 0xf000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_BYTE_OFFSET 0xf000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_15                             */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_15                   */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_15               */
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_OFFSET 0x10000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_BYTE_OFFSET 0x10000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_WRITE_MASK 0xfffffffful
/* Memory member: pu_usb2_dev.DWC_otg_DFIFO_Direct_access                  */
/* Memory type referenced: pu_usb2_dev::DWC_otg_DFIFO_Direct_access        */
/* Memory template referenced: pu_usb2_dev::DWC_otg_DFIFO_Direct_access    */
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_OFFSET 0x20000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_BYTE_OFFSET 0x20000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_WRITE_MASK 0xfffffffful

/* Group type: pu_usb2_dev::DWC_otg_intreg                                 */
/* Group template: pu_usb2_dev::DWC_otg_intreg                             */
#define PU_USB2_DEV_DWC_OTG_INTREG_SIZE 0xf00u
#define PU_USB2_DEV_DWC_OTG_INTREG_BYTE_SIZE 0xf00u
/* Register member: pu_usb2_dev::DWC_otg_intreg.GOTGCTL                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GOTGCTL          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GOTGCTL      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OFFSET 0x0ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BYTE_OFFSET 0x0ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_RESET_VALUE 0x00090000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_WRITE_MASK 0x001000c0ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GOTGINT                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GOTGINT          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GOTGINT      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_OFFSET 0x4ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_BYTE_OFFSET 0x4ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_WRITE_MASK 0x00060304ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GAHBCFG                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GAHBCFG          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GAHBCFG      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_OFFSET 0x8ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_BYTE_OFFSET 0x8ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_WRITE_MASK 0x00e000bful
/* Register member: pu_usb2_dev::DWC_otg_intreg.GUSBCFG                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GUSBCFG          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GUSBCFG      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_OFFSET 0xcul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_BYTE_OFFSET 0xcul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_RESET_VALUE 0x00001400ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_READ_MASK 0x7ffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_WRITE_MASK 0x9040bc0ful
/* Register member: pu_usb2_dev::DWC_otg_intreg.GRSTCTL                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GRSTCTL          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GRSTCTL      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_OFFSET 0x10ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_BYTE_OFFSET 0x10ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RESET_VALUE 0x80000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_WRITE_MASK 0x0000003bul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GINTSTS                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GINTSTS          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GINTSTS      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OFFSET 0x14ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_BYTE_OFFSET 0x14ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESET_VALUE 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WRITE_MASK 0xd0f2fc0aul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GINTMSK                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GINTMSK          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GINTMSK      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OFFSET 0x18ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_BYTE_OFFSET 0x18ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WRITE_MASK 0xf0eefcfeul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GRXSTSR                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GRXSTSR          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GRXSTSR      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_OFFSET 0x1cul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_BYTE_OFFSET 0x1cul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GRXSTSP                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GRXSTSP          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GRXSTSP      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_OFFSET 0x20ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_BYTE_OFFSET 0x20ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GRXFSIZ                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GRXFSIZ          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GRXFSIZ      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_OFFSET 0x24ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_BYTE_OFFSET 0x24ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_RESET_VALUE 0x00000400ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_WRITE_MASK 0x000007fful
/* Register member: pu_usb2_dev::DWC_otg_intreg.GNPTXFSIZ                  */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GNPTXFSIZ        */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GNPTXFSIZ    */
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_OFFSET 0x28ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_BYTE_OFFSET 0x28ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_RESET_VALUE 0x04000400ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_WRITE_MASK 0x07ff07fful
/* Register member: pu_usb2_dev::DWC_otg_intreg.GNPTXSTS                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GNPTXSTS         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GNPTXSTS     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_OFFSET 0x2cul
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_BYTE_OFFSET 0x2cul
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_RESET_VALUE 0x00080400ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GSNPSID                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GSNPSID          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GSNPSID      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_OFFSET 0x40ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_BYTE_OFFSET 0x40ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_RESET_VALUE 0x4f54400aul
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GHWCFG1                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GHWCFG1          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GHWCFG1      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_OFFSET 0x44ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_BYTE_OFFSET 0x44ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GHWCFG2                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GHWCFG2          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GHWCFG2      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OFFSET 0x48ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_BYTE_OFFSET 0x48ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_RESET_VALUE 0x2288c854ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GHWCFG3                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GHWCFG3          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GHWCFG3      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OFFSET 0x4cul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BYTE_OFFSET 0x4cul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RESET_VALUE 0x03fa0468ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GHWCFG4                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GHWCFG4          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GHWCFG4      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_OFFSET 0x50ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BYTE_OFFSET 0x50ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_RESET_VALUE 0x0800aa20ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.GINTMSK2                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GINTMSK2         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GINTMSK2     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_OFFSET 0x68ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_BYTE_OFFSET 0x68ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_WRITE_MASK 0xfffffffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.GINTSTS2                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::GINTSTS2         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::GINTSTS2     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_OFFSET 0x6cul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_BYTE_OFFSET 0x6cul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_WRITE_MASK 0xfffffffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DCFG                       */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DCFG             */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DCFG         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_OFFSET 0x800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_BYTE_OFFSET 0x800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_RESET_VALUE 0x08220000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_WRITE_MASK 0xff7edffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DCTL                       */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DCTL             */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DCTL         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_OFFSET 0x804ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_BYTE_OFFSET 0x804ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RESET_VALUE 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_READ_MASK 0xfffff87ful
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_WRITE_MASK 0x00098ff3ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DSTS                       */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DSTS             */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DSTS         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_OFFSET 0x808ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_BYTE_OFFSET 0x808ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_RESET_VALUE 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPMSK                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPMSK          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPMSK      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_OFFSET 0x810ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_BYTE_OFFSET 0x810ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_WRITE_MASK 0x0000217ful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPMSK                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPMSK          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPMSK      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OFFSET 0x814ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BYTE_OFFSET 0x814ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_WRITE_MASK 0x0000717ful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DAINT                      */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DAINT            */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DAINT        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OFFSET 0x818ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_BYTE_OFFSET 0x818ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DAINTMSK                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DAINTMSK         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DAINTMSK     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OFFSET 0x81cul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_BYTE_OFFSET 0x81cul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_WRITE_MASK 0x00070007ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DTKNQR1                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DTKNQR1          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DTKNQR1      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_OFFSET 0x820ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_BYTE_OFFSET 0x820ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DTKNQR2                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DTKNQR2          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DTKNQR2      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_OFFSET 0x824ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_BYTE_OFFSET 0x824ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DVBUSDIS                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DVBUSDIS         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DVBUSDIS     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_OFFSET 0x828ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_BYTE_OFFSET 0x828ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_RESET_VALUE 0x000017d7ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_WRITE_MASK 0x0000fffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DVBUSPULSE                 */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DVBUSPULSE       */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DVBUSPULSE   */
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_OFFSET 0x82cul
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_BYTE_OFFSET 0x82cul
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_RESET_VALUE 0x000005b8ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_WRITE_MASK 0x00000ffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DTKNQR3                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DTKNQR3          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DTKNQR3      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_OFFSET 0x830ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_BYTE_OFFSET 0x830ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DTKNQR4                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DTKNQR4          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DTKNQR4      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_OFFSET 0x834ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_BYTE_OFFSET 0x834ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPCTL0                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_OFFSET 0x900ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_BYTE_OFFSET 0x900ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_RESET_VALUE 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_READ_MASK 0xf3fffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_WRITE_MASK 0xcc207803ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPINT0                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPINT0         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPINT0     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_OFFSET 0x908ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BYTE_OFFSET 0x908ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_RESET_VALUE 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_WRITE_MASK 0x00007a7ful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPTSIZ0                  */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ0        */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ0    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_OFFSET 0x910ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_BYTE_OFFSET 0x910ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_WRITE_MASK 0x0018007ful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPDMA0                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPDMA0         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPDMA0     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_OFFSET 0x914ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_BYTE_OFFSET 0x914ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_WRITE_MASK 0xfffffffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DTXFSTS0                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DTXFSTS0         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DTXFSTS0     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_OFFSET 0x918ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_BYTE_OFFSET 0x918ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPCTL1                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_OFFSET 0x920ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_BYTE_OFFSET 0x920ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_READ_MASK 0xc3fffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_WRITE_MASK 0xffecfffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPINT1                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPINT1         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPINT1     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_OFFSET 0x928ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BYTE_OFFSET 0x928ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_RESET_VALUE 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_WRITE_MASK 0x00007a7ful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPTSIZ1                  */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ1        */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ1    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_OFFSET 0x930ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_BYTE_OFFSET 0x930ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_WRITE_MASK 0x7ffffffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPDMA1                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPDMA1         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPDMA1     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_OFFSET 0x934ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_BYTE_OFFSET 0x934ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_WRITE_MASK 0xfffffffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DTXFSTS1                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DTXFSTS1         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DTXFSTS1     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_OFFSET 0x938ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_BYTE_OFFSET 0x938ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPCTL2                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_OFFSET 0x940ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_BYTE_OFFSET 0x940ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_READ_MASK 0xc3fffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_WRITE_MASK 0xffecfffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPINT2                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPINT2         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPINT2     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_OFFSET 0x948ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BYTE_OFFSET 0x948ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_RESET_VALUE 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_WRITE_MASK 0x00007a7ful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPTSIZ2                  */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ2        */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ2    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_OFFSET 0x950ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_BYTE_OFFSET 0x950ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_WRITE_MASK 0x7ffffffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DIEPDMA2                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DIEPDMA2         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DIEPDMA2     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_OFFSET 0x954ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_BYTE_OFFSET 0x954ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_WRITE_MASK 0xfffffffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DTXFSTS2                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DTXFSTS2         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DTXFSTS2     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_OFFSET 0x958ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_BYTE_OFFSET 0x958ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_WRITE_MASK 0x00000000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPCTL0                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_OFFSET 0xb00ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_BYTE_OFFSET 0xb00ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_RESET_VALUE 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_READ_MASK 0xf3fffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_WRITE_MASK 0x8c300000ul
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPINT0                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPINT0         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPINT0     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OFFSET 0xb08ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BYTE_OFFSET 0xb08ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_WRITE_MASK 0x0000fa7ful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPTSIZ0                  */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ0        */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ0    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_OFFSET 0xb10ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_BYTE_OFFSET 0xb10ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_WRITE_MASK 0x6008007ful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPDMA0                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPDMA0         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPDMA0     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_OFFSET 0xb14ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_BYTE_OFFSET 0xb14ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_WRITE_MASK 0xfffffffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPCTL1                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_OFFSET 0xb20ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_BYTE_OFFSET 0xb20ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_READ_MASK 0xc3fffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_WRITE_MASK 0xfc3c87fful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPINT1                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPINT1         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPINT1     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OFFSET 0xb28ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BYTE_OFFSET 0xb28ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_WRITE_MASK 0x0000fa7ful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPTSIZ1                  */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ1        */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ1    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_OFFSET 0xb30ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_BYTE_OFFSET 0xb30ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_WRITE_MASK 0x1ffffffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPDMA1                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPDMA1         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPDMA1     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_OFFSET 0xb34ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_BYTE_OFFSET 0xb34ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_WRITE_MASK 0xfffffffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPCTL2                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_OFFSET 0xb40ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_BYTE_OFFSET 0xb40ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_READ_MASK 0xc3fffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_WRITE_MASK 0xfc3c87fful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPINT2                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPINT2         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPINT2     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OFFSET 0xb48ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BYTE_OFFSET 0xb48ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_WRITE_MASK 0x0000fa7ful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPTSIZ2                  */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ2        */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ2    */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_OFFSET 0xb50ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_BYTE_OFFSET 0xb50ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_WRITE_MASK 0x1ffffffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.DOEPDMA2                   */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::DOEPDMA2         */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::DOEPDMA2     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_OFFSET 0xb54ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_BYTE_OFFSET 0xb54ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_WRITE_MASK 0xfffffffful
/* Register member: pu_usb2_dev::DWC_otg_intreg.PCGCCTL                    */
/* Register type referenced: pu_usb2_dev::DWC_otg_intreg::PCGCCTL          */
/* Register template referenced: pu_usb2_dev::DWC_otg_intreg::PCGCCTL      */
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_OFFSET 0xe00ul
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_BYTE_OFFSET 0xe00ul
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RESET_VALUE 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RESET_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_READ_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_WRITE_MASK 0x00000009ul

/* Register type: pu_usb2_dev::DWC_otg_intreg::GOTGCTL                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GOTGCTL                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GOTGCTL.CurMod               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CURMOD_MSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CURMOD_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CURMOD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CURMOD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CURMOD_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CURMOD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CURMOD_FIELD_MASK 0x00200000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CURMOD_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CURMOD_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CURMOD_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GOTGCTL.OTGVer               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OTGVER_MSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OTGVER_LSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OTGVER_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OTGVER_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OTGVER_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OTGVER_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OTGVER_FIELD_MASK 0x00100000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OTGVER_GET(x) \
   (((x) & 0x00100000ul) >> 20)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OTGVER_SET(x) \
   (((x) << 20) & 0x00100000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_OTGVER_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GOTGCTL.BSesVld              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BSESVLD_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BSESVLD_LSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BSESVLD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BSESVLD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BSESVLD_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BSESVLD_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BSESVLD_FIELD_MASK 0x00080000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BSESVLD_GET(x) \
   (((x) & 0x00080000ul) >> 19)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BSESVLD_SET(x) \
   (((x) << 19) & 0x00080000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BSESVLD_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GOTGCTL.ConIDSts             */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_MSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_LSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_FIELD_MASK 0x00010000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GOTGCTL.BvalidOvVal          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_LSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_FIELD_MASK 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GOTGCTL.BvalidOvEn           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GOTGINT                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GOTGINT                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GOTGINT.ADevTOUTChg          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_MSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_FIELD_MASK 0x00040000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_GET(x) \
   (((x) & 0x00040000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_SET(x) \
   (((x) << 18) & 0x00040000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GOTGINT.HstNegDet            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_FIELD_MASK 0x00020000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GOTGINT.HstNegSucStsChng     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_MSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_LSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_FIELD_MASK 0x00000200ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GOTGINT.SesReqSucStsChng     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_MSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_LSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_FIELD_MASK 0x00000100ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GOTGINT.SesEndDet            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESENDDET_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESENDDET_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESENDDET_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESENDDET_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESENDDET_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESENDDET_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESENDDET_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESENDDET_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESENDDET_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GOTGINT_SESENDDET_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GAHBCFG                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GAHBCFG                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GAHBCFG.AHBSingle            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_MSB 23u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_LSB 23u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_FIELD_MASK 0x00800000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_GET(x) \
   (((x) & 0x00800000ul) >> 23)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_SET(x) \
   (((x) << 23) & 0x00800000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GAHBCFG.NotiAllDmaWrit       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_MSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_LSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_FIELD_MASK 0x00400000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_GET(x) \
   (((x) & 0x00400000ul) >> 22)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_SET(x) \
   (((x) << 22) & 0x00400000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GAHBCFG.RemMemSupp           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_MSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_FIELD_MASK 0x00200000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GAHBCFG.NPTxFEmpLvl          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_LSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_FIELD_MASK 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GAHBCFG.DMAEn                */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_DMAEN_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_DMAEN_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_DMAEN_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_DMAEN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_DMAEN_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_DMAEN_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_DMAEN_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_DMAEN_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_DMAEN_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_DMAEN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GAHBCFG.HBstLen              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_FIELD_MASK 0x0000001eul
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_GET(x) \
   (((x) & 0x0000001eul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_SET(x) \
   (((x) << 1) & 0x0000001eul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_MODIFY(r, x) \
   ((((x) << 1) & 0x0000001eul) | ((r) & 0xffffffe1ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GAHBCFG.GlblIntrMsk          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GUSBCFG                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GUSBCFG                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GUSBCFG.CorruptTxPkt         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_LSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_FIELD_MASK 0x80000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GUSBCFG.TxEndDelay           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_MSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_LSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_FIELD_MASK 0x10000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_GET(x) \
   (((x) & 0x10000000ul) >> 28)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_SET(x) \
   (((x) << 28) & 0x10000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GUSBCFG.IC_USBCap            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_MSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_LSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_FIELD_MASK 0x04000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_GET(x) \
   (((x) & 0x04000000ul) >> 26)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_SET(x) \
   (((x) << 26) & 0x04000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GUSBCFG.TermSelDLPulse       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_MSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_LSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_FIELD_MASK 0x00400000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_GET(x) \
   (((x) & 0x00400000ul) >> 22)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_SET(x) \
   (((x) << 22) & 0x00400000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GUSBCFG.PhyLPwrClkSel        */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GUSBCFG.USBTrdTim            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_LSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_RESET 0x5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_FIELD_MASK 0x00003c00ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_GET(x) \
   (((x) & 0x00003c00ul) >> 10)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_SET(x) \
   (((x) << 10) & 0x00003c00ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_MODIFY(r, x) \
   ((((x) << 10) & 0x00003c00ul) | ((r) & 0xffffc3fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GUSBCFG.PHYSel               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYSEL_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYSEL_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYSEL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYSEL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYSEL_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYSEL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYSEL_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYSEL_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYSEL_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYSEL_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GUSBCFG.FSIntf               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_FSINTF_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_FSINTF_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_FSINTF_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_FSINTF_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_FSINTF_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_FSINTF_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_FSINTF_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_FSINTF_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_FSINTF_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_FSINTF_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GUSBCFG.ULPI_UTMI_Sel        */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GUSBCFG.PHYIf                */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYIF_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYIF_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYIF_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYIF_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYIF_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYIF_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYIF_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYIF_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYIF_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_PHYIF_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GUSBCFG.TOutCal              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_WIDTH 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_FIELD_MASK 0x00000007ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_GET(x) \
   ((x) & 0x00000007ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_SET(x) \
   ((x) & 0x00000007ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GRSTCTL                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GRSTCTL                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRSTCTL.AHBIdle              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_LSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_FIELD_MASK 0x80000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRSTCTL.DMAReq               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_DMAREQ_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_DMAREQ_LSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_DMAREQ_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_DMAREQ_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_DMAREQ_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_DMAREQ_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_DMAREQ_FIELD_MASK 0x40000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_DMAREQ_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_DMAREQ_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_DMAREQ_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRSTCTL.TxFFlsh              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRSTCTL.RxFFlsh              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRSTCTL.INTknQFlsh           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRSTCTL.PIUFSSftRst          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRSTCTL.CSftRst              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_CSFTRST_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_CSFTRST_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_CSFTRST_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_CSFTRST_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_CSFTRST_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_CSFTRST_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_CSFTRST_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_CSFTRST_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_CSFTRST_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRSTCTL_CSFTRST_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GINTSTS                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GINTSTS                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.WkUpInt              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WKUPINT_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WKUPINT_LSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WKUPINT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WKUPINT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WKUPINT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WKUPINT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WKUPINT_FIELD_MASK 0x80000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WKUPINT_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WKUPINT_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_WKUPINT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.SessReqInt           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SESSREQINT_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SESSREQINT_LSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SESSREQINT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SESSREQINT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SESSREQINT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SESSREQINT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SESSREQINT_FIELD_MASK 0x40000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SESSREQINT_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SESSREQINT_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SESSREQINT_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.ConIDStsChng         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_MSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_LSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_FIELD_MASK 0x10000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_GET(x) \
   (((x) & 0x10000000ul) >> 28)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_SET(x) \
   (((x) << 28) & 0x10000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.ResetDet             */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESETDET_MSB 23u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESETDET_LSB 23u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESETDET_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESETDET_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESETDET_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESETDET_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESETDET_FIELD_MASK 0x00800000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESETDET_GET(x) \
   (((x) & 0x00800000ul) >> 23)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESETDET_SET(x) \
   (((x) << 23) & 0x00800000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RESETDET_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.FetSusp              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_FETSUSP_MSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_FETSUSP_LSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_FETSUSP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_FETSUSP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_FETSUSP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_FETSUSP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_FETSUSP_FIELD_MASK 0x00400000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_FETSUSP_GET(x) \
   (((x) & 0x00400000ul) >> 22)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_FETSUSP_SET(x) \
   (((x) << 22) & 0x00400000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_FETSUSP_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.incomplP             */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPLP_MSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPLP_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPLP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPLP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPLP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPLP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPLP_FIELD_MASK 0x00200000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPLP_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPLP_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPLP_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.incompISOIN          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_MSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_LSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_FIELD_MASK 0x00100000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_GET(x) \
   (((x) & 0x00100000ul) >> 20)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_SET(x) \
   (((x) << 20) & 0x00100000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.OEPInt               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OEPINT_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OEPINT_LSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OEPINT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OEPINT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OEPINT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OEPINT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OEPINT_FIELD_MASK 0x00080000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OEPINT_GET(x) \
   (((x) & 0x00080000ul) >> 19)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OEPINT_SET(x) \
   (((x) << 19) & 0x00080000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OEPINT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.IEPInt               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_IEPINT_MSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_IEPINT_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_IEPINT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_IEPINT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_IEPINT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_IEPINT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_IEPINT_FIELD_MASK 0x00040000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_IEPINT_GET(x) \
   (((x) & 0x00040000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_IEPINT_SET(x) \
   (((x) << 18) & 0x00040000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_IEPINT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.EPMis                */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EPMIS_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EPMIS_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EPMIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EPMIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EPMIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EPMIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EPMIS_FIELD_MASK 0x00020000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EPMIS_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EPMIS_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EPMIS_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.EOPF                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EOPF_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EOPF_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EOPF_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EOPF_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EOPF_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EOPF_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EOPF_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EOPF_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EOPF_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_EOPF_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.ISOOutDrop           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_FIELD_MASK 0x00004000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.EnumDone             */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ENUMDONE_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ENUMDONE_LSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ENUMDONE_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ENUMDONE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ENUMDONE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ENUMDONE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ENUMDONE_FIELD_MASK 0x00002000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ENUMDONE_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ENUMDONE_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ENUMDONE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.USBRst               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBRST_MSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBRST_LSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBRST_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBRST_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBRST_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBRST_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBRST_FIELD_MASK 0x00001000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBRST_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBRST_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBRST_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.USBSusp              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBSUSP_MSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBSUSP_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBSUSP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBSUSP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBSUSP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBSUSP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBSUSP_FIELD_MASK 0x00000800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBSUSP_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBSUSP_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_USBSUSP_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.ErlySusp             */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_MSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_LSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_FIELD_MASK 0x00000400ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_GET(x) \
   (((x) & 0x00000400ul) >> 10)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.GOUTNakEff           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_LSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_FIELD_MASK 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.GINNakEff            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.NPTxFEmp             */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.RxFLvl               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RXFLVL_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RXFLVL_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RXFLVL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RXFLVL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RXFLVL_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RXFLVL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RXFLVL_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RXFLVL_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RXFLVL_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_RXFLVL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.Sof                  */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SOF_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SOF_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SOF_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SOF_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SOF_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SOF_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SOF_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SOF_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SOF_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_SOF_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.OTGInt               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OTGINT_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OTGINT_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OTGINT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OTGINT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OTGINT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OTGINT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OTGINT_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OTGINT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OTGINT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_OTGINT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.ModeMis              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_MODEMIS_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_MODEMIS_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_MODEMIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_MODEMIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_MODEMIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_MODEMIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_MODEMIS_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_MODEMIS_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_MODEMIS_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_MODEMIS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS.CurMod               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CURMOD_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CURMOD_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CURMOD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CURMOD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CURMOD_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CURMOD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CURMOD_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CURMOD_GET(x) ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CURMOD_SET(x) ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS_CURMOD_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GINTMSK                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GINTMSK                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.WkUpIntMsk           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_LSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_FIELD_MASK 0x80000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.SessReqIntMsk        */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_LSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_FIELD_MASK 0x40000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.DisconnIntMsk        */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_MSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_LSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_FIELD_MASK 0x20000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_GET(x) \
   (((x) & 0x20000000ul) >> 29)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_SET(x) \
   (((x) << 29) & 0x20000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.ConIDStsChngMsk      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_MSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_LSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_FIELD_MASK 0x10000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_GET(x) \
   (((x) & 0x10000000ul) >> 28)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_SET(x) \
   (((x) << 28) & 0x10000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.ResetDetMsk          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_MSB 23u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_LSB 23u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_FIELD_MASK 0x00800000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_GET(x) \
   (((x) & 0x00800000ul) >> 23)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_SET(x) \
   (((x) << 23) & 0x00800000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.FetSuspMsk           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_MSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_LSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_FIELD_MASK 0x00400000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_GET(x) \
   (((x) & 0x00400000ul) >> 22)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_SET(x) \
   (((x) << 22) & 0x00400000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.incomplISOOUTMsk     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_INCOMPLISOOUTMSK_MSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_INCOMPLISOOUTMSK_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_INCOMPLISOOUTMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_INCOMPLISOOUTMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_INCOMPLISOOUTMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_INCOMPLISOOUTMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_INCOMPLISOOUTMSK_FIELD_MASK 0x00200000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_INCOMPLISOOUTMSK_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_INCOMPLISOOUTMSK_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_INCOMPLISOOUTMSK_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.OEPIntMsk            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_LSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_FIELD_MASK 0x00080000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_GET(x) \
   (((x) & 0x00080000ul) >> 19)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_SET(x) \
   (((x) << 19) & 0x00080000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.IEPIntMsk            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_MSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_FIELD_MASK 0x00040000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_GET(x) \
   (((x) & 0x00040000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_SET(x) \
   (((x) << 18) & 0x00040000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.EPMisMsk             */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EPMISMSK_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EPMISMSK_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EPMISMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EPMISMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EPMISMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EPMISMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EPMISMSK_FIELD_MASK 0x00020000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EPMISMSK_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EPMISMSK_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EPMISMSK_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.EOPFMsk              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EOPFMSK_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EOPFMSK_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EOPFMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EOPFMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EOPFMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EOPFMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EOPFMSK_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EOPFMSK_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EOPFMSK_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_EOPFMSK_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.ISOOutDropMsk        */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_FIELD_MASK 0x00004000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.EnumDoneMsk          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_LSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_FIELD_MASK 0x00002000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.USBRstMsk            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_MSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_LSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_FIELD_MASK 0x00001000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.USBSuspMsk           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_MSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_FIELD_MASK 0x00000800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.ErlySuspMsk          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_MSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_LSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_FIELD_MASK 0x00000400ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_GET(x) \
   (((x) & 0x00000400ul) >> 10)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.GOUTNakEffMsk        */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_LSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_FIELD_MASK 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.GINNakEffMsk         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.NPTxFEmpMsk          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.RxFLvlMsk            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.SofMsk               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SOFMSK_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SOFMSK_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SOFMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SOFMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SOFMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SOFMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SOFMSK_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SOFMSK_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SOFMSK_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_SOFMSK_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.OTGIntMsk            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK.ModeMisMsk           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GRXSTSR                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GRXSTSR                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRXSTSR.FN                   */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_FN_MSB 24u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_FN_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_FN_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_FN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_FN_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_FN_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_FN_FIELD_MASK 0x01e00000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_FN_GET(x) \
   (((x) & 0x01e00000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_FN_SET(x) \
   (((x) << 21) & 0x01e00000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_FN_MODIFY(r, x) \
   ((((x) << 21) & 0x01e00000ul) | ((r) & 0xfe1ffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRXSTSR.PktSts               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_MSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_FIELD_MASK 0x001e0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_GET(x) \
   (((x) & 0x001e0000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_SET(x) \
   (((x) << 17) & 0x001e0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_PKTSTS_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000ul) | ((r) & 0xffe1fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRXSTSR.DPID                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_MSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_FIELD_MASK 0x00018000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_GET(x) \
   (((x) & 0x00018000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_SET(x) \
   (((x) << 15) & 0x00018000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_DPID_MODIFY(r, x) \
   ((((x) << 15) & 0x00018000ul) | ((r) & 0xfffe7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRXSTSR.BCnt                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_BCNT_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_BCNT_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_BCNT_WIDTH 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_BCNT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_BCNT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_BCNT_RESET 0x000u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_BCNT_FIELD_MASK 0x00007ff0ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_BCNT_GET(x) \
   (((x) & 0x00007ff0ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_BCNT_SET(x) \
   (((x) << 4) & 0x00007ff0ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_BCNT_MODIFY(r, x) \
   ((((x) << 4) & 0x00007ff0ul) | ((r) & 0xffff800ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRXSTSR.ChNum                */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_CHNUM_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_CHNUM_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_CHNUM_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_CHNUM_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_CHNUM_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_CHNUM_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_CHNUM_FIELD_MASK 0x0000000ful
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_CHNUM_GET(x) ((x) & 0x0000000ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_CHNUM_SET(x) ((x) & 0x0000000ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSR_CHNUM_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GRXSTSP                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GRXSTSP                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRXSTSP.FN                   */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_FN_MSB 24u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_FN_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_FN_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_FN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_FN_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_FN_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_FN_FIELD_MASK 0x01e00000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_FN_GET(x) \
   (((x) & 0x01e00000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_FN_SET(x) \
   (((x) << 21) & 0x01e00000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_FN_MODIFY(r, x) \
   ((((x) << 21) & 0x01e00000ul) | ((r) & 0xfe1ffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRXSTSP.PktSts               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_MSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_FIELD_MASK 0x001e0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_GET(x) \
   (((x) & 0x001e0000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_SET(x) \
   (((x) << 17) & 0x001e0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_PKTSTS_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000ul) | ((r) & 0xffe1fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRXSTSP.DPID                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_MSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_FIELD_MASK 0x00018000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_GET(x) \
   (((x) & 0x00018000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_SET(x) \
   (((x) << 15) & 0x00018000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_DPID_MODIFY(r, x) \
   ((((x) << 15) & 0x00018000ul) | ((r) & 0xfffe7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRXSTSP.BCnt                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_BCNT_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_BCNT_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_BCNT_WIDTH 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_BCNT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_BCNT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_BCNT_RESET 0x000u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_BCNT_FIELD_MASK 0x00007ff0ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_BCNT_GET(x) \
   (((x) & 0x00007ff0ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_BCNT_SET(x) \
   (((x) << 4) & 0x00007ff0ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_BCNT_MODIFY(r, x) \
   ((((x) << 4) & 0x00007ff0ul) | ((r) & 0xffff800ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRXSTSP.ChNum                */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_FIELD_MASK 0x0000000ful
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_GET(x) ((x) & 0x0000000ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_SET(x) ((x) & 0x0000000ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXSTSP_CHNUM_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GRXFSIZ                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GRXFSIZ                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GRXFSIZ.RxFDep               */
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_MSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_WIDTH 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_RESET 0x400u
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_FIELD_MASK 0x000007fful
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_GET(x) ((x) & 0x000007fful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_SET(x) ((x) & 0x000007fful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_MODIFY(r, x) \
   (((x) & 0x000007fful) | ((r) & 0xfffff800ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GNPTXFSIZ                   */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GNPTXFSIZ               */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GNPTXFSIZ.NPTxFDep           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_MSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_LSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_WIDTH 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_RESET 0x400u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_FIELD_MASK 0x07ff0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_GET(x) \
   (((x) & 0x07ff0000ul) >> 16)
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_SET(x) \
   (((x) << 16) & 0x07ff0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_MODIFY(r, x) \
   ((((x) << 16) & 0x07ff0000ul) | ((r) & 0xf800fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GNPTXFSIZ.NPTxFStAddr        */
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_MSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_WIDTH 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_RESET 0x400u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_FIELD_MASK 0x000007fful
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_GET(x) \
   ((x) & 0x000007fful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_SET(x) \
   ((x) & 0x000007fful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_MODIFY(r, x) \
   (((x) & 0x000007fful) | ((r) & 0xfffff800ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GNPTXSTS                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GNPTXSTS                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GNPTXSTS.NPTxQTop            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_LSB 24u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_WIDTH 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_RESET 0x00u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_FIELD_MASK 0x7f000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_GET(x) \
   (((x) & 0x7f000000ul) >> 24)
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_SET(x) \
   (((x) << 24) & 0x7f000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_MODIFY(r, x) \
   ((((x) << 24) & 0x7f000000ul) | ((r) & 0x80fffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GNPTXSTS.NPTxQSpcAvail       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_MSB 23u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_LSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_WIDTH 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_RESET 0x08u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_FIELD_MASK 0x00ff0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_GET(x) \
   (((x) & 0x00ff0000ul) >> 16)
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GNPTXSTS.NPTxFSpcAvail       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_WIDTH 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_RESET 0x0400u
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_FIELD_MASK 0x0000fffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_GET(x) \
   ((x) & 0x0000fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_SET(x) \
   ((x) & 0x0000fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GSNPSID                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GSNPSID                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GSNPSID.SynopsysID           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_RESET 0x4f54400aul
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_GET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_SET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::GHWCFG1                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GHWCFG1                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG1.EpDir                */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_EPDIR_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_EPDIR_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_EPDIR_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_EPDIR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_EPDIR_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_EPDIR_RESET 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_EPDIR_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_EPDIR_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_EPDIR_SET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG1_EPDIR_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::GHWCFG2                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GHWCFG2                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.TknQDepth            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_LSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_WIDTH 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_RESET 0x08u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_FIELD_MASK 0x7c000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_GET(x) \
   (((x) & 0x7c000000ul) >> 26)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_SET(x) \
   (((x) << 26) & 0x7c000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_MODIFY(r, x) \
   ((((x) << 26) & 0x7c000000ul) | ((r) & 0x83fffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.PTxQDepth            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_MSB 25u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_LSB 24u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_RESET 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_FIELD_MASK 0x03000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_GET(x) \
   (((x) & 0x03000000ul) >> 24)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_SET(x) \
   (((x) << 24) & 0x03000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_MODIFY(r, x) \
   ((((x) << 24) & 0x03000000ul) | ((r) & 0xfcfffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.NPTxQDepth           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_MSB 23u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_LSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_RESET 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_FIELD_MASK 0x00c00000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_GET(x) \
   (((x) & 0x00c00000ul) >> 22)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_SET(x) \
   (((x) << 22) & 0x00c00000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_MODIFY(r, x) \
   ((((x) << 22) & 0x00c00000ul) | ((r) & 0xff3ffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.MultiProcIntrpt      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_MSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_LSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_FIELD_MASK 0x00100000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_GET(x) \
   (((x) & 0x00100000ul) >> 20)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_SET(x) \
   (((x) << 20) & 0x00100000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.DynFifoSizing        */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_LSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_FIELD_MASK 0x00080000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_GET(x) \
   (((x) & 0x00080000ul) >> 19)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_SET(x) \
   (((x) << 19) & 0x00080000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.PerioSupport         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_MSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_FIELD_MASK 0x00040000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_GET(x) \
   (((x) & 0x00040000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_SET(x) \
   (((x) << 18) & 0x00040000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.NumHstChnl           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_RESET 0x3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_FIELD_MASK 0x0003c000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_GET(x) \
   (((x) & 0x0003c000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_SET(x) \
   (((x) << 14) & 0x0003c000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_MODIFY(r, x) \
   ((((x) << 14) & 0x0003c000ul) | ((r) & 0xfffc3ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.NumDevEps            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_LSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_RESET 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_FIELD_MASK 0x00003c00ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_GET(x) \
   (((x) & 0x00003c00ul) >> 10)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_SET(x) \
   (((x) << 10) & 0x00003c00ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_MODIFY(r, x) \
   ((((x) << 10) & 0x00003c00ul) | ((r) & 0xffffc3fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.FSPhyType            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_MSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_LSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_FIELD_MASK 0x00000300ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_GET(x) \
   (((x) & 0x00000300ul) >> 8)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_SET(x) \
   (((x) << 8) & 0x00000300ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300ul) | ((r) & 0xfffffcfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.HSPhyType            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_FIELD_MASK 0x000000c0ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_GET(x) \
   (((x) & 0x000000c0ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_SET(x) \
   (((x) << 6) & 0x000000c0ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0ul) | ((r) & 0xffffff3ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.SingPnt              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_SINGPNT_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_SINGPNT_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_SINGPNT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_SINGPNT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_SINGPNT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_SINGPNT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_SINGPNT_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_SINGPNT_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_SINGPNT_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_SINGPNT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.OtgArch              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_RESET 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_FIELD_MASK 0x00000018ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_GET(x) \
   (((x) & 0x00000018ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_SET(x) \
   (((x) << 3) & 0x00000018ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGARCH_MODIFY(r, x) \
   ((((x) << 3) & 0x00000018ul) | ((r) & 0xffffffe7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG2.OtgMode              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_WIDTH 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_RESET 0x4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_FIELD_MASK 0x00000007ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_GET(x) \
   ((x) & 0x00000007ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_SET(x) \
   ((x) & 0x00000007ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG2_OTGMODE_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GHWCFG3                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GHWCFG3                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG3.DfifoDepth           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_LSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_WIDTH 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_RESET 0x03fau
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_FIELD_MASK 0xffff0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_GET(x) \
   (((x) & 0xffff0000ul) >> 16)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_SET(x) \
   (((x) << 16) & 0xffff0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG3.LPMMode              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_LPMMODE_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_LPMMODE_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_LPMMODE_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_LPMMODE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_LPMMODE_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_LPMMODE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_LPMMODE_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_LPMMODE_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_LPMMODE_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_LPMMODE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG3.BCSupport            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_FIELD_MASK 0x00004000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG3.HSICMode             */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_HSICMODE_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_HSICMODE_LSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_HSICMODE_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_HSICMODE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_HSICMODE_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_HSICMODE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_HSICMODE_FIELD_MASK 0x00002000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_HSICMODE_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_HSICMODE_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_HSICMODE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG3.ADPSupport           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_MSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_LSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_FIELD_MASK 0x00001000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG3.RstType              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_MSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_FIELD_MASK 0x00000800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG3.OptFeature           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_MSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_LSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_FIELD_MASK 0x00000400ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_GET(x) \
   (((x) & 0x00000400ul) >> 10)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG3.VndctlSupt           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_MSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_LSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_FIELD_MASK 0x00000200ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG3.I2CIntSel            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_MSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_LSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_FIELD_MASK 0x00000100ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG3.OtgEn                */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OTGEN_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OTGEN_LSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OTGEN_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OTGEN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OTGEN_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OTGEN_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OTGEN_FIELD_MASK 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OTGEN_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OTGEN_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_OTGEN_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG3.PktSizeWidth         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_WIDTH 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_RESET 0x6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_FIELD_MASK 0x00000070ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_GET(x) \
   (((x) & 0x00000070ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_SET(x) \
   (((x) << 4) & 0x00000070ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070ul) | ((r) & 0xffffff8ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG3.XferSizeWidth        */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_RESET 0x8u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_FIELD_MASK 0x0000000ful
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_GET(x) \
   ((x) & 0x0000000ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_SET(x) \
   ((x) & 0x0000000ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GHWCFG4                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GHWCFG4                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.DescDMA              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMA_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMA_LSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMA_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMA_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMA_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMA_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMA_FIELD_MASK 0x80000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMA_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMA_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMA_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.DescDMAEnabled       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_LSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_FIELD_MASK 0x40000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.INEps                */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_MSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_LSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_RESET 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_FIELD_MASK 0x3c000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_GET(x) \
   (((x) & 0x3c000000ul) >> 26)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_SET(x) \
   (((x) << 26) & 0x3c000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_INEPS_MODIFY(r, x) \
   ((((x) << 26) & 0x3c000000ul) | ((r) & 0xc3fffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.DedFifoMode          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_MSB 25u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_LSB 25u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_FIELD_MASK 0x02000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_GET(x) \
   (((x) & 0x02000000ul) >> 25)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_SET(x) \
   (((x) << 25) & 0x02000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.SessEndFltr          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_MSB 24u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_LSB 24u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_FIELD_MASK 0x01000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_GET(x) \
   (((x) & 0x01000000ul) >> 24)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_SET(x) \
   (((x) << 24) & 0x01000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.BValidFltr           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_MSB 23u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_LSB 23u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_FIELD_MASK 0x00800000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_GET(x) \
   (((x) & 0x00800000ul) >> 23)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_SET(x) \
   (((x) << 23) & 0x00800000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.AValidFltr           */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_MSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_LSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_FIELD_MASK 0x00400000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_GET(x) \
   (((x) & 0x00400000ul) >> 22)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_SET(x) \
   (((x) << 22) & 0x00400000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.VBusValidFltr        */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_MSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_FIELD_MASK 0x00200000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.IddgFltr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_MSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_LSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_FIELD_MASK 0x00100000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_GET(x) \
   (((x) & 0x00100000ul) >> 20)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_SET(x) \
   (((x) << 20) & 0x00100000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.NumCtlEps            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_LSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_FIELD_MASK 0x000f0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.PhyDataWidth         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_RESET 0x2u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_FIELD_MASK 0x0000c000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_GET(x) \
   (((x) & 0x0000c000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_SET(x) \
   (((x) << 14) & 0x0000c000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000ul) | ((r) & 0xffff3ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.EnhancedLPMSupt      */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_LSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_FIELD_MASK 0x00002000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.ACGSupt              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_MSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_LSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_FIELD_MASK 0x00001000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.ipgisocSupt          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_MSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_FIELD_MASK 0x00000800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.ServIntFlow          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_MSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_LSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_FIELD_MASK 0x00000400ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_GET(x) \
   (((x) & 0x00000400ul) >> 10)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.EnhancedLPMSupt1     */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_MSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_LSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_FIELD_MASK 0x00000200ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.ExtendedHibernation  */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_LSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_FIELD_MASK 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.Hibernation          */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.AhbFreq              */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.PartialPwrDn         */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::GHWCFG4.NumDevPerioEps       */
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_FIELD_MASK 0x0000000ful
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_GET(x) \
   ((x) & 0x0000000ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_SET(x) \
   ((x) & 0x0000000ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::GINTMSK2                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GINTMSK2                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTMSK2.GINTMSK2            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_RESET 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_GET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_SET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::GINTSTS2                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::GINTSTS2                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::GINTSTS2.GINTSTS2            */
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_RESET 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_GET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_SET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::DCFG                        */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DCFG                    */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCFG.ResValid                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_RESVALID_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_RESVALID_LSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_RESVALID_WIDTH 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_RESVALID_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_RESVALID_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_RESVALID_RESET 0x02u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_RESVALID_FIELD_MASK 0xfc000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_RESVALID_GET(x) \
   (((x) & 0xfc000000ul) >> 26)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_RESVALID_SET(x) \
   (((x) << 26) & 0xfc000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_RESVALID_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000ul) | ((r) & 0x03fffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCFG.PerSchIntvl             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_MSB 25u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_LSB 24u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_FIELD_MASK 0x03000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_GET(x) \
   (((x) & 0x03000000ul) >> 24)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_SET(x) \
   (((x) << 24) & 0x03000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERSCHINTVL_MODIFY(r, x) \
   ((((x) << 24) & 0x03000000ul) | ((r) & 0xfcfffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCFG.EPMisCnt                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_EPMISCNT_MSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_EPMISCNT_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_EPMISCNT_WIDTH 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_EPMISCNT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_EPMISCNT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_EPMISCNT_RESET 0x08u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_EPMISCNT_FIELD_MASK 0x007c0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_EPMISCNT_GET(x) \
   (((x) & 0x007c0000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_EPMISCNT_SET(x) \
   (((x) << 18) & 0x007c0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_EPMISCNT_MODIFY(r, x) \
   ((((x) << 18) & 0x007c0000ul) | ((r) & 0xff83fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCFG.ipgisocSupt             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_FIELD_MASK 0x00020000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCFG.ErraticIntMsk           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCFG.XCVRDLY                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_XCVRDLY_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_XCVRDLY_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_XCVRDLY_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_XCVRDLY_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_XCVRDLY_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_XCVRDLY_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_XCVRDLY_FIELD_MASK 0x00004000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_XCVRDLY_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_XCVRDLY_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_XCVRDLY_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCFG.PerFrInt                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_MSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_FIELD_MASK 0x00001800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_GET(x) \
   (((x) & 0x00001800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_SET(x) \
   (((x) << 11) & 0x00001800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_PERFRINT_MODIFY(r, x) \
   ((((x) << 11) & 0x00001800ul) | ((r) & 0xffffe7fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCFG.DevAddr                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVADDR_MSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVADDR_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVADDR_WIDTH 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVADDR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVADDR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVADDR_RESET 0x00u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVADDR_FIELD_MASK 0x000007f0ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVADDR_GET(x) \
   (((x) & 0x000007f0ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVADDR_SET(x) \
   (((x) << 4) & 0x000007f0ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVADDR_MODIFY(r, x) \
   ((((x) << 4) & 0x000007f0ul) | ((r) & 0xfffff80ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCFG.Ena32KHzSusp            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCFG.NZStsOUTHShk            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCFG.DevSpd                  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_FIELD_MASK 0x00000003ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_GET(x) ((x) & 0x00000003ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_SET(x) ((x) & 0x00000003ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCFG_DEVSPD_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DCTL                        */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DCTL                    */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.ServInt                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SERVINT_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SERVINT_LSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SERVINT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SERVINT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SERVINT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SERVINT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SERVINT_FIELD_MASK 0x00080000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SERVINT_GET(x) \
   (((x) & 0x00080000ul) >> 19)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SERVINT_SET(x) \
   (((x) << 19) & 0x00080000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SERVINT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.NakOnBble               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_NAKONBBLE_MSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_NAKONBBLE_LSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_NAKONBBLE_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_NAKONBBLE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_NAKONBBLE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_NAKONBBLE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_NAKONBBLE_FIELD_MASK 0x00010000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_NAKONBBLE_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_NAKONBBLE_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_NAKONBBLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.IgnrFrmNum              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.PWROnPrgDone            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_MSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_FIELD_MASK 0x00000800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.CGOUTNak                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGOUTNAK_MSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGOUTNAK_LSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGOUTNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGOUTNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGOUTNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGOUTNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGOUTNAK_FIELD_MASK 0x00000400ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGOUTNAK_GET(x) \
   (((x) & 0x00000400ul) >> 10)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGOUTNAK_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGOUTNAK_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.SGOUTNak                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGOUTNAK_MSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGOUTNAK_LSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGOUTNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGOUTNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGOUTNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGOUTNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGOUTNAK_FIELD_MASK 0x00000200ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGOUTNAK_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGOUTNAK_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGOUTNAK_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.CGNPInNak               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGNPINNAK_MSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGNPINNAK_LSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGNPINNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGNPINNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGNPINNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGNPINNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGNPINNAK_FIELD_MASK 0x00000100ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGNPINNAK_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGNPINNAK_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_CGNPINNAK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.SGNPInNak               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGNPINNAK_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGNPINNAK_LSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGNPINNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGNPINNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGNPINNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGNPINNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGNPINNAK_FIELD_MASK 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGNPINNAK_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGNPINNAK_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SGNPINNAK_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.TstCtl                  */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_WIDTH 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_FIELD_MASK 0x00000070ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_GET(x) \
   (((x) & 0x00000070ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_SET(x) \
   (((x) << 4) & 0x00000070ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_TSTCTL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070ul) | ((r) & 0xffffff8ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.GOUTNakSts              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.GNPINNakSts             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.SftDiscon               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SFTDISCON_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SFTDISCON_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SFTDISCON_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SFTDISCON_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SFTDISCON_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SFTDISCON_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SFTDISCON_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SFTDISCON_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SFTDISCON_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_SFTDISCON_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DCTL.RmtWkUpSig              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DSTS                        */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DSTS                    */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DSTS.DevLnSts                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_DEVLNSTS_MSB 23u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_DEVLNSTS_LSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_DEVLNSTS_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_DEVLNSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_DEVLNSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_DEVLNSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_DEVLNSTS_FIELD_MASK 0x00c00000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_DEVLNSTS_GET(x) \
   (((x) & 0x00c00000ul) >> 22)
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_DEVLNSTS_SET(x) \
   (((x) << 22) & 0x00c00000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_DEVLNSTS_MODIFY(r, x) \
   ((((x) << 22) & 0x00c00000ul) | ((r) & 0xff3ffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DSTS.SOFFN                   */
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SOFFN_MSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SOFFN_LSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SOFFN_WIDTH 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SOFFN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SOFFN_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SOFFN_RESET 0x0000u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SOFFN_FIELD_MASK 0x003fff00ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SOFFN_GET(x) \
   (((x) & 0x003fff00ul) >> 8)
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SOFFN_SET(x) \
   (((x) << 8) & 0x003fff00ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SOFFN_MODIFY(r, x) \
   ((((x) << 8) & 0x003fff00ul) | ((r) & 0xffc000fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DSTS.ErrticErr               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ERRTICERR_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ERRTICERR_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ERRTICERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ERRTICERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ERRTICERR_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ERRTICERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ERRTICERR_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ERRTICERR_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ERRTICERR_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ERRTICERR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DSTS.EnumSpd                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_FIELD_MASK 0x00000006ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_GET(x) \
   (((x) & 0x00000006ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_SET(x) \
   (((x) << 1) & 0x00000006ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_ENUMSPD_MODIFY(r, x) \
   ((((x) << 1) & 0x00000006ul) | ((r) & 0xfffffff9ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DSTS.SuspSts                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SUSPSTS_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SUSPSTS_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SUSPSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SUSPSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SUSPSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SUSPSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SUSPSTS_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SUSPSTS_GET(x) ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SUSPSTS_SET(x) ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DSTS_SUSPSTS_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPMSK                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPMSK                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPMSK.NAKMsk               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_NAKMSK_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_NAKMSK_LSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_NAKMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_NAKMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_NAKMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_NAKMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_NAKMSK_FIELD_MASK 0x00002000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_NAKMSK_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_NAKMSK_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_NAKMSK_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPMSK.TxfifoUndrnMsk       */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_MSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_LSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_FIELD_MASK 0x00000100ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPMSK.INEPNakEffMsk        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPMSK.INTknEPMisMsk        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPMSK.INTknTXFEmpMsk       */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPMSK.TimeOUTMsk           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPMSK.AHBErrMsk            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPMSK.EPDisbldMsk          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPMSK.XferComplMsk         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPMSK                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPMSK                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPMSK.NYETMsk              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NYETMSK_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NYETMSK_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NYETMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NYETMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NYETMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NYETMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NYETMSK_FIELD_MASK 0x00004000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NYETMSK_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NYETMSK_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NYETMSK_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPMSK.NAKMsk               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NAKMSK_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NAKMSK_LSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NAKMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NAKMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NAKMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NAKMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NAKMSK_FIELD_MASK 0x00002000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NAKMSK_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NAKMSK_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_NAKMSK_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPMSK.BbleErrMsk           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_MSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_LSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_FIELD_MASK 0x00001000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPMSK.OutPktErrMsk         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_MSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_LSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_FIELD_MASK 0x00000100ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPMSK.Back2BackSETup       */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPMSK.StsPhseRcvdMsk       */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPMSK.OUTTknEPdisMsk       */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPMSK.SetUPMsk             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPMSK.AHBErrMsk            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPMSK.EPDisbldMsk          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPMSK.XferComplMsk         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DAINT                       */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DAINT                   */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DAINT.OutEPInt2              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT2_MSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT2_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT2_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT2_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT2_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT2_FIELD_MASK 0x00040000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT2_GET(x) \
   (((x) & 0x00040000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT2_SET(x) \
   (((x) << 18) & 0x00040000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT2_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DAINT.OutEPInt1              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT1_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT1_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT1_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT1_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT1_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT1_FIELD_MASK 0x00020000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT1_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT1_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT1_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DAINT.OutEPInt0              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT0_MSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT0_LSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT0_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT0_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT0_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT0_FIELD_MASK 0x00010000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT0_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT0_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_OUTEPINT0_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DAINT.InEpInt2               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT2_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT2_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT2_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT2_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT2_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT2_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT2_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT2_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DAINT.InEpInt1               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT1_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT1_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT1_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT1_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT1_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT1_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT1_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT1_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DAINT.InEpInt0               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT0_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT0_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT0_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT0_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT0_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT0_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT0_GET(x) ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT0_SET(x) ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINT_INEPINT0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DAINTMSK                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DAINTMSK                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DAINTMSK.OutEPMsk2           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_MSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_FIELD_MASK 0x00040000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_GET(x) \
   (((x) & 0x00040000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_SET(x) \
   (((x) << 18) & 0x00040000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DAINTMSK.OutEPMsk1           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_FIELD_MASK 0x00020000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DAINTMSK.OutEPMsk0           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_MSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_LSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_FIELD_MASK 0x00010000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DAINTMSK.InEpMsk2            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DAINTMSK.InEpMsk1            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DAINTMSK.InEpMsk0            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DTKNQR1                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DTKNQR1                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DTKNQR1.EPTkn                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_EPTKN_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_EPTKN_LSB 8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_EPTKN_WIDTH 24u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_EPTKN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_EPTKN_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_EPTKN_RESET 0x000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_EPTKN_FIELD_MASK 0xffffff00ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_EPTKN_GET(x) \
   (((x) & 0xffffff00ul) >> 8)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_EPTKN_SET(x) \
   (((x) << 8) & 0xffffff00ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_EPTKN_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DTKNQR1.WrapBit              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_LSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_FIELD_MASK 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DTKNQR1.INTknWPtr            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_WIDTH 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_RESET 0x00u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_FIELD_MASK 0x0000001ful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_GET(x) \
   ((x) & 0x0000001ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_SET(x) \
   ((x) & 0x0000001ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DTKNQR2                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DTKNQR2                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DTKNQR2.EPTkn                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_EPTKN_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_EPTKN_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_EPTKN_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_EPTKN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_EPTKN_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_EPTKN_RESET 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_EPTKN_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_EPTKN_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_EPTKN_SET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR2_EPTKN_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::DVBUSDIS                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DVBUSDIS                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DVBUSDIS.DVBUSDis            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_WIDTH 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_RESET 0x17d7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_FIELD_MASK 0x0000fffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_GET(x) \
   ((x) & 0x0000fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_SET(x) \
   ((x) & 0x0000fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DVBUSPULSE                  */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DVBUSPULSE              */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DVBUSPULSE.DVBUSPulse        */
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_MSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_WIDTH 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_RESET 0x5b8u
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_FIELD_MASK 0x00000ffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_GET(x) \
   ((x) & 0x00000ffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_SET(x) \
   ((x) & 0x00000ffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_MODIFY(r, x) \
   (((x) & 0x00000ffful) | ((r) & 0xfffff000ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DTKNQR3                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DTKNQR3                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DTKNQR3.EPTkn                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_EPTKN_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_EPTKN_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_EPTKN_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_EPTKN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_EPTKN_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_EPTKN_RESET 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_EPTKN_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_EPTKN_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_EPTKN_SET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR3_EPTKN_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::DTKNQR4                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DTKNQR4                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DTKNQR4.EPTkn                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_EPTKN_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_EPTKN_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_EPTKN_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_EPTKN_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_EPTKN_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_EPTKN_RESET 0x00000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_EPTKN_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_EPTKN_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_EPTKN_SET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTKNQR4_EPTKN_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0.EPEna               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPENA_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPENA_LSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPENA_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPENA_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPENA_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPENA_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPENA_FIELD_MASK 0x80000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPENA_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPENA_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPENA_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0.EPDis               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPDIS_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPDIS_LSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPDIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPDIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPDIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPDIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPDIS_FIELD_MASK 0x40000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPDIS_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPDIS_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPDIS_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0.SNAK                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_SNAK_MSB 27u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_SNAK_LSB 27u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_SNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_SNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_SNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_SNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_SNAK_FIELD_MASK 0x08000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_SNAK_GET(x) \
   (((x) & 0x08000000ul) >> 27)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_SNAK_SET(x) \
   (((x) << 27) & 0x08000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_SNAK_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0.CNAK                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_CNAK_MSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_CNAK_LSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_CNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_CNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_CNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_CNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_CNAK_FIELD_MASK 0x04000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_CNAK_GET(x) \
   (((x) & 0x04000000ul) >> 26)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_CNAK_SET(x) \
   (((x) << 26) & 0x04000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_CNAK_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0.TxFNum              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_MSB 25u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_LSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_FIELD_MASK 0x03c00000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_GET(x) \
   (((x) & 0x03c00000ul) >> 22)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_SET(x) \
   (((x) << 22) & 0x03c00000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000ul) | ((r) & 0xfc3ffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0.Stall               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_STALL_MSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_STALL_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_STALL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_STALL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_STALL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_STALL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_STALL_FIELD_MASK 0x00200000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_STALL_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_STALL_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_STALL_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0.EPType              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_FIELD_MASK 0x000c0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_GET(x) \
   (((x) & 0x000c0000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_SET(x) \
   (((x) << 18) & 0x000c0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000ul) | ((r) & 0xfff3fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0.NAKSts              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_FIELD_MASK 0x00020000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0.USBActEP            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0.NextEp              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_FIELD_MASK 0x00007800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_GET(x) \
   (((x) & 0x00007800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_SET(x) \
   (((x) << 11) & 0x00007800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800ul) | ((r) & 0xffff87fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL0.MPS                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_FIELD_MASK 0x00000003ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_GET(x) ((x) & 0x00000003ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_SET(x) ((x) & 0x00000003ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL0_MPS_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPINT0                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPINT0                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.NYETIntrpt          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_FIELD_MASK 0x00004000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.NAKIntrpt           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_LSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_FIELD_MASK 0x00002000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.BbleErr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BBLEERR_MSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BBLEERR_LSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BBLEERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BBLEERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BBLEERR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BBLEERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BBLEERR_FIELD_MASK 0x00001000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BBLEERR_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BBLEERR_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BBLEERR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.PktDrpSts           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_MSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_FIELD_MASK 0x00000800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.BNAIntr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BNAINTR_MSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BNAINTR_LSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BNAINTR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BNAINTR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BNAINTR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BNAINTR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BNAINTR_FIELD_MASK 0x00000200ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BNAINTR_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BNAINTR_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_BNAINTR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.TxFEmp              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TXFEMP_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TXFEMP_LSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TXFEMP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TXFEMP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TXFEMP_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TXFEMP_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TXFEMP_FIELD_MASK 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TXFEMP_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TXFEMP_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TXFEMP_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.INEPNakEff          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.INTknEPMis          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.INTknTXFEmp         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.TimeOUT             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.AHBErr              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_AHBERR_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_AHBERR_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_AHBERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_AHBERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_AHBERR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_AHBERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_AHBERR_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_AHBERR_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_AHBERR_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_AHBERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.EPDisbld            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT0.XferCompl           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ0                   */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ0               */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ0.PktCnt             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_MSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_LSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_FIELD_MASK 0x00180000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_GET(x) \
   (((x) & 0x00180000ul) >> 19)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_SET(x) \
   (((x) << 19) & 0x00180000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_MODIFY(r, x) \
   ((((x) << 19) & 0x00180000ul) | ((r) & 0xffe7fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ0.XferSize           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_WIDTH 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_RESET 0x00u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_FIELD_MASK 0x0000007ful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_GET(x) \
   ((x) & 0x0000007ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_SET(x) \
   ((x) & 0x0000007ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_MODIFY(r, x) \
   (((x) & 0x0000007ful) | ((r) & 0xffffff80ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPDMA0                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPDMA0                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPDMA0.DMAAddr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_GET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_SET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::DTXFSTS0                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DTXFSTS0                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DTXFSTS0.INEPTxFSpcAvail     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_WIDTH 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_RESET 0x0000u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_FIELD_MASK 0x0000fffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_GET(x) \
   ((x) & 0x0000fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_SET(x) \
   ((x) & 0x0000fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.EPEna               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPENA_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPENA_LSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPENA_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPENA_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPENA_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPENA_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPENA_FIELD_MASK 0x80000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPENA_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPENA_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPENA_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.EPDis               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPDIS_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPDIS_LSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPDIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPDIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPDIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPDIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPDIS_FIELD_MASK 0x40000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPDIS_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPDIS_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPDIS_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.SetD1PID            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_MSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_LSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_FIELD_MASK 0x20000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_GET(x) \
   (((x) & 0x20000000ul) >> 29)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_SET(x) \
   (((x) << 29) & 0x20000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.SetD0PID            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_MSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_LSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_FIELD_MASK 0x10000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_GET(x) \
   (((x) & 0x10000000ul) >> 28)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_SET(x) \
   (((x) << 28) & 0x10000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.SNAK                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SNAK_MSB 27u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SNAK_LSB 27u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SNAK_FIELD_MASK 0x08000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SNAK_GET(x) \
   (((x) & 0x08000000ul) >> 27)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SNAK_SET(x) \
   (((x) << 27) & 0x08000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_SNAK_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.CNAK                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_CNAK_MSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_CNAK_LSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_CNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_CNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_CNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_CNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_CNAK_FIELD_MASK 0x04000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_CNAK_GET(x) \
   (((x) & 0x04000000ul) >> 26)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_CNAK_SET(x) \
   (((x) << 26) & 0x04000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_CNAK_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.TxFNum              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_MSB 25u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_LSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_FIELD_MASK 0x03c00000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_GET(x) \
   (((x) & 0x03c00000ul) >> 22)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_SET(x) \
   (((x) << 22) & 0x03c00000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000ul) | ((r) & 0xfc3ffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.Stall               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_STALL_MSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_STALL_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_STALL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_STALL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_STALL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_STALL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_STALL_FIELD_MASK 0x00200000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_STALL_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_STALL_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_STALL_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.EPType              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_FIELD_MASK 0x000c0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_GET(x) \
   (((x) & 0x000c0000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_SET(x) \
   (((x) << 18) & 0x000c0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000ul) | ((r) & 0xfff3fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.NAKSts              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_FIELD_MASK 0x00020000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.DPID                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_DPID_MSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_DPID_LSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_DPID_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_DPID_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_DPID_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_DPID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_DPID_FIELD_MASK 0x00010000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_DPID_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_DPID_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_DPID_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.USBActEP            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.NextEp              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_FIELD_MASK 0x00007800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_GET(x) \
   (((x) & 0x00007800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_SET(x) \
   (((x) << 11) & 0x00007800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800ul) | ((r) & 0xffff87fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL1.MPS                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_MPS_MSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_MPS_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_MPS_WIDTH 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_MPS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_MPS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_MPS_RESET 0x000u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_MPS_FIELD_MASK 0x000007fful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_MPS_GET(x) ((x) & 0x000007fful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_MPS_SET(x) ((x) & 0x000007fful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL1_MPS_MODIFY(r, x) \
   (((x) & 0x000007fful) | ((r) & 0xfffff800ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPINT1                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPINT1                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.NYETIntrpt          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_FIELD_MASK 0x00004000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.NAKIntrpt           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_LSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_FIELD_MASK 0x00002000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.BbleErr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BBLEERR_MSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BBLEERR_LSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BBLEERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BBLEERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BBLEERR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BBLEERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BBLEERR_FIELD_MASK 0x00001000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BBLEERR_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BBLEERR_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BBLEERR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.PktDrpSts           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_MSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_FIELD_MASK 0x00000800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.BNAIntr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BNAINTR_MSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BNAINTR_LSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BNAINTR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BNAINTR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BNAINTR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BNAINTR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BNAINTR_FIELD_MASK 0x00000200ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BNAINTR_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BNAINTR_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_BNAINTR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.TxFEmp              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TXFEMP_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TXFEMP_LSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TXFEMP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TXFEMP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TXFEMP_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TXFEMP_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TXFEMP_FIELD_MASK 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TXFEMP_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TXFEMP_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TXFEMP_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.INEPNakEff          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.INTknEPMis          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.INTknTXFEmp         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.TimeOUT             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.AHBErr              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_AHBERR_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_AHBERR_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_AHBERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_AHBERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_AHBERR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_AHBERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_AHBERR_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_AHBERR_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_AHBERR_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_AHBERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.EPDisbld            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT1.XferCompl           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ1                   */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ1               */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ1.MC                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_LSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_FIELD_MASK 0x60000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_GET(x) \
   (((x) & 0x60000000ul) >> 29)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_SET(x) \
   (((x) << 29) & 0x60000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_MC_MODIFY(r, x) \
   ((((x) << 29) & 0x60000000ul) | ((r) & 0x9ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ1.PktCnt             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_MSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_LSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_WIDTH 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_RESET 0x000u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_FIELD_MASK 0x1ff80000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_GET(x) \
   (((x) & 0x1ff80000ul) >> 19)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_SET(x) \
   (((x) << 19) & 0x1ff80000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_MODIFY(r, x) \
   ((((x) << 19) & 0x1ff80000ul) | ((r) & 0xe007fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ1.XferSize           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_MSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_WIDTH 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_RESET 0x00000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_FIELD_MASK 0x0007fffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_GET(x) \
   ((x) & 0x0007fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_SET(x) \
   ((x) & 0x0007fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_MODIFY(r, x) \
   (((x) & 0x0007fffful) | ((r) & 0xfff80000ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPDMA1                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPDMA1                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPDMA1.DMAAddr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_GET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_SET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::DTXFSTS1                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DTXFSTS1                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DTXFSTS1.INEPTxFSpcAvail     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_WIDTH 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_RESET 0x0000u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_FIELD_MASK 0x0000fffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_GET(x) \
   ((x) & 0x0000fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_SET(x) \
   ((x) & 0x0000fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.EPEna               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPENA_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPENA_LSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPENA_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPENA_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPENA_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPENA_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPENA_FIELD_MASK 0x80000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPENA_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPENA_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPENA_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.EPDis               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPDIS_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPDIS_LSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPDIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPDIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPDIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPDIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPDIS_FIELD_MASK 0x40000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPDIS_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPDIS_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPDIS_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.SetD1PID            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_MSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_LSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_FIELD_MASK 0x20000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_GET(x) \
   (((x) & 0x20000000ul) >> 29)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_SET(x) \
   (((x) << 29) & 0x20000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.SetD0PID            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_MSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_LSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_FIELD_MASK 0x10000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_GET(x) \
   (((x) & 0x10000000ul) >> 28)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_SET(x) \
   (((x) << 28) & 0x10000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.SNAK                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SNAK_MSB 27u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SNAK_LSB 27u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SNAK_FIELD_MASK 0x08000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SNAK_GET(x) \
   (((x) & 0x08000000ul) >> 27)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SNAK_SET(x) \
   (((x) << 27) & 0x08000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_SNAK_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.CNAK                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_CNAK_MSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_CNAK_LSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_CNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_CNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_CNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_CNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_CNAK_FIELD_MASK 0x04000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_CNAK_GET(x) \
   (((x) & 0x04000000ul) >> 26)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_CNAK_SET(x) \
   (((x) << 26) & 0x04000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_CNAK_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.TxFNum              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_MSB 25u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_LSB 22u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_FIELD_MASK 0x03c00000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_GET(x) \
   (((x) & 0x03c00000ul) >> 22)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_SET(x) \
   (((x) << 22) & 0x03c00000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000ul) | ((r) & 0xfc3ffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.Stall               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_STALL_MSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_STALL_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_STALL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_STALL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_STALL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_STALL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_STALL_FIELD_MASK 0x00200000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_STALL_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_STALL_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_STALL_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.EPType              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_FIELD_MASK 0x000c0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_GET(x) \
   (((x) & 0x000c0000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_SET(x) \
   (((x) << 18) & 0x000c0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000ul) | ((r) & 0xfff3fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.NAKSts              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_FIELD_MASK 0x00020000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.DPID                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_DPID_MSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_DPID_LSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_DPID_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_DPID_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_DPID_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_DPID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_DPID_FIELD_MASK 0x00010000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_DPID_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_DPID_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_DPID_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.USBActEP            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.NextEp              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_WIDTH 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_FIELD_MASK 0x00007800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_GET(x) \
   (((x) & 0x00007800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_SET(x) \
   (((x) << 11) & 0x00007800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800ul) | ((r) & 0xffff87fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPCTL2.MPS                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_MPS_MSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_MPS_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_MPS_WIDTH 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_MPS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_MPS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_MPS_RESET 0x000u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_MPS_FIELD_MASK 0x000007fful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_MPS_GET(x) ((x) & 0x000007fful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_MPS_SET(x) ((x) & 0x000007fful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPCTL2_MPS_MODIFY(r, x) \
   (((x) & 0x000007fful) | ((r) & 0xfffff800ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPINT2                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPINT2                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.NYETIntrpt          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_FIELD_MASK 0x00004000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.NAKIntrpt           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_LSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_FIELD_MASK 0x00002000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.BbleErr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BBLEERR_MSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BBLEERR_LSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BBLEERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BBLEERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BBLEERR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BBLEERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BBLEERR_FIELD_MASK 0x00001000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BBLEERR_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BBLEERR_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BBLEERR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.PktDrpSts           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_MSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_FIELD_MASK 0x00000800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.BNAIntr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BNAINTR_MSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BNAINTR_LSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BNAINTR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BNAINTR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BNAINTR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BNAINTR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BNAINTR_FIELD_MASK 0x00000200ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BNAINTR_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BNAINTR_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_BNAINTR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.TxFEmp              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TXFEMP_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TXFEMP_LSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TXFEMP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TXFEMP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TXFEMP_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TXFEMP_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TXFEMP_FIELD_MASK 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TXFEMP_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TXFEMP_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TXFEMP_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.INEPNakEff          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.INTknEPMis          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.INTknTXFEmp         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.TimeOUT             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.AHBErr              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_AHBERR_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_AHBERR_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_AHBERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_AHBERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_AHBERR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_AHBERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_AHBERR_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_AHBERR_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_AHBERR_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_AHBERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.EPDisbld            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPINT2.XferCompl           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ2                   */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ2               */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ2.MC                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_LSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_FIELD_MASK 0x60000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_GET(x) \
   (((x) & 0x60000000ul) >> 29)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_SET(x) \
   (((x) << 29) & 0x60000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_MC_MODIFY(r, x) \
   ((((x) << 29) & 0x60000000ul) | ((r) & 0x9ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ2.PktCnt             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_MSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_LSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_WIDTH 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_RESET 0x000u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_FIELD_MASK 0x1ff80000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_GET(x) \
   (((x) & 0x1ff80000ul) >> 19)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_SET(x) \
   (((x) << 19) & 0x1ff80000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_MODIFY(r, x) \
   ((((x) << 19) & 0x1ff80000ul) | ((r) & 0xe007fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPTSIZ2.XferSize           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_MSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_WIDTH 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_RESET 0x00000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_FIELD_MASK 0x0007fffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_GET(x) \
   ((x) & 0x0007fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_SET(x) \
   ((x) & 0x0007fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_MODIFY(r, x) \
   (((x) & 0x0007fffful) | ((r) & 0xfff80000ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DIEPDMA2                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DIEPDMA2                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DIEPDMA2.DMAAddr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_GET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_SET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::DTXFSTS2                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DTXFSTS2                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DTXFSTS2.INEPTxFSpcAvail     */
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_WIDTH 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_RESET 0x0000u
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_FIELD_MASK 0x0000fffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_GET(x) \
   ((x) & 0x0000fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_SET(x) \
   ((x) & 0x0000fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0.EPEna               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPENA_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPENA_LSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPENA_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPENA_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPENA_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPENA_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPENA_FIELD_MASK 0x80000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPENA_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPENA_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPENA_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0.EPDis               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPDIS_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPDIS_LSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPDIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPDIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPDIS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPDIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPDIS_FIELD_MASK 0x40000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPDIS_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPDIS_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPDIS_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0.SNAK                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNAK_MSB 27u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNAK_LSB 27u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNAK_FIELD_MASK 0x08000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNAK_GET(x) \
   (((x) & 0x08000000ul) >> 27)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNAK_SET(x) \
   (((x) << 27) & 0x08000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNAK_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0.CNAK                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_CNAK_MSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_CNAK_LSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_CNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_CNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_CNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_CNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_CNAK_FIELD_MASK 0x04000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_CNAK_GET(x) \
   (((x) & 0x04000000ul) >> 26)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_CNAK_SET(x) \
   (((x) << 26) & 0x04000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_CNAK_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0.Stall               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_STALL_MSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_STALL_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_STALL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_STALL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_STALL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_STALL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_STALL_FIELD_MASK 0x00200000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_STALL_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_STALL_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_STALL_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0.Snp                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNP_MSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNP_LSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNP_FIELD_MASK 0x00100000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNP_GET(x) \
   (((x) & 0x00100000ul) >> 20)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNP_SET(x) \
   (((x) << 20) & 0x00100000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_SNP_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0.EPType              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_FIELD_MASK 0x000c0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_GET(x) \
   (((x) & 0x000c0000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_SET(x) \
   (((x) << 18) & 0x000c0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000ul) | ((r) & 0xfff3fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0.NAKSts              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_FIELD_MASK 0x00020000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0.USBActEP            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_RESET 0x1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL0.MPS                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_FIELD_MASK 0x00000003ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_GET(x) ((x) & 0x00000003ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_SET(x) ((x) & 0x00000003ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL0_MPS_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPINT0                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPINT0                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.StupPktRcvd         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.NYETIntrpt          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_FIELD_MASK 0x00004000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.NAKIntrpt           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_LSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_FIELD_MASK 0x00002000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.BbleErr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BBLEERR_MSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BBLEERR_LSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BBLEERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BBLEERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BBLEERR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BBLEERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BBLEERR_FIELD_MASK 0x00001000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BBLEERR_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BBLEERR_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BBLEERR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.PktDrpSts           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_MSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_FIELD_MASK 0x00000800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.BNAIntr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BNAINTR_MSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BNAINTR_LSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BNAINTR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BNAINTR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BNAINTR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BNAINTR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BNAINTR_FIELD_MASK 0x00000200ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BNAINTR_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BNAINTR_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BNAINTR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.Back2BackSETup      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.StsPhseRcvd         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.OUTTknEPdis         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.SetUp               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_SETUP_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_SETUP_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_SETUP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_SETUP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_SETUP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_SETUP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_SETUP_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_SETUP_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_SETUP_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_SETUP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.AHBErr              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_AHBERR_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_AHBERR_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_AHBERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_AHBERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_AHBERR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_AHBERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_AHBERR_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_AHBERR_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_AHBERR_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_AHBERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.EPDisbld            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT0.XferCompl           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ0                   */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ0               */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ0.SUPCnt             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_LSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_FIELD_MASK 0x60000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_GET(x) \
   (((x) & 0x60000000ul) >> 29)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_SET(x) \
   (((x) << 29) & 0x60000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_MODIFY(r, x) \
   ((((x) << 29) & 0x60000000ul) | ((r) & 0x9ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ0.PktCnt             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_LSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_FIELD_MASK 0x00080000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_GET(x) \
   (((x) & 0x00080000ul) >> 19)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_SET(x) \
   (((x) << 19) & 0x00080000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ0.XferSize           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_WIDTH 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_RESET 0x00u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_FIELD_MASK 0x0000007ful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_GET(x) \
   ((x) & 0x0000007ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_SET(x) \
   ((x) & 0x0000007ful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_MODIFY(r, x) \
   (((x) & 0x0000007ful) | ((r) & 0xffffff80ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPDMA0                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPDMA0                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPDMA0.DMAAddr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_GET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_SET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.EPEna               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPENA_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPENA_LSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPENA_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPENA_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPENA_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPENA_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPENA_FIELD_MASK 0x80000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPENA_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPENA_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPENA_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.EPDis               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPDIS_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPDIS_LSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPDIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPDIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPDIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPDIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPDIS_FIELD_MASK 0x40000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPDIS_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPDIS_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPDIS_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.SetD1PID            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_MSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_LSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_FIELD_MASK 0x20000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_GET(x) \
   (((x) & 0x20000000ul) >> 29)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_SET(x) \
   (((x) << 29) & 0x20000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.SetD0PID            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_MSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_LSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_FIELD_MASK 0x10000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_GET(x) \
   (((x) & 0x10000000ul) >> 28)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_SET(x) \
   (((x) << 28) & 0x10000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.SNAK                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNAK_MSB 27u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNAK_LSB 27u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNAK_FIELD_MASK 0x08000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNAK_GET(x) \
   (((x) & 0x08000000ul) >> 27)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNAK_SET(x) \
   (((x) << 27) & 0x08000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNAK_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.CNAK                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_CNAK_MSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_CNAK_LSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_CNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_CNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_CNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_CNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_CNAK_FIELD_MASK 0x04000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_CNAK_GET(x) \
   (((x) & 0x04000000ul) >> 26)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_CNAK_SET(x) \
   (((x) << 26) & 0x04000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_CNAK_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.Stall               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_STALL_MSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_STALL_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_STALL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_STALL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_STALL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_STALL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_STALL_FIELD_MASK 0x00200000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_STALL_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_STALL_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_STALL_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.Snp                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNP_MSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNP_LSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNP_FIELD_MASK 0x00100000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNP_GET(x) \
   (((x) & 0x00100000ul) >> 20)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNP_SET(x) \
   (((x) << 20) & 0x00100000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_SNP_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.EPType              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_FIELD_MASK 0x000c0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_GET(x) \
   (((x) & 0x000c0000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_SET(x) \
   (((x) << 18) & 0x000c0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000ul) | ((r) & 0xfff3fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.NAKSts              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_FIELD_MASK 0x00020000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.DPID                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_DPID_MSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_DPID_LSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_DPID_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_DPID_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_DPID_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_DPID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_DPID_FIELD_MASK 0x00010000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_DPID_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_DPID_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_DPID_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.USBActEP            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL1.MPS                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_MPS_MSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_MPS_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_MPS_WIDTH 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_MPS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_MPS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_MPS_RESET 0x000u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_MPS_FIELD_MASK 0x000007fful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_MPS_GET(x) ((x) & 0x000007fful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_MPS_SET(x) ((x) & 0x000007fful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL1_MPS_MODIFY(r, x) \
   (((x) & 0x000007fful) | ((r) & 0xfffff800ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPINT1                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPINT1                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.StupPktRcvd         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.NYETIntrpt          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_FIELD_MASK 0x00004000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.NAKIntrpt           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_LSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_FIELD_MASK 0x00002000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.BbleErr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BBLEERR_MSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BBLEERR_LSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BBLEERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BBLEERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BBLEERR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BBLEERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BBLEERR_FIELD_MASK 0x00001000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BBLEERR_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BBLEERR_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BBLEERR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.PktDrpSts           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_MSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_FIELD_MASK 0x00000800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.BNAIntr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BNAINTR_MSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BNAINTR_LSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BNAINTR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BNAINTR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BNAINTR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BNAINTR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BNAINTR_FIELD_MASK 0x00000200ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BNAINTR_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BNAINTR_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BNAINTR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.Back2BackSETup      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.StsPhseRcvd         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.OUTTknEPdis         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.SetUp               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_SETUP_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_SETUP_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_SETUP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_SETUP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_SETUP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_SETUP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_SETUP_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_SETUP_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_SETUP_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_SETUP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.AHBErr              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_AHBERR_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_AHBERR_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_AHBERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_AHBERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_AHBERR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_AHBERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_AHBERR_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_AHBERR_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_AHBERR_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_AHBERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.EPDisbld            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT1.XferCompl           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ1                   */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ1               */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ1.RxDPID             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_LSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_FIELD_MASK 0x60000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_GET(x) \
   (((x) & 0x60000000ul) >> 29)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_SET(x) \
   (((x) << 29) & 0x60000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_MODIFY(r, x) \
   ((((x) << 29) & 0x60000000ul) | ((r) & 0x9ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ1.PktCnt             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_MSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_LSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_WIDTH 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_RESET 0x000u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_FIELD_MASK 0x1ff80000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_GET(x) \
   (((x) & 0x1ff80000ul) >> 19)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_SET(x) \
   (((x) << 19) & 0x1ff80000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_MODIFY(r, x) \
   ((((x) << 19) & 0x1ff80000ul) | ((r) & 0xe007fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ1.XferSize           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_MSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_WIDTH 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_RESET 0x00000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_FIELD_MASK 0x0007fffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_GET(x) \
   ((x) & 0x0007fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_SET(x) \
   ((x) & 0x0007fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_MODIFY(r, x) \
   (((x) & 0x0007fffful) | ((r) & 0xfff80000ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPDMA1                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPDMA1                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPDMA1.DMAAddr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_GET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_SET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.EPEna               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPENA_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPENA_LSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPENA_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPENA_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPENA_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPENA_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPENA_FIELD_MASK 0x80000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPENA_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPENA_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPENA_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.EPDis               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPDIS_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPDIS_LSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPDIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPDIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPDIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPDIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPDIS_FIELD_MASK 0x40000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPDIS_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPDIS_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPDIS_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.SetD1PID            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_MSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_LSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_FIELD_MASK 0x20000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_GET(x) \
   (((x) & 0x20000000ul) >> 29)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_SET(x) \
   (((x) << 29) & 0x20000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.SetD0PID            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_MSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_LSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_FIELD_MASK 0x10000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_GET(x) \
   (((x) & 0x10000000ul) >> 28)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_SET(x) \
   (((x) << 28) & 0x10000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.SNAK                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNAK_MSB 27u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNAK_LSB 27u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNAK_FIELD_MASK 0x08000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNAK_GET(x) \
   (((x) & 0x08000000ul) >> 27)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNAK_SET(x) \
   (((x) << 27) & 0x08000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNAK_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.CNAK                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_CNAK_MSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_CNAK_LSB 26u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_CNAK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_CNAK_READ_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_CNAK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_CNAK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_CNAK_FIELD_MASK 0x04000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_CNAK_GET(x) \
   (((x) & 0x04000000ul) >> 26)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_CNAK_SET(x) \
   (((x) << 26) & 0x04000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_CNAK_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.Stall               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_STALL_MSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_STALL_LSB 21u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_STALL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_STALL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_STALL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_STALL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_STALL_FIELD_MASK 0x00200000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_STALL_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_STALL_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_STALL_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.Snp                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNP_MSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNP_LSB 20u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNP_FIELD_MASK 0x00100000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNP_GET(x) \
   (((x) & 0x00100000ul) >> 20)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNP_SET(x) \
   (((x) << 20) & 0x00100000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_SNP_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.EPType              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_MSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_LSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_FIELD_MASK 0x000c0000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_GET(x) \
   (((x) & 0x000c0000ul) >> 18)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_SET(x) \
   (((x) << 18) & 0x000c0000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000ul) | ((r) & 0xfff3fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.NAKSts              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_MSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_LSB 17u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_FIELD_MASK 0x00020000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.DPID                */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_DPID_MSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_DPID_LSB 16u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_DPID_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_DPID_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_DPID_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_DPID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_DPID_FIELD_MASK 0x00010000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_DPID_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_DPID_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_DPID_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.USBActEP            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPCTL2.MPS                 */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_MPS_MSB 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_MPS_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_MPS_WIDTH 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_MPS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_MPS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_MPS_RESET 0x000u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_MPS_FIELD_MASK 0x000007fful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_MPS_GET(x) ((x) & 0x000007fful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_MPS_SET(x) ((x) & 0x000007fful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPCTL2_MPS_MODIFY(r, x) \
   (((x) & 0x000007fful) | ((r) & 0xfffff800ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPINT2                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPINT2                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.StupPktRcvd         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_MSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_LSB 15u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_FIELD_MASK 0x00008000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.NYETIntrpt          */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_MSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_LSB 14u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_FIELD_MASK 0x00004000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.NAKIntrpt           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_MSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_LSB 13u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_FIELD_MASK 0x00002000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.BbleErr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BBLEERR_MSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BBLEERR_LSB 12u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BBLEERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BBLEERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BBLEERR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BBLEERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BBLEERR_FIELD_MASK 0x00001000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BBLEERR_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BBLEERR_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BBLEERR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.PktDrpSts           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_MSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_LSB 11u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_FIELD_MASK 0x00000800ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.BNAIntr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BNAINTR_MSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BNAINTR_LSB 9u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BNAINTR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BNAINTR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BNAINTR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BNAINTR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BNAINTR_FIELD_MASK 0x00000200ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BNAINTR_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BNAINTR_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BNAINTR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.Back2BackSETup      */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.StsPhseRcvd         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_MSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_LSB 5u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_FIELD_MASK 0x00000020ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.OUTTknEPdis         */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_MSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_LSB 4u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_FIELD_MASK 0x00000010ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.SetUp               */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_SETUP_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_SETUP_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_SETUP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_SETUP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_SETUP_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_SETUP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_SETUP_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_SETUP_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_SETUP_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_SETUP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.AHBErr              */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_AHBERR_MSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_AHBERR_LSB 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_AHBERR_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_AHBERR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_AHBERR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_AHBERR_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_AHBERR_FIELD_MASK 0x00000004ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_AHBERR_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_AHBERR_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_AHBERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.EPDisbld            */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_MSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_LSB 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_FIELD_MASK 0x00000002ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPINT2.XferCompl           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ2                   */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ2               */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ2.RxDPID             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_MSB 30u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_LSB 29u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_WIDTH 2u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_FIELD_MASK 0x60000000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_GET(x) \
   (((x) & 0x60000000ul) >> 29)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_SET(x) \
   (((x) << 29) & 0x60000000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_MODIFY(r, x) \
   ((((x) << 29) & 0x60000000ul) | ((r) & 0x9ffffffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ2.PktCnt             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_MSB 28u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_LSB 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_WIDTH 10u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_RESET 0x000u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_FIELD_MASK 0x1ff80000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_GET(x) \
   (((x) & 0x1ff80000ul) >> 19)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_SET(x) \
   (((x) << 19) & 0x1ff80000ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_MODIFY(r, x) \
   ((((x) << 19) & 0x1ff80000ul) | ((r) & 0xe007fffful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPTSIZ2.XferSize           */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_MSB 18u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_WIDTH 19u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_RESET 0x00000ul
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_FIELD_MASK 0x0007fffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_GET(x) \
   ((x) & 0x0007fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_SET(x) \
   ((x) & 0x0007fffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_MODIFY(r, x) \
   (((x) & 0x0007fffful) | ((r) & 0xfff80000ul))

/* Register type: pu_usb2_dev::DWC_otg_intreg::DOEPDMA2                    */
/* Register template: pu_usb2_dev::DWC_otg_intreg::DOEPDMA2                */
/* Field member: pu_usb2_dev::DWC_otg_intreg::DOEPDMA2.DMAAddr             */
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_MSB 31u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_FIELD_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_GET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_SET(x) \
   ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_usb2_dev::DWC_otg_intreg::PCGCCTL                     */
/* Register template: pu_usb2_dev::DWC_otg_intreg::PCGCCTL                 */
/* Field member: pu_usb2_dev::DWC_otg_intreg::PCGCCTL.L1Suspended          */
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_MSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_LSB 7u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_FIELD_MASK 0x00000080ul
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::PCGCCTL.PhySleep             */
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_MSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_LSB 6u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_WRITE_ACCESS 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_FIELD_MASK 0x00000040ul
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_usb2_dev::DWC_otg_intreg::PCGCCTL.RstPdwnModule        */
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_MSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_LSB 3u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_FIELD_MASK 0x00000008ul
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_usb2_dev::DWC_otg_intreg::PCGCCTL.StopPclk             */
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_MSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_LSB 0u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_WIDTH 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_READ_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_WRITE_ACCESS 1u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_RESET 0x0u
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_FIELD_MASK 0x00000001ul
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_GET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_SET(x) \
   ((x) & 0x00000001ul)
#define PU_USB2_DEV_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_0                               */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_0                           */
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_0_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_1                               */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_1                           */
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_1_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_2                               */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_2                           */
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_2_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_3                               */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_3                           */
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_3_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_4                               */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_4                           */
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_4_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_5                               */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_5                           */
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_5_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_6                               */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_6                           */
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_6_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_7                               */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_7                           */
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_7_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_8                               */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_8                           */
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_8_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_9                               */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_9                           */
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_9_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_10                              */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_10                          */
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_10_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_11                              */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_11                          */
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_11_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_12                              */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_12                          */
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_12_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_13                              */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_13                          */
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_13_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_14                              */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_14                          */
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_14_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_15                              */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_15                          */
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_BYTE_SIZE 0x1000u
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_ENTRIES 0x400ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_15_SET(x) ((x) & 0xfffffffful)

/* Memory type: pu_usb2_dev::DWC_otg_DFIFO_Direct_access                   */
/* Memory template: pu_usb2_dev::DWC_otg_DFIFO_Direct_access               */
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_SIZE 0x20000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_BYTE_SIZE 0x20000ul
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_ENTRIES 0x8000ull
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_MSB 31u
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_LSB 0u
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_WIDTH 32u
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_MASK 0xfffffffful
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_GET(x) ((x) & 0xfffffffful)
#define PU_USB2_DEV_DWC_OTG_DFIFO_DIRECT_ACCESS_SET(x) ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Group: pu_usb2_dev::DWC_otg_intreg                          */
typedef struct {
   volatile uint32_t GOTGCTL; /**< Offset 0x0 (R/W) */
   volatile uint32_t GOTGINT; /**< Offset 0x4 (R/W) */
   volatile uint32_t GAHBCFG; /**< Offset 0x8 (R/W) */
   volatile uint32_t GUSBCFG; /**< Offset 0xc (R/W) */
   volatile uint32_t GRSTCTL; /**< Offset 0x10 (R/W) */
   volatile uint32_t GINTSTS; /**< Offset 0x14 (R/W) */
   volatile uint32_t GINTMSK; /**< Offset 0x18 (R/W) */
   volatile uint32_t GRXSTSR; /**< Offset 0x1c (R) */
   volatile uint32_t GRXSTSP; /**< Offset 0x20 (R) */
   volatile uint32_t GRXFSIZ; /**< Offset 0x24 (R/W) */
   volatile uint32_t GNPTXFSIZ; /**< Offset 0x28 (R/W) */
   uint32_t GNPTXSTS; /**< Offset 0x2c (R) */
   uint8_t _pad0[0x10];
   uint32_t GSNPSID; /**< Offset 0x40 (R) */
   uint32_t GHWCFG1; /**< Offset 0x44 (R) */
   uint32_t GHWCFG2; /**< Offset 0x48 (R) */
   uint32_t GHWCFG3; /**< Offset 0x4c (R) */
   volatile uint32_t GHWCFG4; /**< Offset 0x50 (R) */
   uint8_t _pad1[0x14];
   volatile uint32_t GINTMSK2; /**< Offset 0x68 (R/W) */
   volatile uint32_t GINTSTS2; /**< Offset 0x6c (R/W) */
   uint8_t _pad2[0x790];
   volatile uint32_t DCFG; /**< Offset 0x800 (R/W) */
   volatile uint32_t DCTL; /**< Offset 0x804 (R/W) */
   volatile uint32_t DSTS; /**< Offset 0x808 (R) */
   uint8_t _pad3[0x4];
   volatile uint32_t DIEPMSK; /**< Offset 0x810 (R/W) */
   volatile uint32_t DOEPMSK; /**< Offset 0x814 (R/W) */
   uint32_t DAINT; /**< Offset 0x818 (R) */
   volatile uint32_t DAINTMSK; /**< Offset 0x81c (R/W) */
   uint32_t DTKNQR1; /**< Offset 0x820 (R) */
   uint32_t DTKNQR2; /**< Offset 0x824 (R) */
   volatile uint32_t DVBUSDIS; /**< Offset 0x828 (R/W) */
   volatile uint32_t DVBUSPULSE; /**< Offset 0x82c (R/W) */
   uint32_t DTKNQR3; /**< Offset 0x830 (R) */
   uint32_t DTKNQR4; /**< Offset 0x834 (R) */
   uint8_t _pad4[0xc8];
   volatile uint32_t DIEPCTL0; /**< Offset 0x900 (R/W) */
   uint8_t _pad5[0x4];
   volatile uint32_t DIEPINT0; /**< Offset 0x908 (R/W) */
   uint8_t _pad6[0x4];
   volatile uint32_t DIEPTSIZ0; /**< Offset 0x910 (R/W) */
   volatile uint32_t DIEPDMA0; /**< Offset 0x914 (R/W) */
   uint32_t DTXFSTS0; /**< Offset 0x918 (R) */
   uint8_t _pad7[0x4];
   volatile uint32_t DIEPCTL1; /**< Offset 0x920 (R/W) */
   uint8_t _pad8[0x4];
   volatile uint32_t DIEPINT1; /**< Offset 0x928 (R/W) */
   uint8_t _pad9[0x4];
   volatile uint32_t DIEPTSIZ1; /**< Offset 0x930 (R/W) */
   volatile uint32_t DIEPDMA1; /**< Offset 0x934 (R/W) */
   uint32_t DTXFSTS1; /**< Offset 0x938 (R) */
   uint8_t _pad10[0x4];
   volatile uint32_t DIEPCTL2; /**< Offset 0x940 (R/W) */
   uint8_t _pad11[0x4];
   volatile uint32_t DIEPINT2; /**< Offset 0x948 (R/W) */
   uint8_t _pad12[0x4];
   volatile uint32_t DIEPTSIZ2; /**< Offset 0x950 (R/W) */
   volatile uint32_t DIEPDMA2; /**< Offset 0x954 (R/W) */
   uint32_t DTXFSTS2; /**< Offset 0x958 (R) */
   uint8_t _pad13[0x1a4];
   volatile uint32_t DOEPCTL0; /**< Offset 0xb00 (R/W) */
   uint8_t _pad14[0x4];
   volatile uint32_t DOEPINT0; /**< Offset 0xb08 (R/W) */
   uint8_t _pad15[0x4];
   volatile uint32_t DOEPTSIZ0; /**< Offset 0xb10 (R/W) */
   volatile uint32_t DOEPDMA0; /**< Offset 0xb14 (R/W) */
   uint8_t _pad16[0x8];
   volatile uint32_t DOEPCTL1; /**< Offset 0xb20 (R/W) */
   uint8_t _pad17[0x4];
   volatile uint32_t DOEPINT1; /**< Offset 0xb28 (R/W) */
   uint8_t _pad18[0x4];
   volatile uint32_t DOEPTSIZ1; /**< Offset 0xb30 (R/W) */
   volatile uint32_t DOEPDMA1; /**< Offset 0xb34 (R/W) */
   uint8_t _pad19[0x8];
   volatile uint32_t DOEPCTL2; /**< Offset 0xb40 (R/W) */
   uint8_t _pad20[0x4];
   volatile uint32_t DOEPINT2; /**< Offset 0xb48 (R/W) */
   uint8_t _pad21[0x4];
   volatile uint32_t DOEPTSIZ2; /**< Offset 0xb50 (R/W) */
   volatile uint32_t DOEPDMA2; /**< Offset 0xb54 (R/W) */
   uint8_t _pad22[0x2a8];
   volatile uint32_t PCGCCTL; /**< Offset 0xe00 (R/W) */
   uint8_t _pad23[0xfc];
} Pu_usb2_dev_DWC_otg_intreg, *PTR_Pu_usb2_dev_DWC_otg_intreg;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_0                        */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_0, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_0;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_1                        */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_1, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_1;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_2                        */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_2, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_2;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_3                        */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_3, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_3;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_4                        */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_4, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_4;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_5                        */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_5, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_5;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_6                        */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_6, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_6;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_7                        */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_7, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_7;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_8                        */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_8, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_8;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_9                        */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_9, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_9;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_10                       */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_10, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_10;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_11                       */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_11, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_11;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_12                       */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_12, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_12;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_13                       */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_13, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_13;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_14                       */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_14, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_14;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_15                       */
typedef struct {
   uint8_t _pad0[0x1000];
} Pu_usb2_dev_DWC_otg_DFIFO_15, *PTR_Pu_usb2_dev_DWC_otg_DFIFO_15;

/* Typedef for Memory: pu_usb2_dev::DWC_otg_DFIFO_Direct_access            */
typedef struct {
   uint8_t _pad0[0x20000];
} Pu_usb2_dev_DWC_otg_DFIFO_Direct_access,
  *PTR_Pu_usb2_dev_DWC_otg_DFIFO_Direct_access;

/* Typedef for Addressmap: pu_usb2_dev                                     */
typedef struct {
   Pu_usb2_dev_DWC_otg_intreg DWC_otg_intreg; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x100];
   Pu_usb2_dev_DWC_otg_DFIFO_0 DWC_otg_DFIFO_0; /**< Offset 0x1000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_1 DWC_otg_DFIFO_1; /**< Offset 0x2000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_2 DWC_otg_DFIFO_2; /**< Offset 0x3000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_3 DWC_otg_DFIFO_3; /**< Offset 0x4000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_4 DWC_otg_DFIFO_4; /**< Offset 0x5000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_5 DWC_otg_DFIFO_5; /**< Offset 0x6000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_6 DWC_otg_DFIFO_6; /**< Offset 0x7000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_7 DWC_otg_DFIFO_7; /**< Offset 0x8000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_8 DWC_otg_DFIFO_8; /**< Offset 0x9000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_9 DWC_otg_DFIFO_9; /**< Offset 0xa000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_10 DWC_otg_DFIFO_10; /**< Offset 0xb000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_11 DWC_otg_DFIFO_11; /**< Offset 0xc000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_12 DWC_otg_DFIFO_12; /**< Offset 0xd000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_13 DWC_otg_DFIFO_13; /**< Offset 0xe000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_14 DWC_otg_DFIFO_14; /**< Offset 0xf000 (R/W) */
   Pu_usb2_dev_DWC_otg_DFIFO_15 DWC_otg_DFIFO_15; /**< Offset 0x10000 (R/W) */
   uint8_t _pad1[0xf000];
   Pu_usb2_dev_DWC_otg_DFIFO_Direct_access DWC_otg_DFIFO_Direct_access; /**< Offset 0x20000 (R/W) */
} Pu_usb2_dev, *PTR_Pu_usb2_dev;

#endif
