[11:35:25.026] <TB3>     INFO: *** Welcome to pxar ***
[11:35:25.026] <TB3>     INFO: *** Today: 2016/10/21
[11:35:25.033] <TB3>     INFO: *** Version: 47bc-dirty
[11:35:25.033] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C15.dat
[11:35:25.034] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:35:25.034] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//defaultMaskFile.dat
[11:35:25.034] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters_C15.dat
[11:35:25.108] <TB3>     INFO:         clk: 4
[11:35:25.108] <TB3>     INFO:         ctr: 4
[11:35:25.108] <TB3>     INFO:         sda: 19
[11:35:25.108] <TB3>     INFO:         tin: 9
[11:35:25.108] <TB3>     INFO:         level: 15
[11:35:25.108] <TB3>     INFO:         triggerdelay: 0
[11:35:25.108] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:35:25.108] <TB3>     INFO: Log level: DEBUG
[11:35:25.119] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[11:35:25.123] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[11:35:25.125] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[11:35:26.677] <TB3>     INFO: DUT info: 
[11:35:26.677] <TB3>     INFO: The DUT currently contains the following objects:
[11:35:26.677] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:35:26.677] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[11:35:26.677] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[11:35:26.677] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:35:26.677] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.677] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.678] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.678] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:35:26.678] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:35:26.679] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:35:26.680] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:35:26.682] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32964608
[11:35:26.682] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xcc5310
[11:35:26.682] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xc37770
[11:35:26.682] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f6f4dd94010
[11:35:26.682] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6f53fff510
[11:35:26.682] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33030144 fPxarMemory = 0x7f6f4dd94010
[11:35:26.684] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 384.3mA
[11:35:26.685] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[11:35:26.685] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[11:35:26.685] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:35:27.086] <TB3>     INFO: enter 'restricted' command line mode
[11:35:27.086] <TB3>     INFO: enter test to run
[11:35:27.086] <TB3>     INFO:   test: FPIXTest no parameter change
[11:35:27.086] <TB3>     INFO:   running: fpixtest
[11:35:27.086] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:35:27.088] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:35:27.088] <TB3>     INFO: ######################################################################
[11:35:27.088] <TB3>     INFO: PixTestFPIXTest::doTest()
[11:35:27.089] <TB3>     INFO: ######################################################################
[11:35:27.092] <TB3>     INFO: ######################################################################
[11:35:27.092] <TB3>     INFO: PixTestPretest::doTest()
[11:35:27.092] <TB3>     INFO: ######################################################################
[11:35:27.095] <TB3>     INFO:    ----------------------------------------------------------------------
[11:35:27.095] <TB3>     INFO:    PixTestPretest::programROC() 
[11:35:27.095] <TB3>     INFO:    ----------------------------------------------------------------------
[11:35:45.112] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:35:45.112] <TB3>     INFO: IA differences per ROC:  20.1 18.5 16.9 18.5 18.5 20.9 20.1 19.3 20.9 20.1 19.3 20.9 19.3 20.1 20.1 18.5
[11:35:45.177] <TB3>     INFO:    ----------------------------------------------------------------------
[11:35:45.177] <TB3>     INFO:    PixTestPretest::checkIdig() 
[11:35:45.177] <TB3>     INFO:    ----------------------------------------------------------------------
[11:35:46.430] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[11:35:46.932] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[11:35:47.434] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[11:35:47.936] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[11:35:48.438] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[11:35:48.939] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[11:35:49.441] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[11:35:49.943] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[11:35:50.445] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[11:35:50.947] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[11:35:51.448] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[11:35:51.950] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[11:35:52.452] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[11:35:52.954] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[11:35:53.456] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[11:35:53.957] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[11:35:54.211] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 2.4 1.6 1.6 1.6 1.6 2.4 2.4 2.4 1.6 1.6 1.6 1.6 1.6 
[11:35:54.211] <TB3>     INFO: Test took 9037 ms.
[11:35:54.211] <TB3>     INFO: PixTestPretest::checkIdig() done.
[11:35:54.241] <TB3>     INFO:    ----------------------------------------------------------------------
[11:35:54.241] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:35:54.241] <TB3>     INFO:    ----------------------------------------------------------------------
[11:35:54.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 71.5313 mA
[11:35:54.445] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.8687 mA
[11:35:54.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  74 Ia 24.0687 mA
[11:35:54.647] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.0687 mA
[11:35:54.748] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.4687 mA
[11:35:54.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  87 Ia 24.8687 mA
[11:35:54.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  83 Ia 24.0687 mA
[11:35:55.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.2687 mA
[11:35:55.151] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  82 Ia 24.8687 mA
[11:35:55.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  78 Ia 23.2687 mA
[11:35:55.353] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  82 Ia 24.8687 mA
[11:35:55.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  78 Ia 23.2687 mA
[11:35:55.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  82 Ia 24.8687 mA
[11:35:55.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  78 Ia 23.2687 mA
[11:35:55.755] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  82 Ia 24.8687 mA
[11:35:55.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  78 Ia 23.2687 mA
[11:35:55.956] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  82 Ia 24.0687 mA
[11:35:56.057] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.2687 mA
[11:35:56.158] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  82 Ia 24.8687 mA
[11:35:56.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  78 Ia 23.2687 mA
[11:35:56.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  82 Ia 24.8687 mA
[11:35:56.460] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  78 Ia 24.0687 mA
[11:35:56.561] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 25.6687 mA
[11:35:56.662] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  69 Ia 23.2687 mA
[11:35:56.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  73 Ia 24.0687 mA
[11:35:56.864] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.8687 mA
[11:35:56.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  74 Ia 24.0687 mA
[11:35:57.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.0687 mA
[11:35:57.167] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 25.6687 mA
[11:35:57.268] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  69 Ia 23.2687 mA
[11:35:57.368] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  73 Ia 24.0687 mA
[11:35:57.469] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.8687 mA
[11:35:57.570] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  74 Ia 23.2687 mA
[11:35:57.671] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  78 Ia 24.8687 mA
[11:35:57.771] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  74 Ia 23.2687 mA
[11:35:57.872] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 24.0687 mA
[11:35:57.973] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.0687 mA
[11:35:58.074] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 25.6687 mA
[11:35:58.175] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  69 Ia 24.0687 mA
[11:35:58.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.0687 mA
[11:35:58.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.8687 mA
[11:35:58.479] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  74 Ia 24.0687 mA
[11:35:58.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.0687 mA
[11:35:58.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.2687 mA
[11:35:58.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  82 Ia 24.8687 mA
[11:35:58.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  78 Ia 22.4687 mA
[11:35:58.983] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  87 Ia 25.6687 mA
[11:35:59.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  78 Ia 23.2687 mA
[11:35:59.185] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  82 Ia 24.0687 mA
[11:35:59.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  74
[11:35:59.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[11:35:59.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  83
[11:35:59.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  82
[11:35:59.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[11:35:59.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  73
[11:35:59.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  74
[11:35:59.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[11:35:59.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  73
[11:35:59.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[11:35:59.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[11:35:59.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  69
[11:35:59.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[11:35:59.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  74
[11:35:59.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[11:35:59.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  82
[11:36:01.038] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[11:36:01.038] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  19.3  18.5  19.3  19.3  19.3  18.5  19.3  18.5  18.5  19.3  18.5  19.3  19.3
[11:36:01.070] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:01.070] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[11:36:01.070] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:01.206] <TB3>     INFO: Expecting 231680 events.
[11:36:09.280] <TB3>     INFO: 231680 events read in total (7356ms).
[11:36:09.436] <TB3>     INFO: Test took 8363ms.
[11:36:09.636] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 86 and Delta(CalDel) = 62
[11:36:09.640] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 60
[11:36:09.643] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 83 and Delta(CalDel) = 62
[11:36:09.646] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 123 and Delta(CalDel) = 62
[11:36:09.650] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 81 and Delta(CalDel) = 59
[11:36:09.653] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 106 and Delta(CalDel) = 64
[11:36:09.657] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 109 and Delta(CalDel) = 63
[11:36:09.660] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 88 and Delta(CalDel) = 59
[11:36:09.663] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 84 and Delta(CalDel) = 62
[11:36:09.667] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 63
[11:36:09.670] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 90 and Delta(CalDel) = 57
[11:36:09.673] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 88 and Delta(CalDel) = 60
[11:36:09.677] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 92 and Delta(CalDel) = 59
[11:36:09.680] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 76 and Delta(CalDel) = 59
[11:36:09.683] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 78 and Delta(CalDel) = 58
[11:36:09.687] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 57
[11:36:09.727] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:36:09.761] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:09.761] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:36:09.761] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:09.896] <TB3>     INFO: Expecting 231680 events.
[11:36:17.965] <TB3>     INFO: 231680 events read in total (7354ms).
[11:36:17.970] <TB3>     INFO: Test took 8206ms.
[11:36:17.991] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[11:36:18.313] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[11:36:18.317] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31.5
[11:36:18.320] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[11:36:18.324] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[11:36:18.327] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[11:36:18.331] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[11:36:18.334] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[11:36:18.337] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31
[11:36:18.341] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[11:36:18.344] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 28
[11:36:18.348] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30
[11:36:18.351] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 29.5
[11:36:18.354] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[11:36:18.358] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[11:36:18.361] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[11:36:18.395] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:36:18.395] <TB3>     INFO: CalDel:      138   126   138   131   124   144   138   126   146   144   117   134   132   123   126   114
[11:36:18.395] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[11:36:18.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C0.dat
[11:36:18.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C1.dat
[11:36:18.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C2.dat
[11:36:18.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C3.dat
[11:36:18.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C4.dat
[11:36:18.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C5.dat
[11:36:18.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C6.dat
[11:36:18.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C7.dat
[11:36:18.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C8.dat
[11:36:18.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C9.dat
[11:36:18.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C10.dat
[11:36:18.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C11.dat
[11:36:18.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C12.dat
[11:36:18.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C13.dat
[11:36:18.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C14.dat
[11:36:18.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters_C15.dat
[11:36:18.400] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:36:18.400] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:36:18.400] <TB3>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[11:36:18.400] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:36:18.483] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:36:18.483] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:36:18.483] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:36:18.483] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:36:18.485] <TB3>     INFO: ######################################################################
[11:36:18.485] <TB3>     INFO: PixTestTiming::doTest()
[11:36:18.485] <TB3>     INFO: ######################################################################
[11:36:18.486] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:18.486] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[11:36:18.486] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:18.486] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:36:20.383] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:36:22.656] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:36:24.930] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:36:27.203] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:36:29.477] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:36:31.750] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:36:34.024] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:36:36.298] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:36:37.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:36:39.337] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:36:40.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:36:42.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:36:43.895] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:36:45.415] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:36:46.934] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:36:48.454] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:36:49.974] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:36:51.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:36:53.013] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:36:54.533] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:36:56.052] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:36:57.572] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:36:59.092] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:37:00.613] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:37:02.134] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:37:03.656] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:37:05.177] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:37:06.698] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:37:08.220] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:37:09.741] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:37:11.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:37:12.784] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:37:14.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:37:15.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:37:17.345] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:37:18.865] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:37:20.385] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:37:21.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:37:23.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:37:24.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:37:27.219] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:37:29.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:37:31.768] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:37:34.040] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:37:36.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:37:38.587] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:37:40.860] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:37:43.134] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:37:45.408] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:37:47.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:37:49.954] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:37:52.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:37:54.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:37:56.775] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:37:59.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:38:01.322] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:38:02.841] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:38:05.115] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:38:07.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:38:09.662] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:38:11.936] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:38:14.210] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:38:16.483] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:38:18.757] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:38:21.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:38:23.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:38:25.578] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:38:27.852] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:38:30.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:38:32.400] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:38:34.673] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:38:36.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:38:39.220] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:38:41.494] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:38:43.767] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:38:46.041] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:38:48.315] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:38:50.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:38:52.862] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:38:55.135] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:39:00.042] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:39:04.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:39:09.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:39:14.754] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:39:19.846] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:39:24.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:39:29.841] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:39:34.745] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:39:36.265] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:39:40.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:39:44.570] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:39:48.722] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:39:52.875] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:39:57.403] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:40:01.932] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:40:05.896] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:40:07.417] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:40:08.938] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:40:10.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:40:11.979] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:40:13.500] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:40:15.021] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:40:16.541] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:40:18.061] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:40:20.335] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:40:21.854] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:40:34.056] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:40:46.291] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:40:48.565] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:40:50.084] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:40:51.604] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:40:53.124] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:40:55.398] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:40:57.672] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:40:59.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:41:02.219] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:41:04.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:41:06.766] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:41:09.041] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:41:11.315] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:41:13.588] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:41:15.862] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:41:18.135] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:41:20.408] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:41:22.682] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:41:24.955] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:41:27.229] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:41:29.887] <TB3>     INFO: TBM Phase Settings: 240
[11:41:29.887] <TB3>     INFO: 400MHz Phase: 4
[11:41:29.887] <TB3>     INFO: 160MHz Phase: 7
[11:41:29.887] <TB3>     INFO: Functional Phase Area: 3
[11:41:29.889] <TB3>     INFO: Test took 311404 ms.
[11:41:29.889] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[11:41:29.890] <TB3>     INFO:    ----------------------------------------------------------------------
[11:41:29.890] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[11:41:29.890] <TB3>     INFO:    ----------------------------------------------------------------------
[11:41:29.890] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[11:41:33.663] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[11:41:39.882] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[11:41:45.350] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[11:41:51.945] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[11:41:58.166] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[11:42:03.822] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[11:42:09.665] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[11:42:16.073] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[11:42:20.601] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[11:42:25.505] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[11:42:30.410] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[11:42:35.314] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[11:42:40.219] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[11:42:45.311] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[11:42:50.215] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[11:42:55.122] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[11:42:56.642] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[11:42:58.162] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[11:42:59.681] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[11:43:01.201] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[11:43:02.720] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[11:43:04.240] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[11:43:05.760] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[11:43:07.279] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[11:43:08.799] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[11:43:10.319] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[11:43:12.592] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[11:43:14.865] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[11:43:17.138] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[11:43:19.412] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[11:43:21.686] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[11:43:23.205] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[11:43:24.725] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[11:43:26.245] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[11:43:28.519] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[11:43:30.792] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[11:43:33.066] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[11:43:35.340] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[11:43:37.613] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[11:43:39.133] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[11:43:40.653] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[11:43:42.174] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[11:43:44.447] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[11:43:46.720] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[11:43:48.994] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[11:43:51.267] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[11:43:53.541] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[11:43:55.061] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[11:43:56.581] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[11:43:58.101] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[11:43:59.621] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[11:44:01.142] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[11:44:02.661] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[11:44:04.182] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[11:44:05.701] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[11:44:07.221] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[11:44:11.561] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[11:44:16.466] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[11:44:20.994] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[11:44:25.523] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[11:44:30.051] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[11:44:34.579] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[11:44:39.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[11:44:44.021] <TB3>     INFO: ROC Delay Settings: 228
[11:44:44.021] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[11:44:44.021] <TB3>     INFO: ROC Port 0 Delay: 4
[11:44:44.021] <TB3>     INFO: ROC Port 1 Delay: 4
[11:44:44.021] <TB3>     INFO: Functional ROC Area: 3
[11:44:44.024] <TB3>     INFO: Test took 194134 ms.
[11:44:44.024] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[11:44:44.024] <TB3>     INFO:    ----------------------------------------------------------------------
[11:44:44.024] <TB3>     INFO:    PixTestTiming::TimingTest()
[11:44:44.024] <TB3>     INFO:    ----------------------------------------------------------------------
[11:44:45.163] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4408 4408 4408 4408 4408 4408 4408 4408 e062 c000 a101 8000 4409 4409 4409 4409 4409 4409 4409 440b e062 c000 
[11:44:45.163] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4408 4408 4408 4408 4408 4408 4408 4408 e022 c000 a102 8040 440b 440b 440b 440b 440b 440b 440b 4409 e022 c000 
[11:44:45.163] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4408 4409 4409 4408 4408 4408 4408 4408 e022 c000 a103 80b1 4409 4409 4409 4409 4409 4409 4409 4409 e022 c000 
[11:44:45.163] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[11:44:58.948] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:44:58.948] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[11:45:12.724] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:45:12.724] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[11:45:26.515] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:45:26.515] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[11:45:40.464] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:45:40.465] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[11:45:54.236] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:45:54.236] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[11:46:08.024] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:46:08.024] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[11:46:21.785] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:46:21.785] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[11:46:35.558] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:46:35.558] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[11:46:49.325] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:46:49.325] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[11:47:03.101] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:47:03.484] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:47:03.497] <TB3>     INFO: Decoding statistics:
[11:47:03.497] <TB3>     INFO:   General information:
[11:47:03.497] <TB3>     INFO: 	 16bit words read:         240000000
[11:47:03.497] <TB3>     INFO: 	 valid events total:       20000000
[11:47:03.497] <TB3>     INFO: 	 empty events:             20000000
[11:47:03.497] <TB3>     INFO: 	 valid events with pixels: 0
[11:47:03.497] <TB3>     INFO: 	 valid pixel hits:         0
[11:47:03.497] <TB3>     INFO:   Event errors: 	           0
[11:47:03.497] <TB3>     INFO: 	 start marker:             0
[11:47:03.497] <TB3>     INFO: 	 stop marker:              0
[11:47:03.497] <TB3>     INFO: 	 overflow:                 0
[11:47:03.497] <TB3>     INFO: 	 invalid 5bit words:       0
[11:47:03.497] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[11:47:03.497] <TB3>     INFO:   TBM errors: 		           0
[11:47:03.497] <TB3>     INFO: 	 flawed TBM headers:       0
[11:47:03.497] <TB3>     INFO: 	 flawed TBM trailers:      0
[11:47:03.497] <TB3>     INFO: 	 event ID mismatches:      0
[11:47:03.497] <TB3>     INFO:   ROC errors: 		           0
[11:47:03.497] <TB3>     INFO: 	 missing ROC header(s):    0
[11:47:03.497] <TB3>     INFO: 	 misplaced readback start: 0
[11:47:03.497] <TB3>     INFO:   Pixel decoding errors:	   0
[11:47:03.497] <TB3>     INFO: 	 pixel data incomplete:    0
[11:47:03.497] <TB3>     INFO: 	 pixel address:            0
[11:47:03.497] <TB3>     INFO: 	 pulse height fill bit:    0
[11:47:03.497] <TB3>     INFO: 	 buffer corruption:        0
[11:47:03.497] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:03.497] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[11:47:03.497] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:03.497] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:03.497] <TB3>     INFO:    Read back bit status: 1
[11:47:03.497] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:03.497] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:03.497] <TB3>     INFO:    Timings are good!
[11:47:03.497] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:03.497] <TB3>     INFO: Test took 139473 ms.
[11:47:03.497] <TB3>     INFO: PixTestTiming::TimingTest() done.
[11:47:03.497] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:47:03.498] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:47:03.498] <TB3>     INFO: PixTestTiming::doTest took 645015 ms.
[11:47:03.498] <TB3>     INFO: PixTestTiming::doTest() done
[11:47:03.498] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[11:47:03.498] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[11:47:03.498] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[11:47:03.498] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[11:47:03.498] <TB3>     INFO: Write out ROCDelayScan3_V0
[11:47:03.508] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[11:47:03.508] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[11:47:03.853] <TB3>     INFO: ######################################################################
[11:47:03.853] <TB3>     INFO: PixTestAlive::doTest()
[11:47:03.853] <TB3>     INFO: ######################################################################
[11:47:03.855] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:03.856] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:47:03.856] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:03.857] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:47:04.198] <TB3>     INFO: Expecting 41600 events.
[11:47:08.174] <TB3>     INFO: 41600 events read in total (3260ms).
[11:47:08.174] <TB3>     INFO: Test took 4317ms.
[11:47:08.182] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:47:08.182] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66552
[11:47:08.182] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:47:08.560] <TB3>     INFO: PixTestAlive::aliveTest() done
[11:47:08.560] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    2    0    0    0    1    0    5    0
[11:47:08.560] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    2    0    0    0    1    0    5    0
[11:47:08.563] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:08.563] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:47:08.563] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:08.565] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:47:08.905] <TB3>     INFO: Expecting 41600 events.
[11:47:11.820] <TB3>     INFO: 41600 events read in total (2200ms).
[11:47:11.820] <TB3>     INFO: Test took 3255ms.
[11:47:11.820] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:47:11.820] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[11:47:11.820] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[11:47:11.821] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[11:47:12.226] <TB3>     INFO: PixTestAlive::maskTest() done
[11:47:12.226] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:47:12.229] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:12.229] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:47:12.229] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:12.230] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:47:12.571] <TB3>     INFO: Expecting 41600 events.
[11:47:16.546] <TB3>     INFO: 41600 events read in total (3260ms).
[11:47:16.547] <TB3>     INFO: Test took 4317ms.
[11:47:16.554] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:47:16.554] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66552
[11:47:16.554] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[11:47:16.933] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[11:47:16.933] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:47:16.933] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[11:47:16.933] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[11:47:16.940] <TB3>     INFO: ######################################################################
[11:47:16.940] <TB3>     INFO: PixTestTrim::doTest()
[11:47:16.940] <TB3>     INFO: ######################################################################
[11:47:16.943] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:16.943] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[11:47:16.943] <TB3>     INFO:    ----------------------------------------------------------------------
[11:47:17.020] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[11:47:17.020] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:47:17.038] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:47:17.038] <TB3>     INFO:     run 1 of 1
[11:47:17.039] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:47:17.381] <TB3>     INFO: Expecting 5025280 events.
[11:48:00.067] <TB3>     INFO: 1391544 events read in total (41971ms).
[11:48:41.730] <TB3>     INFO: 2767528 events read in total (83634ms).
[11:49:23.751] <TB3>     INFO: 4159864 events read in total (125656ms).
[11:49:49.901] <TB3>     INFO: 5025280 events read in total (151805ms).
[11:49:49.940] <TB3>     INFO: Test took 152901ms.
[11:49:49.999] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:50.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:49:51.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:49:52.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:49:54.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:49:55.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:49:56.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:49:58.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:49:59.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:50:01.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:50:02.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:50:03.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:50:04.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:50:06.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:50:07.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:50:08.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:50:10.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:50:11.478] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304443392
[11:50:11.481] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5616 minThrLimit = 90.5526 minThrNLimit = 113.581 -> result = 90.5616 -> 90
[11:50:11.482] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9502 minThrLimit = 92.942 minThrNLimit = 115.94 -> result = 92.9502 -> 92
[11:50:11.482] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6079 minThrLimit = 88.5328 minThrNLimit = 107.854 -> result = 88.6079 -> 88
[11:50:11.482] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.886 minThrLimit = 109.844 minThrNLimit = 139.717 -> result = 109.886 -> 109
[11:50:11.483] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9539 minThrLimit = 96.9433 minThrNLimit = 121.977 -> result = 96.9539 -> 96
[11:50:11.483] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.81 minThrLimit = 100.808 minThrNLimit = 128.902 -> result = 100.81 -> 100
[11:50:11.484] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.72 minThrLimit = 101.702 minThrNLimit = 128.841 -> result = 101.72 -> 101
[11:50:11.484] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2907 minThrLimit = 96.2888 minThrNLimit = 121.205 -> result = 96.2907 -> 96
[11:50:11.484] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.0922 minThrLimit = 84.0822 minThrNLimit = 105.35 -> result = 84.0922 -> 84
[11:50:11.485] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5982 minThrLimit = 91.5834 minThrNLimit = 115.03 -> result = 91.5982 -> 91
[11:50:11.485] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.0099 minThrLimit = 85.0059 minThrNLimit = 108.207 -> result = 85.0099 -> 85
[11:50:11.486] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.8884 minThrLimit = 82.8834 minThrNLimit = 105.605 -> result = 82.8884 -> 82
[11:50:11.486] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.4854 minThrLimit = 84.4832 minThrNLimit = 111.598 -> result = 84.4854 -> 84
[11:50:11.486] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6023 minThrLimit = 89.5817 minThrNLimit = 113.023 -> result = 89.6023 -> 89
[11:50:11.487] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3316 minThrLimit = 85.2428 minThrNLimit = 108.194 -> result = 85.3316 -> 85
[11:50:11.487] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2736 minThrLimit = 87.2699 minThrNLimit = 113.13 -> result = 87.2736 -> 87
[11:50:11.487] <TB3>     INFO: ROC 0 VthrComp = 90
[11:50:11.487] <TB3>     INFO: ROC 1 VthrComp = 92
[11:50:11.487] <TB3>     INFO: ROC 2 VthrComp = 88
[11:50:11.487] <TB3>     INFO: ROC 3 VthrComp = 109
[11:50:11.488] <TB3>     INFO: ROC 4 VthrComp = 96
[11:50:11.488] <TB3>     INFO: ROC 5 VthrComp = 100
[11:50:11.488] <TB3>     INFO: ROC 6 VthrComp = 101
[11:50:11.488] <TB3>     INFO: ROC 7 VthrComp = 96
[11:50:11.488] <TB3>     INFO: ROC 8 VthrComp = 84
[11:50:11.488] <TB3>     INFO: ROC 9 VthrComp = 91
[11:50:11.488] <TB3>     INFO: ROC 10 VthrComp = 85
[11:50:11.488] <TB3>     INFO: ROC 11 VthrComp = 82
[11:50:11.488] <TB3>     INFO: ROC 12 VthrComp = 84
[11:50:11.488] <TB3>     INFO: ROC 13 VthrComp = 89
[11:50:11.489] <TB3>     INFO: ROC 14 VthrComp = 85
[11:50:11.489] <TB3>     INFO: ROC 15 VthrComp = 87
[11:50:11.489] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[11:50:11.489] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:50:11.502] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:50:11.502] <TB3>     INFO:     run 1 of 1
[11:50:11.502] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:50:11.843] <TB3>     INFO: Expecting 5025280 events.
[11:50:45.678] <TB3>     INFO: 885632 events read in total (33119ms).
[11:51:18.870] <TB3>     INFO: 1769064 events read in total (66311ms).
[11:51:52.056] <TB3>     INFO: 2651144 events read in total (99497ms).
[11:52:25.076] <TB3>     INFO: 3523800 events read in total (132517ms).
[11:52:58.051] <TB3>     INFO: 4390376 events read in total (165492ms).
[11:53:22.273] <TB3>     INFO: 5025280 events read in total (189714ms).
[11:53:22.342] <TB3>     INFO: Test took 190841ms.
[11:53:22.519] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:22.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:53:24.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:53:25.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:53:27.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:53:29.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:53:30.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:53:32.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:53:33.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:53:35.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:53:36.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:53:38.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:53:39.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:53:41.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:53:43.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:53:44.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:53:46.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:53:47.761] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237654016
[11:53:47.764] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.2298 for pixel 0/1 mean/min/max = 44.809/34.3251/55.2929
[11:53:47.764] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.062 for pixel 18/73 mean/min/max = 45.2611/34.1255/56.3967
[11:53:47.765] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.923 for pixel 3/2 mean/min/max = 46.497/33.9997/58.9944
[11:53:47.765] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 62.5096 for pixel 15/1 mean/min/max = 48.1352/33.4828/62.7876
[11:53:47.765] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.0696 for pixel 2/2 mean/min/max = 43.7857/33.0731/54.4983
[11:53:47.765] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.8326 for pixel 1/77 mean/min/max = 44.2589/32.5213/55.9965
[11:53:47.766] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.2546 for pixel 11/0 mean/min/max = 46.4291/32.5735/60.2847
[11:53:47.766] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.1878 for pixel 51/79 mean/min/max = 44.1632/32.0628/56.2636
[11:53:47.766] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.5992 for pixel 3/1 mean/min/max = 43.7555/32.0347/55.4763
[11:53:47.767] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.6272 for pixel 2/0 mean/min/max = 45.4621/33.2628/57.6614
[11:53:47.767] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.5472 for pixel 7/3 mean/min/max = 43.4262/31.9219/54.9304
[11:53:47.767] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.9995 for pixel 6/79 mean/min/max = 45.1074/33.1362/57.0786
[11:53:47.768] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.8702 for pixel 0/79 mean/min/max = 44.3216/32.708/55.9352
[11:53:47.768] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.4136 for pixel 25/74 mean/min/max = 44.8158/34.1081/55.5236
[11:53:47.768] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.8571 for pixel 22/2 mean/min/max = 43.7453/32.4161/55.0745
[11:53:47.769] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.8702 for pixel 0/3 mean/min/max = 45.1007/31.2133/58.9881
[11:53:47.769] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:53:47.901] <TB3>     INFO: Expecting 411648 events.
[11:53:55.415] <TB3>     INFO: 411648 events read in total (6799ms).
[11:53:55.421] <TB3>     INFO: Expecting 411648 events.
[11:54:02.891] <TB3>     INFO: 411648 events read in total (6800ms).
[11:54:02.900] <TB3>     INFO: Expecting 411648 events.
[11:54:10.364] <TB3>     INFO: 411648 events read in total (6798ms).
[11:54:10.375] <TB3>     INFO: Expecting 411648 events.
[11:54:17.873] <TB3>     INFO: 411648 events read in total (6834ms).
[11:54:17.888] <TB3>     INFO: Expecting 411648 events.
[11:54:25.355] <TB3>     INFO: 411648 events read in total (6812ms).
[11:54:25.371] <TB3>     INFO: Expecting 411648 events.
[11:54:32.824] <TB3>     INFO: 411648 events read in total (6797ms).
[11:54:32.842] <TB3>     INFO: Expecting 411648 events.
[11:54:40.326] <TB3>     INFO: 411648 events read in total (6827ms).
[11:54:40.348] <TB3>     INFO: Expecting 411648 events.
[11:54:47.758] <TB3>     INFO: 411648 events read in total (6761ms).
[11:54:47.781] <TB3>     INFO: Expecting 411648 events.
[11:54:55.249] <TB3>     INFO: 411648 events read in total (6811ms).
[11:54:55.275] <TB3>     INFO: Expecting 411648 events.
[11:55:02.738] <TB3>     INFO: 411648 events read in total (6814ms).
[11:55:02.767] <TB3>     INFO: Expecting 411648 events.
[11:55:10.243] <TB3>     INFO: 411648 events read in total (6830ms).
[11:55:10.274] <TB3>     INFO: Expecting 411648 events.
[11:55:17.713] <TB3>     INFO: 411648 events read in total (6796ms).
[11:55:17.746] <TB3>     INFO: Expecting 411648 events.
[11:55:25.187] <TB3>     INFO: 411648 events read in total (6797ms).
[11:55:25.223] <TB3>     INFO: Expecting 411648 events.
[11:55:32.691] <TB3>     INFO: 411648 events read in total (6827ms).
[11:55:32.731] <TB3>     INFO: Expecting 411648 events.
[11:55:40.212] <TB3>     INFO: 411648 events read in total (6847ms).
[11:55:40.253] <TB3>     INFO: Expecting 411648 events.
[11:55:47.711] <TB3>     INFO: 411648 events read in total (6826ms).
[11:55:47.754] <TB3>     INFO: Test took 119985ms.
[11:55:48.257] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1572 < 35 for itrim+1 = 95; old thr = 34.932 ... break
[11:55:48.294] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0698 < 35 for itrim = 104; old thr = 34.4205 ... break
[11:55:48.329] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6096 < 35 for itrim = 107; old thr = 33.944 ... break
[11:55:48.365] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0265 < 35 for itrim = 138; old thr = 33.5554 ... break
[11:55:48.404] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6781 < 35 for itrim = 101; old thr = 34.3192 ... break
[11:55:48.444] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4853 < 35 for itrim+1 = 97; old thr = 34.9856 ... break
[11:55:48.484] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6628 < 35 for itrim+1 = 119; old thr = 34.3621 ... break
[11:55:48.514] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.303 < 35 for itrim = 86; old thr = 34.3762 ... break
[11:55:48.547] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8954 < 35 for itrim+1 = 95; old thr = 34.2736 ... break
[11:55:48.582] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4766 < 35 for itrim = 102; old thr = 34.287 ... break
[11:55:48.621] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.238 < 35 for itrim = 100; old thr = 33.9897 ... break
[11:55:48.653] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4991 < 35 for itrim+1 = 94; old thr = 34.7711 ... break
[11:55:48.685] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.439 < 35 for itrim = 96; old thr = 33.8577 ... break
[11:55:48.723] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0132 < 35 for itrim = 99; old thr = 34.9807 ... break
[11:55:48.766] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5614 < 35 for itrim+1 = 100; old thr = 34.4982 ... break
[11:55:48.803] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6308 < 35 for itrim+1 = 113; old thr = 34.4332 ... break
[11:55:48.879] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:55:48.889] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:55:48.889] <TB3>     INFO:     run 1 of 1
[11:55:48.889] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:55:49.230] <TB3>     INFO: Expecting 5025280 events.
[11:56:22.827] <TB3>     INFO: 870824 events read in total (32882ms).
[11:56:55.798] <TB3>     INFO: 1740680 events read in total (65853ms).
[11:57:28.781] <TB3>     INFO: 2609272 events read in total (98836ms).
[11:58:01.583] <TB3>     INFO: 3467112 events read in total (131638ms).
[11:58:34.345] <TB3>     INFO: 4319536 events read in total (164400ms).
[11:59:01.527] <TB3>     INFO: 5025280 events read in total (191582ms).
[11:59:01.598] <TB3>     INFO: Test took 192709ms.
[11:59:01.778] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:59:02.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:59:03.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:59:05.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:59:06.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:59:08.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:59:09.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:59:11.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:59:12.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:59:14.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:59:15.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:59:17.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:59:18.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:59:20.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:59:21.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:59:23.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:59:24.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:59:26.025] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278929408
[11:59:26.027] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.346935 .. 55.114670
[11:59:26.100] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 65 (-1/-1) hits flags = 528 (plus default)
[11:59:26.110] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:59:26.110] <TB3>     INFO:     run 1 of 1
[11:59:26.111] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:59:26.453] <TB3>     INFO: Expecting 2129920 events.
[12:00:04.421] <TB3>     INFO: 1105256 events read in total (37253ms).
[12:00:39.242] <TB3>     INFO: 2129920 events read in total (72074ms).
[12:00:39.262] <TB3>     INFO: Test took 73151ms.
[12:00:39.310] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:00:39.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:00:40.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:00:41.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:00:42.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:00:43.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:00:44.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:00:45.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:00:46.646] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:00:47.679] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:00:48.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:00:49.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:00:50.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:00:51.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:00:52.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:00:53.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:00:54.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:00:55.951] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230944768
[12:00:56.031] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.852069 .. 47.010215
[12:00:56.104] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 57 (-1/-1) hits flags = 528 (plus default)
[12:00:56.114] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:00:56.114] <TB3>     INFO:     run 1 of 1
[12:00:56.114] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:00:56.456] <TB3>     INFO: Expecting 1630720 events.
[12:01:34.823] <TB3>     INFO: 1112832 events read in total (37652ms).
[12:01:52.593] <TB3>     INFO: 1630720 events read in total (55422ms).
[12:01:52.607] <TB3>     INFO: Test took 56493ms.
[12:01:52.642] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:01:52.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:01:53.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:01:54.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:01:55.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:01:56.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:01:57.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:01:58.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:01:59.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:02:00.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:02:01.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:02:02.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:02:03.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:02:04.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:02:05.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:02:06.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:02:07.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:02:08.129] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226893824
[12:02:08.208] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.293529 .. 43.650138
[12:02:08.282] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 53 (-1/-1) hits flags = 528 (plus default)
[12:02:08.292] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:02:08.292] <TB3>     INFO:     run 1 of 1
[12:02:08.292] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:02:08.632] <TB3>     INFO: Expecting 1364480 events.
[12:02:47.400] <TB3>     INFO: 1118416 events read in total (38053ms).
[12:02:56.076] <TB3>     INFO: 1364480 events read in total (46729ms).
[12:02:56.088] <TB3>     INFO: Test took 47796ms.
[12:02:56.119] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:02:56.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:02:57.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:02:58.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:02:58.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:02:59.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:03:00.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:03:01.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:03:02.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:03:03.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:03:04.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:03:05.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:03:06.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:03:07.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:03:08.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:03:09.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:03:10.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:03:11.093] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309964800
[12:03:11.173] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.724382 .. 43.650138
[12:03:11.247] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 53 (-1/-1) hits flags = 528 (plus default)
[12:03:11.257] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:03:11.257] <TB3>     INFO:     run 1 of 1
[12:03:11.258] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:03:11.599] <TB3>     INFO: Expecting 1297920 events.
[12:03:50.150] <TB3>     INFO: 1103432 events read in total (37836ms).
[12:03:57.155] <TB3>     INFO: 1297920 events read in total (44842ms).
[12:03:57.168] <TB3>     INFO: Test took 45910ms.
[12:03:57.198] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:57.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:03:58.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:03:59.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:04:00.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:04:00.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:04:01.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:04:02.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:04:03.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:04:04.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:04:05.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:04:06.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:04:07.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:04:08.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:04:09.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:04:10.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:04:11.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:04:12.010] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351698944
[12:04:12.090] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:04:12.090] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:04:12.100] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:04:12.100] <TB3>     INFO:     run 1 of 1
[12:04:12.100] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:04:12.439] <TB3>     INFO: Expecting 1364480 events.
[12:04:50.321] <TB3>     INFO: 1073736 events read in total (37167ms).
[12:05:00.740] <TB3>     INFO: 1364480 events read in total (47586ms).
[12:05:00.762] <TB3>     INFO: Test took 48662ms.
[12:05:00.800] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:05:00.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:05:01.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:05:02.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:05:03.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:05:04.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:05:05.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:05:06.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:05:07.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:05:08.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:05:09.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:05:10.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:05:11.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:05:12.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:05:13.293] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:05:14.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:05:15.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:05:16.132] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354127872
[12:05:16.167] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C0.dat
[12:05:16.167] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C1.dat
[12:05:16.167] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C2.dat
[12:05:16.167] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C3.dat
[12:05:16.167] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C4.dat
[12:05:16.167] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C5.dat
[12:05:16.167] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C6.dat
[12:05:16.167] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C7.dat
[12:05:16.167] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C8.dat
[12:05:16.168] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C9.dat
[12:05:16.168] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C10.dat
[12:05:16.168] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C11.dat
[12:05:16.168] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C12.dat
[12:05:16.168] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C13.dat
[12:05:16.168] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C14.dat
[12:05:16.168] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C15.dat
[12:05:16.168] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C0.dat
[12:05:16.175] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C1.dat
[12:05:16.182] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C2.dat
[12:05:16.189] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C3.dat
[12:05:16.196] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C4.dat
[12:05:16.202] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C5.dat
[12:05:16.209] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C6.dat
[12:05:16.216] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C7.dat
[12:05:16.223] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C8.dat
[12:05:16.229] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C9.dat
[12:05:16.236] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C10.dat
[12:05:16.243] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C11.dat
[12:05:16.250] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C12.dat
[12:05:16.257] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C13.dat
[12:05:16.264] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C14.dat
[12:05:16.271] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//trimParameters35_C15.dat
[12:05:16.277] <TB3>     INFO: PixTestTrim::trimTest() done
[12:05:16.277] <TB3>     INFO: vtrim:      95 104 107 138 101  97 119  86  95 102 100  94  96  99 100 113 
[12:05:16.277] <TB3>     INFO: vthrcomp:   90  92  88 109  96 100 101  96  84  91  85  82  84  89  85  87 
[12:05:16.277] <TB3>     INFO: vcal mean:  34.94  34.92  34.90  34.89  34.83  34.90  34.95  34.90  34.91  34.94  34.87  34.90  34.95  34.87  34.86  34.87 
[12:05:16.277] <TB3>     INFO: vcal RMS:    0.72   0.77   0.82   0.91   0.81   0.82   0.86   0.82   1.11   0.80   0.86   0.80   0.94   0.78   1.45   0.82 
[12:05:16.277] <TB3>     INFO: bits mean:   9.32   9.44   9.05   9.13  10.11   9.74   9.41   9.21  10.17   9.30  10.55   8.90   9.47   9.72  10.13   9.45 
[12:05:16.277] <TB3>     INFO: bits RMS:    2.49   2.48   2.57   2.44   2.36   2.58   2.60   2.96   2.56   2.69   2.33   2.85   2.74   2.41   2.57   2.88 
[12:05:16.288] <TB3>     INFO:    ----------------------------------------------------------------------
[12:05:16.288] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:05:16.288] <TB3>     INFO:    ----------------------------------------------------------------------
[12:05:16.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:05:16.290] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:05:16.300] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:05:16.300] <TB3>     INFO:     run 1 of 1
[12:05:16.300] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:05:16.639] <TB3>     INFO: Expecting 4160000 events.
[12:05:59.994] <TB3>     INFO: 1099710 events read in total (42640ms).
[12:06:42.415] <TB3>     INFO: 2187685 events read in total (85061ms).
[12:07:24.584] <TB3>     INFO: 3260535 events read in total (127230ms).
[12:07:59.890] <TB3>     INFO: 4160000 events read in total (162536ms).
[12:07:59.948] <TB3>     INFO: Test took 163648ms.
[12:08:00.081] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:08:00.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:08:02.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:08:03.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:08:05.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:08:07.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:08:09.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:08:11.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:08:13.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:08:15.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:08:16.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:08:18.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:08:20.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:08:22.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:08:24.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:08:26.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:08:28.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:08:29.000] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341893120
[12:08:29.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:08:30.074] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:08:30.074] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[12:08:30.084] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:08:30.084] <TB3>     INFO:     run 1 of 1
[12:08:30.084] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:08:30.426] <TB3>     INFO: Expecting 3598400 events.
[12:09:14.499] <TB3>     INFO: 1128765 events read in total (43358ms).
[12:09:57.507] <TB3>     INFO: 2240350 events read in total (86366ms).
[12:10:40.253] <TB3>     INFO: 3338595 events read in total (129112ms).
[12:10:50.608] <TB3>     INFO: 3598400 events read in total (139467ms).
[12:10:50.657] <TB3>     INFO: Test took 140573ms.
[12:10:50.762] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:10:50.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:10:52.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:10:54.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:10:56.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:10:57.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:10:59.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:11:01.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:11:02.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:11:04.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:11:06.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:11:08.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:11:09.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:11:11.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:11:13.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:11:15.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:11:16.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:11:18.562] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341594112
[12:11:18.562] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:11:18.635] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:11:18.635] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:11:18.645] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:11:18.645] <TB3>     INFO:     run 1 of 1
[12:11:18.645] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:11:18.986] <TB3>     INFO: Expecting 3348800 events.
[12:12:04.009] <TB3>     INFO: 1170085 events read in total (44308ms).
[12:12:47.869] <TB3>     INFO: 2318580 events read in total (88168ms).
[12:13:27.382] <TB3>     INFO: 3348800 events read in total (127681ms).
[12:13:27.425] <TB3>     INFO: Test took 128781ms.
[12:13:27.514] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:27.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:13:29.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:13:30.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:13:32.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:13:34.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:13:35.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:13:37.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:13:38.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:13:40.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:13:42.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:13:43.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:13:45.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:13:47.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:13:48.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:13:50.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:13:52.331] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:13:54.025] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388198400
[12:13:54.026] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:13:54.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:13:54.098] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[12:13:54.108] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:13:54.108] <TB3>     INFO:     run 1 of 1
[12:13:54.108] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:13:54.449] <TB3>     INFO: Expecting 3369600 events.
[12:14:39.416] <TB3>     INFO: 1166305 events read in total (44252ms).
[12:15:23.140] <TB3>     INFO: 2311575 events read in total (87976ms).
[12:16:03.744] <TB3>     INFO: 3369600 events read in total (128580ms).
[12:16:03.785] <TB3>     INFO: Test took 129677ms.
[12:16:03.873] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:16:04.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:16:05.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:16:07.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:16:09.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:16:10.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:16:12.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:16:14.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:16:15.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:16:17.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:16:18.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:16:20.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:16:22.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:16:24.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:16:25.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:16:27.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:16:29.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:16:30.837] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388198400
[12:16:30.838] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:16:30.910] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:16:30.910] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[12:16:30.920] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:16:30.920] <TB3>     INFO:     run 1 of 1
[12:16:30.921] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:16:31.262] <TB3>     INFO: Expecting 3369600 events.
[12:17:16.205] <TB3>     INFO: 1166530 events read in total (44228ms).
[12:17:59.927] <TB3>     INFO: 2311225 events read in total (87950ms).
[12:18:40.523] <TB3>     INFO: 3369600 events read in total (128546ms).
[12:18:40.561] <TB3>     INFO: Test took 129640ms.
[12:18:40.648] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:18:40.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:18:42.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:18:44.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:18:45.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:18:47.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:18:49.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:18:50.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:18:52.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:18:53.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:18:55.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:18:57.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:18:58.991] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:19:00.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:19:02.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:19:04.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:19:05.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:19:07.441] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390295552
[12:19:07.442] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.14604, thr difference RMS: 1.42995
[12:19:07.442] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.56868, thr difference RMS: 1.59176
[12:19:07.442] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.22578, thr difference RMS: 1.58232
[12:19:07.442] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.50898, thr difference RMS: 1.40281
[12:19:07.442] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.66935, thr difference RMS: 1.5196
[12:19:07.443] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.60668, thr difference RMS: 1.57433
[12:19:07.443] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.81413, thr difference RMS: 1.49317
[12:19:07.443] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.86057, thr difference RMS: 1.77724
[12:19:07.443] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.82034, thr difference RMS: 1.2924
[12:19:07.443] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.62267, thr difference RMS: 1.62334
[12:19:07.444] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.47258, thr difference RMS: 1.28381
[12:19:07.444] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.8664, thr difference RMS: 1.35918
[12:19:07.444] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.10291, thr difference RMS: 1.23449
[12:19:07.444] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.27101, thr difference RMS: 1.53653
[12:19:07.444] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.84049, thr difference RMS: 1.40833
[12:19:07.445] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.10351, thr difference RMS: 1.40917
[12:19:07.445] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.0748, thr difference RMS: 1.438
[12:19:07.445] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.47347, thr difference RMS: 1.60431
[12:19:07.445] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.16299, thr difference RMS: 1.57193
[12:19:07.445] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.40753, thr difference RMS: 1.41135
[12:19:07.446] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.70674, thr difference RMS: 1.54035
[12:19:07.446] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.65508, thr difference RMS: 1.58621
[12:19:07.446] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.80304, thr difference RMS: 1.4847
[12:19:07.446] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.95196, thr difference RMS: 1.78462
[12:19:07.446] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.82033, thr difference RMS: 1.2832
[12:19:07.447] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.58905, thr difference RMS: 1.5949
[12:19:07.447] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.541, thr difference RMS: 1.30343
[12:19:07.447] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.77801, thr difference RMS: 1.3566
[12:19:07.447] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.15694, thr difference RMS: 1.25219
[12:19:07.447] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.27481, thr difference RMS: 1.55755
[12:19:07.448] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.76572, thr difference RMS: 1.45158
[12:19:07.448] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.04136, thr difference RMS: 1.41387
[12:19:07.448] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.11448, thr difference RMS: 1.41571
[12:19:07.448] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.4346, thr difference RMS: 1.61945
[12:19:07.448] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.24, thr difference RMS: 1.57652
[12:19:07.449] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.39156, thr difference RMS: 1.37806
[12:19:07.449] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.74874, thr difference RMS: 1.51953
[12:19:07.449] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.95606, thr difference RMS: 1.55987
[12:19:07.449] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.83924, thr difference RMS: 1.48619
[12:19:07.449] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.03517, thr difference RMS: 1.78061
[12:19:07.449] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.87618, thr difference RMS: 1.27616
[12:19:07.450] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.61517, thr difference RMS: 1.59017
[12:19:07.450] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.63339, thr difference RMS: 1.26905
[12:19:07.450] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.78899, thr difference RMS: 1.32675
[12:19:07.450] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.1977, thr difference RMS: 1.25556
[12:19:07.450] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.34565, thr difference RMS: 1.54942
[12:19:07.451] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.81811, thr difference RMS: 1.40381
[12:19:07.451] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.9858, thr difference RMS: 1.37133
[12:19:07.451] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.13428, thr difference RMS: 1.40908
[12:19:07.451] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.34789, thr difference RMS: 1.60335
[12:19:07.451] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.37713, thr difference RMS: 1.54318
[12:19:07.452] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.46754, thr difference RMS: 1.38482
[12:19:07.452] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.92561, thr difference RMS: 1.51776
[12:19:07.452] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.0952, thr difference RMS: 1.56883
[12:19:07.452] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.75481, thr difference RMS: 1.45756
[12:19:07.452] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.15237, thr difference RMS: 1.7766
[12:19:07.452] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.89811, thr difference RMS: 1.27279
[12:19:07.453] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.61185, thr difference RMS: 1.60221
[12:19:07.453] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.67885, thr difference RMS: 1.25804
[12:19:07.453] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.86848, thr difference RMS: 1.33142
[12:19:07.453] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.24636, thr difference RMS: 1.25681
[12:19:07.453] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.47325, thr difference RMS: 1.53939
[12:19:07.454] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.92725, thr difference RMS: 1.4047
[12:19:07.454] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.04233, thr difference RMS: 1.36123
[12:19:07.556] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[12:19:07.559] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1910 seconds
[12:19:07.559] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:19:08.253] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:19:08.253] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:19:08.255] <TB3>     INFO: ######################################################################
[12:19:08.255] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[12:19:08.255] <TB3>     INFO: ######################################################################
[12:19:08.256] <TB3>     INFO:    ----------------------------------------------------------------------
[12:19:08.256] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:19:08.256] <TB3>     INFO:    ----------------------------------------------------------------------
[12:19:08.256] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:19:08.266] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:19:08.266] <TB3>     INFO:     run 1 of 1
[12:19:08.266] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:19:08.604] <TB3>     INFO: Expecting 59072000 events.
[12:19:35.621] <TB3>     INFO: 1073000 events read in total (26302ms).
[12:20:01.869] <TB3>     INFO: 2141800 events read in total (52550ms).
[12:20:28.148] <TB3>     INFO: 3210200 events read in total (78829ms).
[12:20:54.441] <TB3>     INFO: 4281400 events read in total (105122ms).
[12:21:20.705] <TB3>     INFO: 5349600 events read in total (131386ms).
[12:21:46.967] <TB3>     INFO: 6418000 events read in total (157648ms).
[12:22:13.267] <TB3>     INFO: 7490800 events read in total (183948ms).
[12:22:39.537] <TB3>     INFO: 8559200 events read in total (210218ms).
[12:23:05.791] <TB3>     INFO: 9626200 events read in total (236472ms).
[12:23:32.095] <TB3>     INFO: 10696000 events read in total (262776ms).
[12:23:58.378] <TB3>     INFO: 11766600 events read in total (289059ms).
[12:24:24.668] <TB3>     INFO: 12835200 events read in total (315349ms).
[12:24:50.949] <TB3>     INFO: 13906200 events read in total (341630ms).
[12:25:17.244] <TB3>     INFO: 14975800 events read in total (367925ms).
[12:25:43.517] <TB3>     INFO: 16043600 events read in total (394198ms).
[12:26:09.801] <TB3>     INFO: 17112600 events read in total (420482ms).
[12:26:36.111] <TB3>     INFO: 18184600 events read in total (446792ms).
[12:27:02.396] <TB3>     INFO: 19253400 events read in total (473077ms).
[12:27:28.673] <TB3>     INFO: 20323400 events read in total (499354ms).
[12:27:54.954] <TB3>     INFO: 21393400 events read in total (525635ms).
[12:28:21.224] <TB3>     INFO: 22461400 events read in total (551905ms).
[12:28:47.508] <TB3>     INFO: 23529600 events read in total (578189ms).
[12:29:13.841] <TB3>     INFO: 24602600 events read in total (604522ms).
[12:29:40.116] <TB3>     INFO: 25671000 events read in total (630797ms).
[12:30:06.390] <TB3>     INFO: 26740000 events read in total (657072ms).
[12:30:32.679] <TB3>     INFO: 27811600 events read in total (683360ms).
[12:30:58.956] <TB3>     INFO: 28880400 events read in total (709637ms).
[12:31:25.278] <TB3>     INFO: 29953000 events read in total (735959ms).
[12:31:51.564] <TB3>     INFO: 31022800 events read in total (762245ms).
[12:32:17.845] <TB3>     INFO: 32090800 events read in total (788526ms).
[12:32:44.143] <TB3>     INFO: 33161000 events read in total (814824ms).
[12:33:10.468] <TB3>     INFO: 34231200 events read in total (841149ms).
[12:33:36.760] <TB3>     INFO: 35299600 events read in total (867441ms).
[12:34:03.049] <TB3>     INFO: 36369600 events read in total (893730ms).
[12:34:29.360] <TB3>     INFO: 37440200 events read in total (920041ms).
[12:34:55.641] <TB3>     INFO: 38508200 events read in total (946322ms).
[12:35:21.911] <TB3>     INFO: 39576600 events read in total (972592ms).
[12:35:48.213] <TB3>     INFO: 40648600 events read in total (998894ms).
[12:36:14.503] <TB3>     INFO: 41717600 events read in total (1025184ms).
[12:36:40.783] <TB3>     INFO: 42786800 events read in total (1051464ms).
[12:37:07.070] <TB3>     INFO: 43857400 events read in total (1077751ms).
[12:37:33.331] <TB3>     INFO: 44925400 events read in total (1104012ms).
[12:37:59.597] <TB3>     INFO: 45993600 events read in total (1130278ms).
[12:38:25.897] <TB3>     INFO: 47066000 events read in total (1156578ms).
[12:38:52.176] <TB3>     INFO: 48134000 events read in total (1182857ms).
[12:39:18.449] <TB3>     INFO: 49201400 events read in total (1209130ms).
[12:39:44.710] <TB3>     INFO: 50269200 events read in total (1235391ms).
[12:40:11.009] <TB3>     INFO: 51340800 events read in total (1261690ms).
[12:40:37.279] <TB3>     INFO: 52409200 events read in total (1287960ms).
[12:41:03.544] <TB3>     INFO: 53477600 events read in total (1314225ms).
[12:41:29.839] <TB3>     INFO: 54548400 events read in total (1340520ms).
[12:41:56.114] <TB3>     INFO: 55615800 events read in total (1366795ms).
[12:42:22.413] <TB3>     INFO: 56683800 events read in total (1393094ms).
[12:42:48.745] <TB3>     INFO: 57752400 events read in total (1419426ms).
[12:43:15.079] <TB3>     INFO: 58824800 events read in total (1445760ms).
[12:43:21.465] <TB3>     INFO: 59072000 events read in total (1452146ms).
[12:43:21.485] <TB3>     INFO: Test took 1453219ms.
[12:43:21.541] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:43:21.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:43:21.663] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:22.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:43:22.840] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:23.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:43:23.995] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:25.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:43:25.141] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:26.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:43:26.289] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:27.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:43:27.470] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:28.613] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:43:28.613] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:29.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:43:29.765] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:30.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:43:30.932] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:32.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:43:32.103] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:33.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:43:33.276] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:34.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:43:34.442] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:35.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:43:35.595] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:36.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:43:36.739] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:37.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:43:37.909] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:39.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:43:39.076] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:43:40.241] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500588544
[12:43:40.270] <TB3>     INFO: PixTestScurves::scurves() done 
[12:43:40.271] <TB3>     INFO: Vcal mean:  35.10  35.04  35.07  35.12  35.07  34.95  35.25  35.01  35.04  35.08  35.02  35.08  35.05  35.14  35.04  35.07 
[12:43:40.271] <TB3>     INFO: Vcal RMS:    0.61   0.64   0.68   0.78   0.67   0.69   0.73   0.68   1.03   0.68   0.73   0.67   0.83   0.67   1.40   0.70 
[12:43:40.271] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[12:43:40.341] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[12:43:40.342] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[12:43:40.342] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[12:43:40.342] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[12:43:40.342] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[12:43:40.342] <TB3>     INFO: ######################################################################
[12:43:40.342] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[12:43:40.342] <TB3>     INFO: ######################################################################
[12:43:40.345] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:43:40.686] <TB3>     INFO: Expecting 41600 events.
[12:43:44.663] <TB3>     INFO: 41600 events read in total (3262ms).
[12:43:44.663] <TB3>     INFO: Test took 4318ms.
[12:43:44.671] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:43:44.671] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66552
[12:43:44.671] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:43:44.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 51, 0] has eff 0/10
[12:43:44.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 51, 0]
[12:43:44.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 51, 1] has eff 0/10
[12:43:44.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 51, 1]
[12:43:44.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 31, 72] has eff 0/10
[12:43:44.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 31, 72]
[12:43:44.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 51, 3] has eff 0/10
[12:43:44.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 51, 3]
[12:43:44.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 51, 5] has eff 0/10
[12:43:44.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 51, 5]
[12:43:44.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 51, 6] has eff 0/10
[12:43:44.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 51, 6]
[12:43:44.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 51, 53] has eff 0/10
[12:43:44.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 51, 53]
[12:43:44.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 51, 74] has eff 0/10
[12:43:44.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 51, 74]
[12:43:44.680] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 8
[12:43:44.680] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[12:43:44.680] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[12:43:44.680] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[12:43:45.022] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:43:45.360] <TB3>     INFO: Expecting 41600 events.
[12:43:49.404] <TB3>     INFO: 41600 events read in total (3329ms).
[12:43:49.405] <TB3>     INFO: Test took 4383ms.
[12:43:49.413] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:43:49.413] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66552
[12:43:49.413] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[12:43:49.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.916
[12:43:49.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[12:43:49.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.056
[12:43:49.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 185
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.686
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.172
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.064
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 167
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.792
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 180
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.387
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 164
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.602
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[12:43:49.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.279
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [11 ,16] phvalue 163
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.33
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 165
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.857
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 178
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.869
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 166
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.143
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.007
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 187
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.846
[12:43:49.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[12:43:49.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.326
[12:43:49.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 171
[12:43:49.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[12:43:49.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[12:43:49.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[12:43:49.507] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:43:49.848] <TB3>     INFO: Expecting 41600 events.
[12:43:53.887] <TB3>     INFO: 41600 events read in total (3324ms).
[12:43:53.888] <TB3>     INFO: Test took 4381ms.
[12:43:53.896] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:43:53.896] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66552
[12:43:53.896] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[12:43:53.899] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[12:43:53.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 4
[12:43:53.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.5877
[12:43:53.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 83
[12:43:53.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.1759
[12:43:53.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 81
[12:43:53.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.4599
[12:43:53.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 69
[12:43:53.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.6489
[12:43:53.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 62
[12:43:53.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.244
[12:43:53.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 58
[12:43:53.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.5385
[12:43:53.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 67
[12:43:53.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9028
[12:43:53.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 60
[12:43:53.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3349
[12:43:53.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 70
[12:43:53.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 46.6721
[12:43:53.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 47
[12:43:53.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.207
[12:43:53.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 61
[12:43:53.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8566
[12:43:53.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 80
[12:43:53.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9831
[12:43:53.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,14] phvalue 62
[12:43:53.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7393
[12:43:53.903] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 74
[12:43:53.903] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1755
[12:43:53.903] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 81
[12:43:53.903] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1475
[12:43:53.903] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 69
[12:43:53.903] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9893
[12:43:53.903] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 65
[12:43:53.905] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 0 0
[12:43:54.312] <TB3>     INFO: Expecting 2560 events.
[12:43:55.270] <TB3>     INFO: 2560 events read in total (243ms).
[12:43:55.270] <TB3>     INFO: Test took 1365ms.
[12:43:55.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:43:55.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 1 1
[12:43:55.779] <TB3>     INFO: Expecting 2560 events.
[12:43:56.735] <TB3>     INFO: 2560 events read in total (241ms).
[12:43:56.736] <TB3>     INFO: Test took 1465ms.
[12:43:56.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:43:56.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 2 2
[12:43:57.244] <TB3>     INFO: Expecting 2560 events.
[12:43:58.201] <TB3>     INFO: 2560 events read in total (242ms).
[12:43:58.201] <TB3>     INFO: Test took 1465ms.
[12:43:58.201] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:43:58.201] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 3 3
[12:43:58.709] <TB3>     INFO: Expecting 2560 events.
[12:43:59.666] <TB3>     INFO: 2560 events read in total (242ms).
[12:43:59.666] <TB3>     INFO: Test took 1465ms.
[12:43:59.667] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:43:59.667] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[12:44:00.174] <TB3>     INFO: Expecting 2560 events.
[12:44:01.131] <TB3>     INFO: 2560 events read in total (242ms).
[12:44:01.132] <TB3>     INFO: Test took 1465ms.
[12:44:01.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:44:01.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 5 5
[12:44:01.639] <TB3>     INFO: Expecting 2560 events.
[12:44:02.596] <TB3>     INFO: 2560 events read in total (242ms).
[12:44:02.597] <TB3>     INFO: Test took 1465ms.
[12:44:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:44:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 6 6
[12:44:03.105] <TB3>     INFO: Expecting 2560 events.
[12:44:04.062] <TB3>     INFO: 2560 events read in total (242ms).
[12:44:04.062] <TB3>     INFO: Test took 1465ms.
[12:44:04.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:44:04.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 7 7
[12:44:04.571] <TB3>     INFO: Expecting 2560 events.
[12:44:05.527] <TB3>     INFO: 2560 events read in total (241ms).
[12:44:05.528] <TB3>     INFO: Test took 1465ms.
[12:44:05.528] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:44:05.528] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[12:44:06.036] <TB3>     INFO: Expecting 2560 events.
[12:44:06.993] <TB3>     INFO: 2560 events read in total (242ms).
[12:44:06.994] <TB3>     INFO: Test took 1466ms.
[12:44:06.994] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:44:06.994] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[12:44:07.502] <TB3>     INFO: Expecting 2560 events.
[12:44:08.459] <TB3>     INFO: 2560 events read in total (242ms).
[12:44:08.459] <TB3>     INFO: Test took 1465ms.
[12:44:08.459] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:44:08.460] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 10 10
[12:44:08.967] <TB3>     INFO: Expecting 2560 events.
[12:44:09.924] <TB3>     INFO: 2560 events read in total (242ms).
[12:44:09.925] <TB3>     INFO: Test took 1465ms.
[12:44:09.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:44:09.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 14, 11 11
[12:44:10.433] <TB3>     INFO: Expecting 2560 events.
[12:44:11.390] <TB3>     INFO: 2560 events read in total (242ms).
[12:44:11.391] <TB3>     INFO: Test took 1466ms.
[12:44:11.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:44:11.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 12 12
[12:44:11.899] <TB3>     INFO: Expecting 2560 events.
[12:44:12.856] <TB3>     INFO: 2560 events read in total (242ms).
[12:44:12.857] <TB3>     INFO: Test took 1466ms.
[12:44:12.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:44:12.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 13 13
[12:44:13.365] <TB3>     INFO: Expecting 2560 events.
[12:44:14.322] <TB3>     INFO: 2560 events read in total (242ms).
[12:44:14.323] <TB3>     INFO: Test took 1466ms.
[12:44:14.323] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:44:14.323] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 14 14
[12:44:14.831] <TB3>     INFO: Expecting 2560 events.
[12:44:15.788] <TB3>     INFO: 2560 events read in total (242ms).
[12:44:15.788] <TB3>     INFO: Test took 1465ms.
[12:44:15.789] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:44:15.789] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 15 15
[12:44:16.297] <TB3>     INFO: Expecting 2560 events.
[12:44:17.254] <TB3>     INFO: 2560 events read in total (242ms).
[12:44:17.254] <TB3>     INFO: Test took 1465ms.
[12:44:17.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[12:44:17.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[12:44:17.258] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:44:17.764] <TB3>     INFO: Expecting 655360 events.
[12:44:29.279] <TB3>     INFO: 655360 events read in total (10800ms).
[12:44:29.291] <TB3>     INFO: Expecting 655360 events.
[12:44:40.662] <TB3>     INFO: 655360 events read in total (10805ms).
[12:44:40.677] <TB3>     INFO: Expecting 655360 events.
[12:44:52.024] <TB3>     INFO: 655360 events read in total (10794ms).
[12:44:52.042] <TB3>     INFO: Expecting 655360 events.
[12:45:03.383] <TB3>     INFO: 655360 events read in total (10788ms).
[12:45:03.407] <TB3>     INFO: Expecting 655360 events.
[12:45:14.757] <TB3>     INFO: 655360 events read in total (10795ms).
[12:45:14.787] <TB3>     INFO: Expecting 655360 events.
[12:45:26.121] <TB3>     INFO: 655360 events read in total (10793ms).
[12:45:26.152] <TB3>     INFO: Expecting 655360 events.
[12:45:37.499] <TB3>     INFO: 655360 events read in total (10802ms).
[12:45:37.535] <TB3>     INFO: Expecting 655360 events.
[12:45:48.867] <TB3>     INFO: 655360 events read in total (10798ms).
[12:45:48.908] <TB3>     INFO: Expecting 655360 events.
[12:46:00.278] <TB3>     INFO: 655360 events read in total (10840ms).
[12:46:00.322] <TB3>     INFO: Expecting 655360 events.
[12:46:11.688] <TB3>     INFO: 655360 events read in total (10837ms).
[12:46:11.735] <TB3>     INFO: Expecting 655360 events.
[12:46:23.101] <TB3>     INFO: 655360 events read in total (10833ms).
[12:46:23.154] <TB3>     INFO: Expecting 655360 events.
[12:46:34.518] <TB3>     INFO: 655360 events read in total (10837ms).
[12:46:34.573] <TB3>     INFO: Expecting 655360 events.
[12:46:45.933] <TB3>     INFO: 655360 events read in total (10833ms).
[12:46:45.994] <TB3>     INFO: Expecting 655360 events.
[12:46:57.358] <TB3>     INFO: 655360 events read in total (10838ms).
[12:46:57.422] <TB3>     INFO: Expecting 655360 events.
[12:47:08.787] <TB3>     INFO: 655360 events read in total (10838ms).
[12:47:08.855] <TB3>     INFO: Expecting 655360 events.
[12:47:20.231] <TB3>     INFO: 655360 events read in total (10849ms).
[12:47:20.303] <TB3>     INFO: Test took 183046ms.
[12:47:20.395] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:47:20.703] <TB3>     INFO: Expecting 655360 events.
[12:47:32.205] <TB3>     INFO: 655360 events read in total (10787ms).
[12:47:32.216] <TB3>     INFO: Expecting 655360 events.
[12:47:43.573] <TB3>     INFO: 655360 events read in total (10794ms).
[12:47:43.588] <TB3>     INFO: Expecting 655360 events.
[12:47:54.945] <TB3>     INFO: 655360 events read in total (10793ms).
[12:47:54.964] <TB3>     INFO: Expecting 655360 events.
[12:48:06.311] <TB3>     INFO: 655360 events read in total (10794ms).
[12:48:06.337] <TB3>     INFO: Expecting 655360 events.
[12:48:17.677] <TB3>     INFO: 655360 events read in total (10788ms).
[12:48:17.705] <TB3>     INFO: Expecting 655360 events.
[12:48:29.054] <TB3>     INFO: 655360 events read in total (10801ms).
[12:48:29.085] <TB3>     INFO: Expecting 655360 events.
[12:48:40.432] <TB3>     INFO: 655360 events read in total (10805ms).
[12:48:40.468] <TB3>     INFO: Expecting 655360 events.
[12:48:51.801] <TB3>     INFO: 655360 events read in total (10798ms).
[12:48:51.840] <TB3>     INFO: Expecting 655360 events.
[12:49:03.211] <TB3>     INFO: 655360 events read in total (10839ms).
[12:49:03.254] <TB3>     INFO: Expecting 655360 events.
[12:49:14.616] <TB3>     INFO: 655360 events read in total (10832ms).
[12:49:14.664] <TB3>     INFO: Expecting 655360 events.
[12:49:26.032] <TB3>     INFO: 655360 events read in total (10841ms).
[12:49:26.091] <TB3>     INFO: Expecting 655360 events.
[12:49:37.456] <TB3>     INFO: 655360 events read in total (10839ms).
[12:49:37.513] <TB3>     INFO: Expecting 655360 events.
[12:49:48.876] <TB3>     INFO: 655360 events read in total (10836ms).
[12:49:48.937] <TB3>     INFO: Expecting 655360 events.
[12:50:00.312] <TB3>     INFO: 655360 events read in total (10848ms).
[12:50:00.375] <TB3>     INFO: Expecting 655360 events.
[12:50:11.737] <TB3>     INFO: 655360 events read in total (10835ms).
[12:50:11.813] <TB3>     INFO: Expecting 655360 events.
[12:50:23.183] <TB3>     INFO: 655360 events read in total (10843ms).
[12:50:23.257] <TB3>     INFO: Test took 182862ms.
[12:50:23.429] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.429] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:50:23.429] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.430] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:50:23.430] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.430] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:50:23.430] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.431] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:50:23.431] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.431] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:50:23.431] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.431] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:50:23.432] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.432] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:50:23.432] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.432] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:50:23.432] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.433] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:50:23.433] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.433] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:50:23.433] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.434] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:50:23.434] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.434] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:50:23.434] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.434] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:50:23.434] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:50:23.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:50:23.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:50:23.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:50:23.436] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.443] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.450] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.457] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.464] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.471] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.478] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.484] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.491] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:50:23.498] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:50:23.505] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:50:23.512] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:50:23.519] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:50:23.526] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[12:50:23.533] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[12:50:23.540] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.547] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.554] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.561] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.568] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.575] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.581] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.589] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:50:23.596] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:50:23.603] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:50:23.609] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:50:23.616] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:50:23.624] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:50:23.630] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:50:23.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:50:23.668] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C0.dat
[12:50:23.668] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C1.dat
[12:50:23.668] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C2.dat
[12:50:23.668] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C3.dat
[12:50:23.668] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C4.dat
[12:50:23.668] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C5.dat
[12:50:23.668] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C6.dat
[12:50:23.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C7.dat
[12:50:23.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C8.dat
[12:50:23.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C9.dat
[12:50:23.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C10.dat
[12:50:23.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C11.dat
[12:50:23.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C12.dat
[12:50:23.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C13.dat
[12:50:23.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C14.dat
[12:50:23.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//dacParameters35_C15.dat
[12:50:24.013] <TB3>     INFO: Expecting 41600 events.
[12:50:27.821] <TB3>     INFO: 41600 events read in total (3093ms).
[12:50:27.822] <TB3>     INFO: Test took 4150ms.
[12:50:28.465] <TB3>     INFO: Expecting 41600 events.
[12:50:32.279] <TB3>     INFO: 41600 events read in total (3099ms).
[12:50:32.279] <TB3>     INFO: Test took 4152ms.
[12:50:32.924] <TB3>     INFO: Expecting 41600 events.
[12:50:36.730] <TB3>     INFO: 41600 events read in total (3091ms).
[12:50:36.730] <TB3>     INFO: Test took 4145ms.
[12:50:37.036] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:37.168] <TB3>     INFO: Expecting 2560 events.
[12:50:38.125] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:38.125] <TB3>     INFO: Test took 1089ms.
[12:50:38.127] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:38.635] <TB3>     INFO: Expecting 2560 events.
[12:50:39.592] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:39.592] <TB3>     INFO: Test took 1465ms.
[12:50:39.594] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:40.102] <TB3>     INFO: Expecting 2560 events.
[12:50:41.059] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:41.059] <TB3>     INFO: Test took 1465ms.
[12:50:41.061] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:41.568] <TB3>     INFO: Expecting 2560 events.
[12:50:42.526] <TB3>     INFO: 2560 events read in total (243ms).
[12:50:42.526] <TB3>     INFO: Test took 1465ms.
[12:50:42.528] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:43.035] <TB3>     INFO: Expecting 2560 events.
[12:50:43.992] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:43.992] <TB3>     INFO: Test took 1464ms.
[12:50:43.994] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:44.502] <TB3>     INFO: Expecting 2560 events.
[12:50:45.459] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:45.459] <TB3>     INFO: Test took 1465ms.
[12:50:45.462] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:45.969] <TB3>     INFO: Expecting 2560 events.
[12:50:46.925] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:46.926] <TB3>     INFO: Test took 1464ms.
[12:50:46.928] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:47.435] <TB3>     INFO: Expecting 2560 events.
[12:50:48.392] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:48.393] <TB3>     INFO: Test took 1465ms.
[12:50:48.394] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:48.902] <TB3>     INFO: Expecting 2560 events.
[12:50:49.859] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:49.859] <TB3>     INFO: Test took 1465ms.
[12:50:49.861] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:50.368] <TB3>     INFO: Expecting 2560 events.
[12:50:51.325] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:51.326] <TB3>     INFO: Test took 1465ms.
[12:50:51.327] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:51.835] <TB3>     INFO: Expecting 2560 events.
[12:50:52.792] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:52.792] <TB3>     INFO: Test took 1465ms.
[12:50:52.794] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:53.301] <TB3>     INFO: Expecting 2560 events.
[12:50:54.258] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:54.258] <TB3>     INFO: Test took 1464ms.
[12:50:54.261] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:54.767] <TB3>     INFO: Expecting 2560 events.
[12:50:55.725] <TB3>     INFO: 2560 events read in total (243ms).
[12:50:55.725] <TB3>     INFO: Test took 1465ms.
[12:50:55.727] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:56.234] <TB3>     INFO: Expecting 2560 events.
[12:50:57.191] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:57.191] <TB3>     INFO: Test took 1464ms.
[12:50:57.193] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:57.700] <TB3>     INFO: Expecting 2560 events.
[12:50:58.657] <TB3>     INFO: 2560 events read in total (242ms).
[12:50:58.658] <TB3>     INFO: Test took 1465ms.
[12:50:58.660] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:50:59.167] <TB3>     INFO: Expecting 2560 events.
[12:51:00.124] <TB3>     INFO: 2560 events read in total (242ms).
[12:51:00.125] <TB3>     INFO: Test took 1465ms.
[12:51:00.127] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:00.634] <TB3>     INFO: Expecting 2560 events.
[12:51:01.591] <TB3>     INFO: 2560 events read in total (242ms).
[12:51:01.592] <TB3>     INFO: Test took 1465ms.
[12:51:01.594] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:02.100] <TB3>     INFO: Expecting 2560 events.
[12:51:03.058] <TB3>     INFO: 2560 events read in total (243ms).
[12:51:03.058] <TB3>     INFO: Test took 1464ms.
[12:51:03.060] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:03.567] <TB3>     INFO: Expecting 2560 events.
[12:51:04.525] <TB3>     INFO: 2560 events read in total (243ms).
[12:51:04.525] <TB3>     INFO: Test took 1465ms.
[12:51:04.527] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:05.034] <TB3>     INFO: Expecting 2560 events.
[12:51:05.992] <TB3>     INFO: 2560 events read in total (243ms).
[12:51:05.992] <TB3>     INFO: Test took 1465ms.
[12:51:05.994] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:06.501] <TB3>     INFO: Expecting 2560 events.
[12:51:07.459] <TB3>     INFO: 2560 events read in total (243ms).
[12:51:07.459] <TB3>     INFO: Test took 1465ms.
[12:51:07.461] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:07.968] <TB3>     INFO: Expecting 2560 events.
[12:51:08.926] <TB3>     INFO: 2560 events read in total (243ms).
[12:51:08.926] <TB3>     INFO: Test took 1465ms.
[12:51:08.929] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:09.435] <TB3>     INFO: Expecting 2560 events.
[12:51:10.393] <TB3>     INFO: 2560 events read in total (243ms).
[12:51:10.393] <TB3>     INFO: Test took 1464ms.
[12:51:10.395] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:10.902] <TB3>     INFO: Expecting 2560 events.
[12:51:11.860] <TB3>     INFO: 2560 events read in total (243ms).
[12:51:11.860] <TB3>     INFO: Test took 1465ms.
[12:51:11.862] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:12.369] <TB3>     INFO: Expecting 2560 events.
[12:51:13.326] <TB3>     INFO: 2560 events read in total (242ms).
[12:51:13.327] <TB3>     INFO: Test took 1465ms.
[12:51:13.329] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:13.836] <TB3>     INFO: Expecting 2560 events.
[12:51:14.793] <TB3>     INFO: 2560 events read in total (242ms).
[12:51:14.794] <TB3>     INFO: Test took 1465ms.
[12:51:14.796] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:15.303] <TB3>     INFO: Expecting 2560 events.
[12:51:16.260] <TB3>     INFO: 2560 events read in total (242ms).
[12:51:16.261] <TB3>     INFO: Test took 1465ms.
[12:51:16.263] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:16.770] <TB3>     INFO: Expecting 2560 events.
[12:51:17.727] <TB3>     INFO: 2560 events read in total (242ms).
[12:51:17.728] <TB3>     INFO: Test took 1466ms.
[12:51:17.730] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:18.237] <TB3>     INFO: Expecting 2560 events.
[12:51:19.194] <TB3>     INFO: 2560 events read in total (242ms).
[12:51:19.195] <TB3>     INFO: Test took 1465ms.
[12:51:19.197] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:19.704] <TB3>     INFO: Expecting 2560 events.
[12:51:20.661] <TB3>     INFO: 2560 events read in total (242ms).
[12:51:20.662] <TB3>     INFO: Test took 1466ms.
[12:51:20.664] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:21.170] <TB3>     INFO: Expecting 2560 events.
[12:51:22.128] <TB3>     INFO: 2560 events read in total (243ms).
[12:51:22.128] <TB3>     INFO: Test took 1464ms.
[12:51:22.131] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:22.637] <TB3>     INFO: Expecting 2560 events.
[12:51:23.595] <TB3>     INFO: 2560 events read in total (243ms).
[12:51:23.595] <TB3>     INFO: Test took 1465ms.
[12:51:24.607] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 464 seconds
[12:51:24.607] <TB3>     INFO: PH scale (per ROC):    77  79  77  71  85  86  74  80  85  77  80  80  86  84  86  80
[12:51:24.607] <TB3>     INFO: PH offset (per ROC):  170 169 177 188 182 175 189 176 190 187 170 184 171 165 176 181
[12:51:24.775] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:51:24.778] <TB3>     INFO: ######################################################################
[12:51:24.778] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:51:24.778] <TB3>     INFO: ######################################################################
[12:51:24.778] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:51:24.790] <TB3>     INFO: scanning low vcal = 10
[12:51:25.131] <TB3>     INFO: Expecting 41600 events.
[12:51:28.838] <TB3>     INFO: 41600 events read in total (2992ms).
[12:51:28.838] <TB3>     INFO: Test took 4048ms.
[12:51:28.840] <TB3>     INFO: scanning low vcal = 20
[12:51:29.347] <TB3>     INFO: Expecting 41600 events.
[12:51:33.054] <TB3>     INFO: 41600 events read in total (2992ms).
[12:51:33.054] <TB3>     INFO: Test took 4214ms.
[12:51:33.056] <TB3>     INFO: scanning low vcal = 30
[12:51:33.563] <TB3>     INFO: Expecting 41600 events.
[12:51:37.275] <TB3>     INFO: 41600 events read in total (2997ms).
[12:51:37.276] <TB3>     INFO: Test took 4220ms.
[12:51:37.277] <TB3>     INFO: scanning low vcal = 40
[12:51:37.782] <TB3>     INFO: Expecting 41600 events.
[12:51:41.998] <TB3>     INFO: 41600 events read in total (3501ms).
[12:51:41.999] <TB3>     INFO: Test took 4722ms.
[12:51:42.002] <TB3>     INFO: scanning low vcal = 50
[12:51:42.424] <TB3>     INFO: Expecting 41600 events.
[12:51:46.657] <TB3>     INFO: 41600 events read in total (3518ms).
[12:51:46.657] <TB3>     INFO: Test took 4655ms.
[12:51:46.660] <TB3>     INFO: scanning low vcal = 60
[12:51:47.081] <TB3>     INFO: Expecting 41600 events.
[12:51:51.311] <TB3>     INFO: 41600 events read in total (3515ms).
[12:51:51.312] <TB3>     INFO: Test took 4652ms.
[12:51:51.315] <TB3>     INFO: scanning low vcal = 70
[12:51:51.735] <TB3>     INFO: Expecting 41600 events.
[12:51:55.967] <TB3>     INFO: 41600 events read in total (3517ms).
[12:51:55.968] <TB3>     INFO: Test took 4653ms.
[12:51:55.971] <TB3>     INFO: scanning low vcal = 80
[12:51:56.392] <TB3>     INFO: Expecting 41600 events.
[12:52:00.630] <TB3>     INFO: 41600 events read in total (3523ms).
[12:52:00.631] <TB3>     INFO: Test took 4660ms.
[12:52:00.634] <TB3>     INFO: scanning low vcal = 90
[12:52:01.054] <TB3>     INFO: Expecting 41600 events.
[12:52:05.283] <TB3>     INFO: 41600 events read in total (3514ms).
[12:52:05.284] <TB3>     INFO: Test took 4650ms.
[12:52:05.287] <TB3>     INFO: scanning low vcal = 100
[12:52:05.707] <TB3>     INFO: Expecting 41600 events.
[12:52:10.072] <TB3>     INFO: 41600 events read in total (3649ms).
[12:52:10.072] <TB3>     INFO: Test took 4785ms.
[12:52:10.077] <TB3>     INFO: scanning low vcal = 110
[12:52:10.496] <TB3>     INFO: Expecting 41600 events.
[12:52:14.726] <TB3>     INFO: 41600 events read in total (3515ms).
[12:52:14.727] <TB3>     INFO: Test took 4650ms.
[12:52:14.730] <TB3>     INFO: scanning low vcal = 120
[12:52:15.150] <TB3>     INFO: Expecting 41600 events.
[12:52:19.381] <TB3>     INFO: 41600 events read in total (3516ms).
[12:52:19.382] <TB3>     INFO: Test took 4652ms.
[12:52:19.385] <TB3>     INFO: scanning low vcal = 130
[12:52:19.807] <TB3>     INFO: Expecting 41600 events.
[12:52:24.036] <TB3>     INFO: 41600 events read in total (3514ms).
[12:52:24.037] <TB3>     INFO: Test took 4652ms.
[12:52:24.040] <TB3>     INFO: scanning low vcal = 140
[12:52:24.460] <TB3>     INFO: Expecting 41600 events.
[12:52:28.692] <TB3>     INFO: 41600 events read in total (3517ms).
[12:52:28.693] <TB3>     INFO: Test took 4653ms.
[12:52:28.696] <TB3>     INFO: scanning low vcal = 150
[12:52:29.117] <TB3>     INFO: Expecting 41600 events.
[12:52:33.345] <TB3>     INFO: 41600 events read in total (3513ms).
[12:52:33.346] <TB3>     INFO: Test took 4650ms.
[12:52:33.349] <TB3>     INFO: scanning low vcal = 160
[12:52:33.771] <TB3>     INFO: Expecting 41600 events.
[12:52:37.001] <TB3>     INFO: 41600 events read in total (3515ms).
[12:52:37.001] <TB3>     INFO: Test took 4652ms.
[12:52:38.004] <TB3>     INFO: scanning low vcal = 170
[12:52:38.426] <TB3>     INFO: Expecting 41600 events.
[12:52:42.656] <TB3>     INFO: 41600 events read in total (3515ms).
[12:52:42.657] <TB3>     INFO: Test took 4653ms.
[12:52:42.661] <TB3>     INFO: scanning low vcal = 180
[12:52:43.080] <TB3>     INFO: Expecting 41600 events.
[12:52:47.312] <TB3>     INFO: 41600 events read in total (3517ms).
[12:52:47.313] <TB3>     INFO: Test took 4652ms.
[12:52:47.316] <TB3>     INFO: scanning low vcal = 190
[12:52:47.736] <TB3>     INFO: Expecting 41600 events.
[12:52:51.969] <TB3>     INFO: 41600 events read in total (3517ms).
[12:52:51.970] <TB3>     INFO: Test took 4654ms.
[12:52:51.973] <TB3>     INFO: scanning low vcal = 200
[12:52:52.393] <TB3>     INFO: Expecting 41600 events.
[12:52:56.623] <TB3>     INFO: 41600 events read in total (3515ms).
[12:52:56.624] <TB3>     INFO: Test took 4651ms.
[12:52:56.627] <TB3>     INFO: scanning low vcal = 210
[12:52:57.048] <TB3>     INFO: Expecting 41600 events.
[12:53:01.279] <TB3>     INFO: 41600 events read in total (3516ms).
[12:53:01.280] <TB3>     INFO: Test took 4653ms.
[12:53:01.283] <TB3>     INFO: scanning low vcal = 220
[12:53:01.703] <TB3>     INFO: Expecting 41600 events.
[12:53:05.935] <TB3>     INFO: 41600 events read in total (3517ms).
[12:53:05.936] <TB3>     INFO: Test took 4653ms.
[12:53:05.939] <TB3>     INFO: scanning low vcal = 230
[12:53:06.360] <TB3>     INFO: Expecting 41600 events.
[12:53:10.590] <TB3>     INFO: 41600 events read in total (3515ms).
[12:53:10.591] <TB3>     INFO: Test took 4652ms.
[12:53:10.594] <TB3>     INFO: scanning low vcal = 240
[12:53:11.014] <TB3>     INFO: Expecting 41600 events.
[12:53:15.245] <TB3>     INFO: 41600 events read in total (3516ms).
[12:53:15.246] <TB3>     INFO: Test took 4652ms.
[12:53:15.249] <TB3>     INFO: scanning low vcal = 250
[12:53:15.669] <TB3>     INFO: Expecting 41600 events.
[12:53:19.901] <TB3>     INFO: 41600 events read in total (3517ms).
[12:53:19.902] <TB3>     INFO: Test took 4653ms.
[12:53:19.907] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:53:20.327] <TB3>     INFO: Expecting 41600 events.
[12:53:24.558] <TB3>     INFO: 41600 events read in total (3516ms).
[12:53:24.559] <TB3>     INFO: Test took 4651ms.
[12:53:24.562] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:53:24.983] <TB3>     INFO: Expecting 41600 events.
[12:53:29.214] <TB3>     INFO: 41600 events read in total (3516ms).
[12:53:29.214] <TB3>     INFO: Test took 4652ms.
[12:53:29.218] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:53:29.638] <TB3>     INFO: Expecting 41600 events.
[12:53:33.870] <TB3>     INFO: 41600 events read in total (3517ms).
[12:53:33.870] <TB3>     INFO: Test took 4653ms.
[12:53:33.874] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:53:34.293] <TB3>     INFO: Expecting 41600 events.
[12:53:38.524] <TB3>     INFO: 41600 events read in total (3516ms).
[12:53:38.524] <TB3>     INFO: Test took 4650ms.
[12:53:38.527] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:53:38.949] <TB3>     INFO: Expecting 41600 events.
[12:53:43.176] <TB3>     INFO: 41600 events read in total (3512ms).
[12:53:43.177] <TB3>     INFO: Test took 4650ms.
[12:53:43.695] <TB3>     INFO: PixTestGainPedestal::measure() done 
[12:53:43.698] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:53:43.698] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:53:43.699] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:53:43.699] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:53:43.699] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:53:43.699] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:53:43.699] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:53:43.699] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:53:43.700] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:53:43.700] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:53:43.700] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:53:43.700] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:53:43.700] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:53:43.700] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:53:43.701] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:53:43.701] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:54:21.833] <TB3>     INFO: PixTestGainPedestal::fit() done
[12:54:21.833] <TB3>     INFO: non-linearity mean:  0.954 0.947 0.960 0.962 0.957 0.968 0.956 0.969 0.952 0.955 0.955 0.962 0.958 0.959 0.961 0.959
[12:54:21.833] <TB3>     INFO: non-linearity RMS:   0.007 0.007 0.006 0.006 0.006 0.005 0.008 0.004 0.008 0.007 0.006 0.005 0.006 0.005 0.004 0.004
[12:54:21.833] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:54:21.855] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:54:21.877] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:54:21.900] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:54:21.922] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:54:21.944] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:54:21.966] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:54:21.988] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:54:22.010] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:54:22.032] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:54:22.054] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:54:22.077] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:54:22.099] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:54:22.121] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:54:22.143] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:54:22.166] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-32_FPIXTest-17C-Nebraska-161021-1133-150V_2016-10-21_11h33m_1477067607//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:54:22.188] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[12:54:22.188] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:54:22.195] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:54:22.195] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:54:22.198] <TB3>     INFO: ######################################################################
[12:54:22.198] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:54:22.198] <TB3>     INFO: ######################################################################
[12:54:22.201] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:54:22.211] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:54:22.211] <TB3>     INFO:     run 1 of 1
[12:54:22.211] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:54:22.549] <TB3>     INFO: Expecting 3120000 events.
[12:55:10.255] <TB3>     INFO: 1266950 events read in total (46991ms).
[12:55:57.155] <TB3>     INFO: 2528125 events read in total (93891ms).
[12:56:19.284] <TB3>     INFO: 3120000 events read in total (116021ms).
[12:56:19.328] <TB3>     INFO: Test took 117118ms.
[12:56:19.403] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:56:19.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:56:20.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:56:22.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:56:23.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:56:25.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:56:26.748] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:56:28.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:56:29.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:56:31.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:56:32.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:56:34.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:56:35.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:56:36.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:56:38.186] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:56:39.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:56:40.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:56:42.358] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 373313536
[12:56:42.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:56:42.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4851, RMS = 1.08467
[12:56:42.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:56:42.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:56:42.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3952, RMS = 1.10146
[12:56:42.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:56:42.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:56:42.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7183, RMS = 1.59614
[12:56:42.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[12:56:42.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:56:42.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4512, RMS = 1.52054
[12:56:42.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[12:56:42.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:56:42.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9619, RMS = 1.2042
[12:56:42.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:56:42.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:56:42.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8529, RMS = 1.25129
[12:56:42.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:56:42.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:56:42.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.9116, RMS = 2.5332
[12:56:42.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 104
[12:56:42.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:56:42.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.8552, RMS = 2.80626
[12:56:42.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[12:56:42.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:56:42.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8412, RMS = 1.34546
[12:56:42.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:56:42.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:56:42.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5893, RMS = 1.57048
[12:56:42.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:56:42.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:56:42.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4514, RMS = 1.3277
[12:56:42.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[12:56:42.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:56:42.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6416, RMS = 1.26398
[12:56:42.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:56:42.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:56:42.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7422, RMS = 1.56016
[12:56:42.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:56:42.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:56:42.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0245, RMS = 2.13925
[12:56:42.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:56:42.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:56:42.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7453, RMS = 1.11752
[12:56:42.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:56:42.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:56:42.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4984, RMS = 1.13901
[12:56:42.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:56:42.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:56:42.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8596, RMS = 1.33928
[12:56:42.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:56:42.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:56:42.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2092, RMS = 1.36005
[12:56:42.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:56:42.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:56:42.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4512, RMS = 0.879619
[12:56:42.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:56:42.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:56:42.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0086, RMS = 0.873769
[12:56:42.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:56:42.400] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:56:42.400] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9725, RMS = 1.15568
[12:56:42.400] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:56:42.400] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:56:42.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9358, RMS = 1.17676
[12:56:42.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:56:42.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:56:42.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5004, RMS = 1.72271
[12:56:42.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[12:56:42.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:56:42.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.5192, RMS = 1.87606
[12:56:42.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[12:56:42.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:56:42.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8907, RMS = 1.10046
[12:56:42.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:56:42.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:56:42.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3901, RMS = 1.28502
[12:56:42.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[12:56:42.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:56:42.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2169, RMS = 1.30175
[12:56:42.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:56:42.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:56:42.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0245, RMS = 1.44123
[12:56:42.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:56:42.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:56:42.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.183, RMS = 0.646616
[12:56:42.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[12:56:42.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:56:42.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9462, RMS = 1.35319
[12:56:42.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:56:42.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:56:42.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.0775, RMS = 2.40919
[12:56:42.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:56:42.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:56:42.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.2067, RMS = 2.4561
[12:56:42.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[12:56:42.409] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[12:56:42.409] <TB3>     INFO: number of dead bumps (per ROC):     1    0    0    0    0    0    0    0    9    5    0    7    0    1    0    0
[12:56:42.409] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:56:42.503] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:56:42.503] <TB3>     INFO: enter test to run
[12:56:42.503] <TB3>     INFO:   test:  no parameter change
[12:56:42.504] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[12:56:42.505] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[12:56:42.505] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.5 C
[12:56:42.505] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:56:43.008] <TB3>    QUIET: Connection to board 24 closed.
[12:56:43.010] <TB3>     INFO: pXar: this is the end, my friend
[12:56:43.010] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
