

================================================================
== Vivado HLS Report for 'p_word'
================================================================
* Date:           Sat Feb 20 20:54:02 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sha256_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.147|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     51|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|      26|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      26|    114|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |sum2_fu_83_p2                |     +    |      0|  0|  15|           2|           6|
    |sum4_fu_93_p2                |     +    |      0|  0|  15|           2|           6|
    |sum_fu_72_p2                 |     +    |      0|  0|  15|           1|           6|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  51|           8|          22|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |c_address0               |  15|          3|    6|         18|
    |c_address1               |  15|          3|    6|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         13|   15|         43|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |c_load_1_reg_134             |  8|   0|    8|          0|
    |c_load_reg_129               |  8|   0|    8|          0|
    |tmp_reg_118                  |  6|   0|    6|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 26|   0|   26|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     _word    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     _word    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     _word    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     _word    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     _word    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     _word    | return value |
|ap_ce       |  in |    1| ap_ctrl_hs |     _word    | return value |
|ap_return   | out |   32| ap_ctrl_hs |     _word    | return value |
|c_address0  | out |    6|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |    8|  ap_memory |       c      |     array    |
|c_address1  | out |    6|  ap_memory |       c      |     array    |
|c_ce1       | out |    1|  ap_memory |       c      |     array    |
|c_q1        |  in |    8|  ap_memory |       c      |     array    |
|c_offset    |  in |    7|   ap_none  |   c_offset   |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%c_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %c_offset)"   --->   Operation 4 'read' 'c_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c_offset_cast3 = zext i7 %c_offset_read to i64"   --->   Operation 5 'zext' 'c_offset_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [64 x i8]* %c, i64 0, i64 %c_offset_cast3" [src/sha256.c:61]   --->   Operation 6 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (2.32ns)   --->   "%c_load = load i8* %c_addr, align 1" [src/sha256.c:63]   --->   Operation 7 'load' 'c_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %c_offset_read to i6" [src/sha256.c:63]   --->   Operation 8 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.82ns)   --->   "%sum = add i6 1, %tmp" [src/sha256.c:63]   --->   Operation 9 'add' 'sum' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum_cast = zext i6 %sum to i64" [src/sha256.c:63]   --->   Operation 10 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [64 x i8]* %c, i64 0, i64 %sum_cast" [src/sha256.c:63]   --->   Operation 11 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.32ns)   --->   "%c_load_1 = load i8* %c_addr_1, align 1" [src/sha256.c:63]   --->   Operation 12 'load' 'c_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 13 [1/2] (2.32ns)   --->   "%c_load = load i8* %c_addr, align 1" [src/sha256.c:63]   --->   Operation 13 'load' 'c_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 14 [1/2] (2.32ns)   --->   "%c_load_1 = load i8* %c_addr_1, align 1" [src/sha256.c:63]   --->   Operation 14 'load' 'c_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%sum2 = add i6 2, %tmp" [src/sha256.c:63]   --->   Operation 15 'add' 'sum2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sum2_cast = zext i6 %sum2 to i64" [src/sha256.c:63]   --->   Operation 16 'zext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr [64 x i8]* %c, i64 0, i64 %sum2_cast" [src/sha256.c:63]   --->   Operation 17 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.32ns)   --->   "%c_load_2 = load i8* %c_addr_2, align 1" [src/sha256.c:63]   --->   Operation 18 'load' 'c_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 19 [1/1] (1.82ns)   --->   "%sum4 = add i6 3, %tmp" [src/sha256.c:63]   --->   Operation 19 'add' 'sum4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sum4_cast = zext i6 %sum4 to i64" [src/sha256.c:63]   --->   Operation 20 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr [64 x i8]* %c, i64 0, i64 %sum4_cast" [src/sha256.c:63]   --->   Operation 21 'getelementptr' 'c_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.32ns)   --->   "%c_load_3 = load i8* %c_addr_3, align 1" [src/sha256.c:63]   --->   Operation 22 'load' 'c_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 23 [1/2] (2.32ns)   --->   "%c_load_2 = load i8* %c_addr_2, align 1" [src/sha256.c:63]   --->   Operation 23 'load' 'c_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 24 [1/2] (2.32ns)   --->   "%c_load_3 = load i8* %c_addr_3, align 1" [src/sha256.c:63]   --->   Operation 24 'load' 'c_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %c_load, i8 %c_load_1, i8 %c_load_2, i8 %c_load_3)" [src/sha256.c:63]   --->   Operation 25 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "ret i32 %tmp_24" [src/sha256.c:63]   --->   Operation 26 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ c_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_offset_read  (read          ) [ 0000]
c_offset_cast3 (zext          ) [ 0000]
c_addr         (getelementptr ) [ 0010]
tmp            (trunc         ) [ 0010]
sum            (add           ) [ 0000]
sum_cast       (zext          ) [ 0000]
c_addr_1       (getelementptr ) [ 0010]
c_load         (load          ) [ 0101]
c_load_1       (load          ) [ 0101]
sum2           (add           ) [ 0000]
sum2_cast      (zext          ) [ 0000]
c_addr_2       (getelementptr ) [ 0101]
sum4           (add           ) [ 0000]
sum4_cast      (zext          ) [ 0000]
c_addr_3       (getelementptr ) [ 0101]
c_load_2       (load          ) [ 0000]
c_load_3       (load          ) [ 0000]
tmp_24         (bitconcatenate) [ 0000]
StgValue_26    (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="c_offset_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="7" slack="0"/>
<pin id="18" dir="0" index="1" bw="7" slack="0"/>
<pin id="19" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="c_addr_gep_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="8" slack="0"/>
<pin id="24" dir="0" index="1" bw="1" slack="0"/>
<pin id="25" dir="0" index="2" bw="7" slack="0"/>
<pin id="26" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="29" class="1004" name="grp_access_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="6" slack="0"/>
<pin id="31" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="32" dir="0" index="2" bw="0" slack="0"/>
<pin id="42" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="43" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="44" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="33" dir="1" index="3" bw="8" slack="0"/>
<pin id="45" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 c_load_1/1 c_load_2/2 c_load_3/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="c_addr_1_gep_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="8" slack="0"/>
<pin id="37" dir="0" index="1" bw="1" slack="0"/>
<pin id="38" dir="0" index="2" bw="6" slack="0"/>
<pin id="39" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="c_addr_2_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="8" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="6" slack="0"/>
<pin id="51" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_2/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="c_addr_3_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="6" slack="0"/>
<pin id="59" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_3/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="c_offset_cast3_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="7" slack="0"/>
<pin id="65" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_offset_cast3/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="0"/>
<pin id="70" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sum_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sum_cast_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="sum2_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="0"/>
<pin id="85" dir="0" index="1" bw="6" slack="1"/>
<pin id="86" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sum2_cast_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sum4_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="6" slack="1"/>
<pin id="96" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sum4_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_cast/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_24_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="1"/>
<pin id="106" dir="0" index="2" bw="8" slack="1"/>
<pin id="107" dir="0" index="3" bw="8" slack="0"/>
<pin id="108" dir="0" index="4" bw="8" slack="0"/>
<pin id="109" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="c_addr_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="1"/>
<pin id="115" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="118" class="1005" name="tmp_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="1"/>
<pin id="120" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="124" class="1005" name="c_addr_1_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="1"/>
<pin id="126" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="129" class="1005" name="c_load_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="1"/>
<pin id="131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="134" class="1005" name="c_load_1_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="1"/>
<pin id="136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_load_1 "/>
</bind>
</comp>

<comp id="139" class="1005" name="c_addr_2_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="1"/>
<pin id="141" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="c_addr_3_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="1"/>
<pin id="146" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="4" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="6" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="34"><net_src comp="22" pin="3"/><net_sink comp="29" pin=0"/></net>

<net id="40"><net_src comp="0" pin="0"/><net_sink comp="35" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="46"><net_src comp="35" pin="3"/><net_sink comp="29" pin=2"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="54"><net_src comp="47" pin="3"/><net_sink comp="29" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="55" pin="3"/><net_sink comp="29" pin=2"/></net>

<net id="66"><net_src comp="16" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="67"><net_src comp="63" pin="1"/><net_sink comp="22" pin=2"/></net>

<net id="71"><net_src comp="16" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="68" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="72" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="35" pin=2"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="83" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="93" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="29" pin="3"/><net_sink comp="103" pin=3"/></net>

<net id="112"><net_src comp="29" pin="7"/><net_sink comp="103" pin=4"/></net>

<net id="116"><net_src comp="22" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="29" pin=0"/></net>

<net id="121"><net_src comp="68" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="127"><net_src comp="35" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="29" pin=2"/></net>

<net id="132"><net_src comp="29" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="137"><net_src comp="29" pin="7"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="142"><net_src comp="47" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="29" pin=0"/></net>

<net id="147"><net_src comp="55" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="29" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {}
 - Input state : 
	Port: _word : c | {1 2 3 }
	Port: _word : c_offset | {1 }
  - Chain level:
	State 1
		c_addr : 1
		c_load : 2
		sum : 1
		sum_cast : 2
		c_addr_1 : 3
		c_load_1 : 4
	State 2
		sum2_cast : 1
		c_addr_2 : 2
		c_load_2 : 3
		sum4_cast : 1
		c_addr_3 : 2
		c_load_3 : 3
	State 3
		tmp_24 : 1
		StgValue_26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |         sum_fu_72        |    0    |    15   |
|    add   |        sum2_fu_83        |    0    |    15   |
|          |        sum4_fu_93        |    0    |    15   |
|----------|--------------------------|---------|---------|
|   read   | c_offset_read_read_fu_16 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   c_offset_cast3_fu_63   |    0    |    0    |
|   zext   |      sum_cast_fu_78      |    0    |    0    |
|          |      sum2_cast_fu_88     |    0    |    0    |
|          |      sum4_cast_fu_98     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |         tmp_fu_68        |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_24_fu_103      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    45   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|c_addr_1_reg_124|    6   |
|c_addr_2_reg_139|    6   |
|c_addr_3_reg_144|    6   |
| c_addr_reg_113 |    6   |
|c_load_1_reg_134|    8   |
| c_load_reg_129 |    8   |
|   tmp_reg_118  |    6   |
+----------------+--------+
|      Total     |   46   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_29 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_29 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.721  ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   45   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   42   |
|  Register |    -   |   46   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   46   |   87   |
+-----------+--------+--------+--------+
