Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 25 00:37:11 2023
| Host         : DESKTOP-VEN7OOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    56          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.817        0.000                      0                   33        0.167        0.000                      0                   33       41.160        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.817        0.000                      0                   33        0.167        0.000                      0                   33       41.160        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.817ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.890ns (22.652%)  route 3.039ns (77.348%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561     5.088    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           1.240     6.846    clk_div_cnt_reg[6]
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.516    clk_div_cnt[0]_i_6_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.640 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.473     8.113    clk_div_cnt[0]_i_3_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.780     9.017    clk_div_cnt[0]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    88.120    src_clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[12]/C
                         clock pessimism              0.273    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.524    87.834    clk_div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         87.834    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                 78.817    

Slack (MET) :             78.817ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.890ns (22.652%)  route 3.039ns (77.348%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561     5.088    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           1.240     6.846    clk_div_cnt_reg[6]
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.516    clk_div_cnt[0]_i_6_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.640 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.473     8.113    clk_div_cnt[0]_i_3_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.780     9.017    clk_div_cnt[0]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    88.120    src_clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[13]/C
                         clock pessimism              0.273    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.524    87.834    clk_div_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         87.834    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                 78.817    

Slack (MET) :             78.817ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.890ns (22.652%)  route 3.039ns (77.348%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561     5.088    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           1.240     6.846    clk_div_cnt_reg[6]
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.516    clk_div_cnt[0]_i_6_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.640 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.473     8.113    clk_div_cnt[0]_i_3_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.780     9.017    clk_div_cnt[0]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    88.120    src_clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[14]/C
                         clock pessimism              0.273    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.524    87.834    clk_div_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         87.834    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                 78.817    

Slack (MET) :             78.817ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.890ns (22.652%)  route 3.039ns (77.348%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561     5.088    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           1.240     6.846    clk_div_cnt_reg[6]
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.516    clk_div_cnt[0]_i_6_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.640 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.473     8.113    clk_div_cnt[0]_i_3_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.780     9.017    clk_div_cnt[0]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    88.120    src_clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[15]/C
                         clock pessimism              0.273    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.524    87.834    clk_div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         87.834    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                 78.817    

Slack (MET) :             78.962ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.890ns (23.524%)  route 2.893ns (76.476%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561     5.088    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           1.240     6.846    clk_div_cnt_reg[6]
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.516    clk_div_cnt[0]_i_6_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.640 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.473     8.113    clk_div_cnt[0]_i_3_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.635     8.871    clk_div_cnt[0]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    88.120    src_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[10]/C
                         clock pessimism              0.273    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.524    87.834    clk_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         87.834    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 78.962    

Slack (MET) :             78.962ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.890ns (23.524%)  route 2.893ns (76.476%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561     5.088    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           1.240     6.846    clk_div_cnt_reg[6]
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.516    clk_div_cnt[0]_i_6_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.640 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.473     8.113    clk_div_cnt[0]_i_3_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.635     8.871    clk_div_cnt[0]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    88.120    src_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[11]/C
                         clock pessimism              0.273    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.524    87.834    clk_div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         87.834    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 78.962    

Slack (MET) :             78.962ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.890ns (23.524%)  route 2.893ns (76.476%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561     5.088    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           1.240     6.846    clk_div_cnt_reg[6]
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.516    clk_div_cnt[0]_i_6_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.640 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.473     8.113    clk_div_cnt[0]_i_3_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.635     8.871    clk_div_cnt[0]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    88.120    src_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[8]/C
                         clock pessimism              0.273    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.524    87.834    clk_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         87.834    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 78.962    

Slack (MET) :             78.962ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.890ns (23.524%)  route 2.893ns (76.476%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561     5.088    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           1.240     6.846    clk_div_cnt_reg[6]
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.516    clk_div_cnt[0]_i_6_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.640 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.473     8.113    clk_div_cnt[0]_i_3_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.635     8.871    clk_div_cnt[0]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    88.120    src_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[9]/C
                         clock pessimism              0.273    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.524    87.834    clk_div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         87.834    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 78.962    

Slack (MET) :             79.083ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.304%)  route 2.772ns (75.696%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561     5.088    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           1.240     6.846    clk_div_cnt_reg[6]
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.516    clk_div_cnt[0]_i_6_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.640 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.473     8.113    clk_div_cnt[0]_i_3_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.513     8.750    clk_div_cnt[0]_i_1_n_0
    SLICE_X14Y42         FDRE                                         r  clk_div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.441    88.119    src_clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  clk_div_cnt_reg[0]/C
                         clock pessimism              0.273    88.392    
                         clock uncertainty           -0.035    88.357    
    SLICE_X14Y42         FDRE (Setup_fdre_C_R)       -0.524    87.833    clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.833    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 79.083    

Slack (MET) :             79.083ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.304%)  route 2.772ns (75.696%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561     5.088    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           1.240     6.846    clk_div_cnt_reg[6]
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.516    clk_div_cnt[0]_i_6_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.640 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.473     8.113    clk_div_cnt[0]_i_3_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.513     8.750    clk_div_cnt[0]_i_1_n_0
    SLICE_X14Y42         FDRE                                         r  clk_div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.441    88.119    src_clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  clk_div_cnt_reg[1]/C
                         clock pessimism              0.273    88.392    
                         clock uncertainty           -0.035    88.357    
    SLICE_X14Y42         FDRE (Setup_fdre_C_R)       -0.524    87.833    clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.833    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 79.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.453    src_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.164     1.617 f  clk_div_cnt_reg[10]/Q
                         net (fo=3, routed)           0.062     1.679    clk_div_cnt_reg[10]
    SLICE_X15Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.724 r  clk_i_1/O
                         net (fo=1, routed)           0.000     1.724    p_2_out
    SLICE_X15Y44         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.500     1.466    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.091     1.557    clk_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.453    src_clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     1.617 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.126     1.743    clk_div_cnt_reg[14]
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  clk_div_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    clk_div_cnt_reg[12]_i_1_n_5
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[14]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.134     1.587    clk_div_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.453    src_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.164     1.617 r  clk_div_cnt_reg[10]/Q
                         net (fo=3, routed)           0.137     1.754    clk_div_cnt_reg[10]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  clk_div_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    clk_div_cnt_reg[8]_i_1_n_5
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[10]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.134     1.587    clk_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.453    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164     1.617 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           0.139     1.756    clk_div_cnt_reg[6]
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  clk_div_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    clk_div_cnt_reg[4]_i_1_n_5
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.134     1.587    clk_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.453    src_clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     1.617 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.126     1.743    clk_div_cnt_reg[14]
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.889 r  clk_div_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    clk_div_cnt_reg[12]_i_1_n_4
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[15]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.134     1.587    clk_div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.310ns (69.357%)  route 0.137ns (30.643%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.453    src_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.164     1.617 r  clk_div_cnt_reg[10]/Q
                         net (fo=3, routed)           0.137     1.754    clk_div_cnt_reg[10]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.900 r  clk_div_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    clk_div_cnt_reg[8]_i_1_n_4
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  clk_div_cnt_reg[11]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.134     1.587    clk_div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.453    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164     1.617 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           0.139     1.756    clk_div_cnt_reg[6]
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.902 r  clk_div_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    clk_div_cnt_reg[4]_i_1_n_4
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  clk_div_cnt_reg[7]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.134     1.587    clk_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.452    src_clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     1.616 f  clk_div_cnt_reg[0]/Q
                         net (fo=2, routed)           0.174     1.790    clk_div_cnt_reg[0]
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  clk_div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.835    clk_div_cnt[0]_i_5_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.905 r  clk_div_cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.905    clk_div_cnt_reg[0]_i_2_n_7
    SLICE_X14Y42         FDRE                                         r  clk_div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  clk_div_cnt_reg[0]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.134     1.586    clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.453    src_clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     1.617 r  clk_div_cnt_reg[13]/Q
                         net (fo=3, routed)           0.186     1.803    clk_div_cnt_reg[13]
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.914 r  clk_div_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.914    clk_div_cnt_reg[12]_i_1_n_6
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  clk_div_cnt_reg[13]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.134     1.587    clk_div_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.452    src_clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  clk_div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.186     1.802    clk_div_cnt_reg[1]
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.913 r  clk_div_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.913    clk_div_cnt_reg[0]_i_2_n_6
    SLICE_X14Y42         FDRE                                         r  clk_div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  clk_div_cnt_reg[1]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.134     1.586    clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { src_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  src_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y42   clk_div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y44   clk_div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y44   clk_div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y45   clk_div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y45   clk_div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y45   clk_div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y45   clk_div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y42   clk_div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y42   clk_div_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y42   clk_div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y42   clk_div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y44   clk_div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y44   clk_div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y44   clk_div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y44   clk_div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y45   clk_div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y45   clk_div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y45   clk_div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X14Y45   clk_div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y42   clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y42   clk_div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y44   clk_div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y44   clk_div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y44   clk_div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y44   clk_div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y45   clk_div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y45   clk_div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y45   clk_div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y45   clk_div_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        151.478ns  (logic 40.806ns (26.939%)  route 110.672ns (73.061%))
  Logic Levels:           204  (FDRE=1 LUT1=202 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           1.500     1.978    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.295     2.273 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433     2.706    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.830 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.520     3.350    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.474 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.865     4.339    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.463 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.655     5.119    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.243 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.404    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.528 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.171     5.699    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.823 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.821     6.645    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.769 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670     7.439    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.124     7.563 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.842     8.405    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.124     8.529 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.452     8.981    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.150     9.131 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.469     9.600    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.328     9.928 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.282    10.210    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.117    10.327 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.289    10.617    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.324    10.941 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.290    11.230    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.343    11.573 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.688    12.261    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.355    12.616 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.667    13.283    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.152    13.435 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    14.103    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.360    14.463 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    14.900    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.351    15.251 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    16.099    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.362    16.461 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.268    16.730    delay/inv_delay_line/genblk1[10].inv_pair_unit/a
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.327    17.057 f  delay/inv_delay_line/genblk1[10].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    17.489    delay/inv_delay_line/genblk1[10].inv_pair_unit/trans
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.124    17.613 r  delay/inv_delay_line/genblk1[10].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.665    18.279    delay/inv_delay_line/genblk1[11].inv_pair_unit/a
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.124    18.403 f  delay/inv_delay_line/genblk1[11].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.661    19.064    delay/inv_delay_line/genblk1[11].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    19.188 r  delay/inv_delay_line/genblk1[11].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    19.859    delay/inv_delay_line/genblk1[12].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    19.983 f  delay/inv_delay_line/genblk1[12].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.144    delay/inv_delay_line/genblk1[12].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    20.268 r  delay/inv_delay_line/genblk1[12].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.452    20.720    delay/inv_delay_line/genblk1[13].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.150    20.870 f  delay/inv_delay_line/genblk1[13].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.469    21.340    delay/inv_delay_line/genblk1[13].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.328    21.668 r  delay/inv_delay_line/genblk1[13].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.573    22.241    delay/inv_delay_line/genblk1[14].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    22.365 f  delay/inv_delay_line/genblk1[14].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    22.798    delay/inv_delay_line/genblk1[14].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    22.922 r  delay/inv_delay_line/genblk1[14].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    23.592    delay/inv_delay_line/genblk1[15].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    23.716 f  delay/inv_delay_line/genblk1[15].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    23.979    delay/inv_delay_line/genblk1[15].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    24.103 r  delay/inv_delay_line/genblk1[15].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.455    24.557    delay/inv_delay_line/genblk1[16].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.119    24.676 f  delay/inv_delay_line/genblk1[16].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    25.345    delay/inv_delay_line/genblk1[16].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.360    25.705 r  delay/inv_delay_line/genblk1[16].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    26.141    delay/inv_delay_line/genblk1[17].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.351    26.492 f  delay/inv_delay_line/genblk1[17].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    27.341    delay/inv_delay_line/genblk1[17].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.362    27.703 r  delay/inv_delay_line/genblk1[17].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.416    28.119    delay/inv_delay_line/genblk1[18].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.327    28.446 f  delay/inv_delay_line/genblk1[18].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    28.879    delay/inv_delay_line/genblk1[18].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    29.003 r  delay/inv_delay_line/genblk1[18].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    29.673    delay/inv_delay_line/genblk1[19].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    29.797 f  delay/inv_delay_line/genblk1[19].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    30.060    delay/inv_delay_line/genblk1[19].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    30.184 r  delay/inv_delay_line/genblk1[19].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706    30.890    delay/inv_delay_line/genblk1[20].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    31.014 f  delay/inv_delay_line/genblk1[20].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    31.458    delay/inv_delay_line/genblk1[20].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    31.582 r  delay/inv_delay_line/genblk1[20].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    32.252    delay/inv_delay_line/genblk1[21].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    32.376 f  delay/inv_delay_line/genblk1[21].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    32.656    delay/inv_delay_line/genblk1[21].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    32.780 r  delay/inv_delay_line/genblk1[21].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.405    33.185    delay/inv_delay_line/genblk1[22].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    33.309 f  delay/inv_delay_line/genblk1[22].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    33.742    delay/inv_delay_line/genblk1[22].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    33.866 r  delay/inv_delay_line/genblk1[22].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    34.537    delay/inv_delay_line/genblk1[23].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    34.661 f  delay/inv_delay_line/genblk1[23].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    34.923    delay/inv_delay_line/genblk1[23].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    35.047 r  delay/inv_delay_line/genblk1[23].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706    35.754    delay/inv_delay_line/genblk1[24].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124    35.878 f  delay/inv_delay_line/genblk1[24].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    36.322    delay/inv_delay_line/genblk1[24].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124    36.446 r  delay/inv_delay_line/genblk1[24].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    37.116    delay/inv_delay_line/genblk1[25].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124    37.240 f  delay/inv_delay_line/genblk1[25].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    37.520    delay/inv_delay_line/genblk1[25].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124    37.644 r  delay/inv_delay_line/genblk1[25].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.405    38.049    delay/inv_delay_line/genblk1[26].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    38.173 f  delay/inv_delay_line/genblk1[26].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    38.606    delay/inv_delay_line/genblk1[26].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    38.730 r  delay/inv_delay_line/genblk1[26].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    39.400    delay/inv_delay_line/genblk1[27].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    39.524 f  delay/inv_delay_line/genblk1[27].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    39.787    delay/inv_delay_line/genblk1[27].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    39.911 r  delay/inv_delay_line/genblk1[27].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706    40.617    delay/inv_delay_line/genblk1[28].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    40.741 f  delay/inv_delay_line/genblk1[28].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    41.185    delay/inv_delay_line/genblk1[28].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    41.309 r  delay/inv_delay_line/genblk1[28].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    41.980    delay/inv_delay_line/genblk1[29].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    42.104 f  delay/inv_delay_line/genblk1[29].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    42.383    delay/inv_delay_line/genblk1[29].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    42.507 r  delay/inv_delay_line/genblk1[29].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.819    43.326    delay/inv_delay_line/genblk1[30].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    43.450 f  delay/inv_delay_line/genblk1[30].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    43.902    delay/inv_delay_line/genblk1[30].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    44.026 r  delay/inv_delay_line/genblk1[30].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    44.715    delay/inv_delay_line/genblk1[31].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    44.839 f  delay/inv_delay_line/genblk1[31].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    45.121    delay/inv_delay_line/genblk1[31].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    45.245 r  delay/inv_delay_line/genblk1[31].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.842    46.087    delay/inv_delay_line/genblk1[32].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.152    46.239 f  delay/inv_delay_line/genblk1[32].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684    46.923    delay/inv_delay_line/genblk1[32].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.374    47.297 r  delay/inv_delay_line/genblk1[32].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.469    47.767    delay/inv_delay_line/genblk1[33].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.353    48.120 f  delay/inv_delay_line/genblk1[33].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    48.967    delay/inv_delay_line/genblk1[33].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.384    49.351 r  delay/inv_delay_line/genblk1[33].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.664    50.015    delay/inv_delay_line/genblk1[34].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.331    50.346 f  delay/inv_delay_line/genblk1[34].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    50.798    delay/inv_delay_line/genblk1[34].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    50.922 r  delay/inv_delay_line/genblk1[34].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    51.611    delay/inv_delay_line/genblk1[35].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    51.735 f  delay/inv_delay_line/genblk1[35].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    52.017    delay/inv_delay_line/genblk1[35].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    52.141 r  delay/inv_delay_line/genblk1[35].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.842    52.983    delay/inv_delay_line/genblk1[36].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.152    53.135 f  delay/inv_delay_line/genblk1[36].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684    53.819    delay/inv_delay_line/genblk1[36].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.374    54.193 r  delay/inv_delay_line/genblk1[36].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.469    54.662    delay/inv_delay_line/genblk1[37].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.353    55.015 f  delay/inv_delay_line/genblk1[37].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    55.863    delay/inv_delay_line/genblk1[37].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.384    56.247 r  delay/inv_delay_line/genblk1[37].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501    56.748    delay/inv_delay_line/genblk1[38].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.331    57.079 f  delay/inv_delay_line/genblk1[38].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    57.512    delay/inv_delay_line/genblk1[38].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124    57.636 r  delay/inv_delay_line/genblk1[38].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    58.307    delay/inv_delay_line/genblk1[39].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124    58.431 f  delay/inv_delay_line/genblk1[39].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    58.693    delay/inv_delay_line/genblk1[39].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124    58.817 r  delay/inv_delay_line/genblk1[39].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845    59.662    delay/inv_delay_line/genblk1[40].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.152    59.814 f  delay/inv_delay_line/genblk1[40].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    60.483    delay/inv_delay_line/genblk1[40].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.360    60.843 r  delay/inv_delay_line/genblk1[40].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    61.279    delay/inv_delay_line/genblk1[41].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.351    61.630 f  delay/inv_delay_line/genblk1[41].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    62.478    delay/inv_delay_line/genblk1[41].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.362    62.840 r  delay/inv_delay_line/genblk1[41].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.643    63.483    delay/inv_delay_line/genblk1[42].inv_pair_unit/a
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.327    63.810 f  delay/inv_delay_line/genblk1[42].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    64.243    delay/inv_delay_line/genblk1[42].inv_pair_unit/trans
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.124    64.367 r  delay/inv_delay_line/genblk1[42].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    65.037    delay/inv_delay_line/genblk1[43].inv_pair_unit/a
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.124    65.161 f  delay/inv_delay_line/genblk1[43].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    65.424    delay/inv_delay_line/genblk1[43].inv_pair_unit/trans
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.124    65.548 r  delay/inv_delay_line/genblk1[43].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727    66.275    delay/inv_delay_line/genblk1[44].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    66.399 f  delay/inv_delay_line/genblk1[44].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    66.851    delay/inv_delay_line/genblk1[44].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    66.975 r  delay/inv_delay_line/genblk1[44].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    67.665    delay/inv_delay_line/genblk1[45].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    67.789 f  delay/inv_delay_line/genblk1[45].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    68.071    delay/inv_delay_line/genblk1[45].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    68.195 r  delay/inv_delay_line/genblk1[45].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.483    68.678    delay/inv_delay_line/genblk1[46].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.116    68.794 f  delay/inv_delay_line/genblk1[46].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.793    69.587    delay/inv_delay_line/genblk1[46].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.328    69.915 r  delay/inv_delay_line/genblk1[46].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.665    70.580    delay/inv_delay_line/genblk1[47].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124    70.704 f  delay/inv_delay_line/genblk1[47].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    70.855    delay/inv_delay_line/genblk1[47].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124    70.979 r  delay/inv_delay_line/genblk1[47].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.659    71.638    delay/inv_delay_line/genblk1[48].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    71.762 f  delay/inv_delay_line/genblk1[48].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    72.206    delay/inv_delay_line/genblk1[48].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    72.330 r  delay/inv_delay_line/genblk1[48].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    73.000    delay/inv_delay_line/genblk1[49].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    73.124 f  delay/inv_delay_line/genblk1[49].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    73.404    delay/inv_delay_line/genblk1[49].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    73.528 r  delay/inv_delay_line/genblk1[49].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.484    74.012    delay/inv_delay_line/genblk1[50].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.118    74.130 f  delay/inv_delay_line/genblk1[50].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.650    74.779    delay/inv_delay_line/genblk1[50].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.326    75.105 r  delay/inv_delay_line/genblk1[50].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.669    75.774    delay/inv_delay_line/genblk1[51].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124    75.898 f  delay/inv_delay_line/genblk1[51].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    76.747    delay/inv_delay_line/genblk1[51].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124    76.871 r  delay/inv_delay_line/genblk1[51].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.444    77.315    delay/inv_delay_line/genblk1[52].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.150    77.465 f  delay/inv_delay_line/genblk1[52].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.436    77.901    delay/inv_delay_line/genblk1[52].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.326    78.227 r  delay/inv_delay_line/genblk1[52].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.280    78.507    delay/inv_delay_line/genblk1[53].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.120    78.627 f  delay/inv_delay_line/genblk1[53].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.283    78.910    delay/inv_delay_line/genblk1[53].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.322    79.232 r  delay/inv_delay_line/genblk1[53].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.283    79.515    delay/inv_delay_line/genblk1[54].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.325    79.840 f  delay/inv_delay_line/genblk1[54].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.662    80.501    delay/inv_delay_line/genblk1[54].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.332    80.833 r  delay/inv_delay_line/genblk1[54].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.665    81.499    delay/inv_delay_line/genblk1[55].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.124    81.623 f  delay/inv_delay_line/genblk1[55].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.845    82.467    delay/inv_delay_line/genblk1[55].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.124    82.591 r  delay/inv_delay_line/genblk1[55].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.433    83.024    delay/inv_delay_line/genblk1[56].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.150    83.174 f  delay/inv_delay_line/genblk1[56].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.436    83.611    delay/inv_delay_line/genblk1[56].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.326    83.937 r  delay/inv_delay_line/genblk1[56].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.263    84.200    delay/inv_delay_line/genblk1[57].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.120    84.320 f  delay/inv_delay_line/genblk1[57].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.268    84.588    delay/inv_delay_line/genblk1[57].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.322    84.910 r  delay/inv_delay_line/genblk1[57].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.266    85.175    delay/inv_delay_line/genblk1[58].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.325    85.500 f  delay/inv_delay_line/genblk1[58].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299    85.799    delay/inv_delay_line/genblk1[58].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.332    86.131 r  delay/inv_delay_line/genblk1[58].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.884    87.015    delay/inv_delay_line/genblk1[59].inv_pair_unit/a
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    87.139 f  delay/inv_delay_line/genblk1[59].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    87.590    delay/inv_delay_line/genblk1[59].inv_pair_unit/trans
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    87.714 r  delay/inv_delay_line/genblk1[59].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    88.404    delay/inv_delay_line/genblk1[60].inv_pair_unit/a
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    88.528 f  delay/inv_delay_line/genblk1[60].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    88.810    delay/inv_delay_line/genblk1[60].inv_pair_unit/trans
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    88.934 r  delay/inv_delay_line/genblk1[60].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.475    89.409    delay/inv_delay_line/genblk1[61].inv_pair_unit/a
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.117    89.526 f  delay/inv_delay_line/genblk1[61].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684    90.210    delay/inv_delay_line/genblk1[61].inv_pair_unit/trans
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.374    90.584 r  delay/inv_delay_line/genblk1[61].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.469    91.053    delay/inv_delay_line/genblk1[62].inv_pair_unit/a
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.353    91.406 f  delay/inv_delay_line/genblk1[62].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    92.254    delay/inv_delay_line/genblk1[62].inv_pair_unit/trans
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.384    92.638 r  delay/inv_delay_line/genblk1[62].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501    93.139    delay/inv_delay_line/genblk1[63].inv_pair_unit/a
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.331    93.470 f  delay/inv_delay_line/genblk1[63].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    93.903    delay/inv_delay_line/genblk1[63].inv_pair_unit/trans
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124    94.027 r  delay/inv_delay_line/genblk1[63].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    94.697    delay/inv_delay_line/genblk1[64].inv_pair_unit/a
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124    94.821 f  delay/inv_delay_line/genblk1[64].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    95.084    delay/inv_delay_line/genblk1[64].inv_pair_unit/trans
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124    95.208 r  delay/inv_delay_line/genblk1[64].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845    96.053    delay/inv_delay_line/genblk1[65].inv_pair_unit/a
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.152    96.205 f  delay/inv_delay_line/genblk1[65].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    96.873    delay/inv_delay_line/genblk1[65].inv_pair_unit/trans
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.360    97.233 r  delay/inv_delay_line/genblk1[65].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    97.670    delay/inv_delay_line/genblk1[66].inv_pair_unit/a
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.351    98.021 f  delay/inv_delay_line/genblk1[66].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    98.869    delay/inv_delay_line/genblk1[66].inv_pair_unit/trans
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.362    99.231 r  delay/inv_delay_line/genblk1[66].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.644    99.875    delay/inv_delay_line/genblk1[67].inv_pair_unit/a
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.327   100.202 f  delay/inv_delay_line/genblk1[67].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   100.635    delay/inv_delay_line/genblk1[67].inv_pair_unit/trans
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   100.759 r  delay/inv_delay_line/genblk1[67].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   101.429    delay/inv_delay_line/genblk1[68].inv_pair_unit/a
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   101.553 f  delay/inv_delay_line/genblk1[68].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   101.816    delay/inv_delay_line/genblk1[68].inv_pair_unit/trans
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   101.940 r  delay/inv_delay_line/genblk1[68].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727   102.667    delay/inv_delay_line/genblk1[69].inv_pair_unit/a
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   102.791 f  delay/inv_delay_line/genblk1[69].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   103.243    delay/inv_delay_line/genblk1[69].inv_pair_unit/trans
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   103.367 r  delay/inv_delay_line/genblk1[69].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   104.056    delay/inv_delay_line/genblk1[70].inv_pair_unit/a
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   104.180 f  delay/inv_delay_line/genblk1[70].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   104.462    delay/inv_delay_line/genblk1[70].inv_pair_unit/trans
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   104.586 r  delay/inv_delay_line/genblk1[70].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.378   104.964    delay/inv_delay_line/genblk1[71].inv_pair_unit/a
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124   105.088 f  delay/inv_delay_line/genblk1[71].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   105.521    delay/inv_delay_line/genblk1[71].inv_pair_unit/trans
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124   105.645 r  delay/inv_delay_line/genblk1[71].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   106.316    delay/inv_delay_line/genblk1[72].inv_pair_unit/a
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124   106.440 f  delay/inv_delay_line/genblk1[72].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   106.703    delay/inv_delay_line/genblk1[72].inv_pair_unit/trans
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124   106.827 r  delay/inv_delay_line/genblk1[72].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706   107.533    delay/inv_delay_line/genblk1[73].inv_pair_unit/a
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124   107.657 f  delay/inv_delay_line/genblk1[73].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   108.101    delay/inv_delay_line/genblk1[73].inv_pair_unit/trans
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124   108.225 r  delay/inv_delay_line/genblk1[73].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   108.895    delay/inv_delay_line/genblk1[74].inv_pair_unit/a
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124   109.019 f  delay/inv_delay_line/genblk1[74].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   109.299    delay/inv_delay_line/genblk1[74].inv_pair_unit/trans
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124   109.423 r  delay/inv_delay_line/genblk1[74].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.789   110.212    delay/inv_delay_line/genblk1[75].inv_pair_unit/a
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124   110.336 f  delay/inv_delay_line/genblk1[75].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   110.769    delay/inv_delay_line/genblk1[75].inv_pair_unit/trans
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124   110.893 r  delay/inv_delay_line/genblk1[75].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   111.563    delay/inv_delay_line/genblk1[76].inv_pair_unit/a
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124   111.687 f  delay/inv_delay_line/genblk1[76].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   111.950    delay/inv_delay_line/genblk1[76].inv_pair_unit/trans
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124   112.074 r  delay/inv_delay_line/genblk1[76].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.583   112.658    delay/inv_delay_line/genblk1[77].inv_pair_unit/a
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   112.782 f  delay/inv_delay_line/genblk1[77].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   113.226    delay/inv_delay_line/genblk1[77].inv_pair_unit/trans
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   113.350 r  delay/inv_delay_line/genblk1[77].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   114.020    delay/inv_delay_line/genblk1[78].inv_pair_unit/a
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   114.144 f  delay/inv_delay_line/genblk1[78].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   114.424    delay/inv_delay_line/genblk1[78].inv_pair_unit/trans
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   114.548 r  delay/inv_delay_line/genblk1[78].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.848   115.396    delay/inv_delay_line/genblk1[79].inv_pair_unit/a
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.152   115.548 f  delay/inv_delay_line/genblk1[79].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682   116.230    delay/inv_delay_line/genblk1[79].inv_pair_unit/trans
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.360   116.590 r  delay/inv_delay_line/genblk1[79].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436   117.027    delay/inv_delay_line/genblk1[80].inv_pair_unit/a
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.351   117.378 f  delay/inv_delay_line/genblk1[80].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858   118.236    delay/inv_delay_line/genblk1[80].inv_pair_unit/trans
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.362   118.598 r  delay/inv_delay_line/genblk1[80].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501   119.099    delay/inv_delay_line/genblk1[81].inv_pair_unit/a
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.327   119.426 f  delay/inv_delay_line/genblk1[81].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   119.859    delay/inv_delay_line/genblk1[81].inv_pair_unit/trans
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.124   119.983 r  delay/inv_delay_line/genblk1[81].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   120.653    delay/inv_delay_line/genblk1[82].inv_pair_unit/a
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.124   120.777 f  delay/inv_delay_line/genblk1[82].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   121.040    delay/inv_delay_line/genblk1[82].inv_pair_unit/trans
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.124   121.164 r  delay/inv_delay_line/genblk1[82].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845   122.009    delay/inv_delay_line/genblk1[83].inv_pair_unit/a
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.152   122.161 f  delay/inv_delay_line/genblk1[83].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   122.830    delay/inv_delay_line/genblk1[83].inv_pair_unit/trans
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.360   123.190 r  delay/inv_delay_line/genblk1[83].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436   123.626    delay/inv_delay_line/genblk1[84].inv_pair_unit/a
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.351   123.977 f  delay/inv_delay_line/genblk1[84].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   124.825    delay/inv_delay_line/genblk1[84].inv_pair_unit/trans
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.362   125.187 r  delay/inv_delay_line/genblk1[84].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.646   125.833    delay/inv_delay_line/genblk1[85].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.327   126.160 f  delay/inv_delay_line/genblk1[85].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   126.593    delay/inv_delay_line/genblk1[85].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124   126.717 r  delay/inv_delay_line/genblk1[85].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   127.387    delay/inv_delay_line/genblk1[86].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124   127.511 f  delay/inv_delay_line/genblk1[86].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   127.774    delay/inv_delay_line/genblk1[86].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124   127.898 r  delay/inv_delay_line/genblk1[86].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727   128.626    delay/inv_delay_line/genblk1[87].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   128.750 f  delay/inv_delay_line/genblk1[87].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   129.202    delay/inv_delay_line/genblk1[87].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   129.326 r  delay/inv_delay_line/genblk1[87].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   130.015    delay/inv_delay_line/genblk1[88].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   130.139 f  delay/inv_delay_line/genblk1[88].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   130.421    delay/inv_delay_line/genblk1[88].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   130.545 r  delay/inv_delay_line/genblk1[88].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.405   130.950    delay/inv_delay_line/genblk1[89].inv_pair_unit/a
    SLICE_X37Y20         LUT1 (Prop_lut1_I0_O)        0.124   131.074 f  delay/inv_delay_line/genblk1[89].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   131.507    delay/inv_delay_line/genblk1[89].inv_pair_unit/trans
    SLICE_X37Y20         LUT1 (Prop_lut1_I0_O)        0.124   131.631 r  delay/inv_delay_line/genblk1[89].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   132.301    delay/inv_delay_line/genblk1[90].inv_pair_unit/a
    SLICE_X37Y20         LUT1 (Prop_lut1_I0_O)        0.124   132.425 f  delay/inv_delay_line/genblk1[90].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   132.688    delay/inv_delay_line/genblk1[90].inv_pair_unit/trans
    SLICE_X37Y20         LUT1 (Prop_lut1_I0_O)        0.124   132.812 r  delay/inv_delay_line/genblk1[90].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727   133.539    delay/inv_delay_line/genblk1[91].inv_pair_unit/a
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124   133.663 f  delay/inv_delay_line/genblk1[91].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   134.115    delay/inv_delay_line/genblk1[91].inv_pair_unit/trans
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124   134.239 r  delay/inv_delay_line/genblk1[91].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   134.929    delay/inv_delay_line/genblk1[92].inv_pair_unit/a
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124   135.053 f  delay/inv_delay_line/genblk1[92].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   135.335    delay/inv_delay_line/genblk1[92].inv_pair_unit/trans
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124   135.459 r  delay/inv_delay_line/genblk1[92].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.405   135.863    delay/inv_delay_line/genblk1[93].inv_pair_unit/a
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.124   135.987 f  delay/inv_delay_line/genblk1[93].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   136.420    delay/inv_delay_line/genblk1[93].inv_pair_unit/trans
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.124   136.544 r  delay/inv_delay_line/genblk1[93].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   137.215    delay/inv_delay_line/genblk1[94].inv_pair_unit/a
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.124   137.339 f  delay/inv_delay_line/genblk1[94].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   137.602    delay/inv_delay_line/genblk1[94].inv_pair_unit/trans
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.124   137.726 r  delay/inv_delay_line/genblk1[94].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727   138.453    delay/inv_delay_line/genblk1[95].inv_pair_unit/a
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124   138.577 f  delay/inv_delay_line/genblk1[95].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   139.029    delay/inv_delay_line/genblk1[95].inv_pair_unit/trans
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124   139.153 r  delay/inv_delay_line/genblk1[95].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   139.842    delay/inv_delay_line/genblk1[96].inv_pair_unit/a
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124   139.966 f  delay/inv_delay_line/genblk1[96].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   140.248    delay/inv_delay_line/genblk1[96].inv_pair_unit/trans
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124   140.372 r  delay/inv_delay_line/genblk1[96].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.822   141.194    delay/inv_delay_line/genblk1[97].inv_pair_unit/a
    SLICE_X39Y22         LUT1 (Prop_lut1_I0_O)        0.124   141.318 f  delay/inv_delay_line/genblk1[97].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   141.581    delay/inv_delay_line/genblk1[97].inv_pair_unit/trans
    SLICE_X39Y22         LUT1 (Prop_lut1_I0_O)        0.124   141.705 r  delay/inv_delay_line/genblk1[97].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706   142.411    delay/inv_delay_line/genblk1[98].inv_pair_unit/a
    SLICE_X38Y22         LUT1 (Prop_lut1_I0_O)        0.124   142.535 f  delay/inv_delay_line/genblk1[98].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   142.979    delay/inv_delay_line/genblk1[98].inv_pair_unit/trans
    SLICE_X38Y22         LUT1 (Prop_lut1_I0_O)        0.124   143.103 r  delay/inv_delay_line/genblk1[98].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   143.774    delay/inv_delay_line/genblk1[99].inv_pair_unit/a
    SLICE_X38Y22         LUT1 (Prop_lut1_I0_O)        0.124   143.898 f  delay/inv_delay_line/genblk1[99].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   144.177    delay/inv_delay_line/genblk1[99].inv_pair_unit/trans
    SLICE_X38Y22         LUT1 (Prop_lut1_I0_O)        0.124   144.301 r  delay/inv_delay_line/genblk1[99].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706   145.007    delay/inv_delay_line/genblk1[100].inv_pair_unit/a
    SLICE_X39Y22         LUT1 (Prop_lut1_I0_O)        0.124   145.131 f  delay/inv_delay_line/genblk1[100].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   145.564    delay/inv_delay_line/genblk1[100].inv_pair_unit/trans
    SLICE_X39Y22         LUT1 (Prop_lut1_I0_O)        0.124   145.688 r  delay/inv_delay_line/genblk1[100].inv_pair_unit/b_INST_0/O
                         net (fo=3, routed)           2.283   147.972    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.506   151.478 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000   151.478    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        146.877ns  (logic 37.424ns (25.480%)  route 109.453ns (74.520%))
  Logic Levels:           204  (FDRE=1 LUT1=202 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           1.500     1.978    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.295     2.273 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433     2.706    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.830 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.520     3.350    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.474 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.865     4.339    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.463 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.655     5.119    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.243 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.404    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.528 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.171     5.699    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X40Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.823 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.821     6.645    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.769 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670     7.439    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.124     7.563 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.842     8.405    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.124     8.529 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.452     8.981    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.150     9.131 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.469     9.600    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.328     9.928 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.282    10.210    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.117    10.327 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.289    10.617    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.324    10.941 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.290    11.230    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.343    11.573 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.688    12.261    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.355    12.616 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.667    13.283    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.152    13.435 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    14.103    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.360    14.463 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    14.900    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.351    15.251 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    16.099    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.362    16.461 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.268    16.730    delay/inv_delay_line/genblk1[10].inv_pair_unit/a
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.327    17.057 f  delay/inv_delay_line/genblk1[10].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    17.489    delay/inv_delay_line/genblk1[10].inv_pair_unit/trans
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.124    17.613 r  delay/inv_delay_line/genblk1[10].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.665    18.279    delay/inv_delay_line/genblk1[11].inv_pair_unit/a
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.124    18.403 f  delay/inv_delay_line/genblk1[11].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.661    19.064    delay/inv_delay_line/genblk1[11].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    19.188 r  delay/inv_delay_line/genblk1[11].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    19.859    delay/inv_delay_line/genblk1[12].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    19.983 f  delay/inv_delay_line/genblk1[12].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.144    delay/inv_delay_line/genblk1[12].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    20.268 r  delay/inv_delay_line/genblk1[12].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.452    20.720    delay/inv_delay_line/genblk1[13].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.150    20.870 f  delay/inv_delay_line/genblk1[13].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.469    21.340    delay/inv_delay_line/genblk1[13].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.328    21.668 r  delay/inv_delay_line/genblk1[13].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.573    22.241    delay/inv_delay_line/genblk1[14].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    22.365 f  delay/inv_delay_line/genblk1[14].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    22.798    delay/inv_delay_line/genblk1[14].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    22.922 r  delay/inv_delay_line/genblk1[14].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    23.592    delay/inv_delay_line/genblk1[15].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    23.716 f  delay/inv_delay_line/genblk1[15].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    23.979    delay/inv_delay_line/genblk1[15].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    24.103 r  delay/inv_delay_line/genblk1[15].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.455    24.557    delay/inv_delay_line/genblk1[16].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.119    24.676 f  delay/inv_delay_line/genblk1[16].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    25.345    delay/inv_delay_line/genblk1[16].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.360    25.705 r  delay/inv_delay_line/genblk1[16].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    26.141    delay/inv_delay_line/genblk1[17].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.351    26.492 f  delay/inv_delay_line/genblk1[17].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    27.341    delay/inv_delay_line/genblk1[17].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.362    27.703 r  delay/inv_delay_line/genblk1[17].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.416    28.119    delay/inv_delay_line/genblk1[18].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.327    28.446 f  delay/inv_delay_line/genblk1[18].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    28.879    delay/inv_delay_line/genblk1[18].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    29.003 r  delay/inv_delay_line/genblk1[18].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    29.673    delay/inv_delay_line/genblk1[19].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    29.797 f  delay/inv_delay_line/genblk1[19].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    30.060    delay/inv_delay_line/genblk1[19].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    30.184 r  delay/inv_delay_line/genblk1[19].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706    30.890    delay/inv_delay_line/genblk1[20].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    31.014 f  delay/inv_delay_line/genblk1[20].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    31.458    delay/inv_delay_line/genblk1[20].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    31.582 r  delay/inv_delay_line/genblk1[20].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    32.252    delay/inv_delay_line/genblk1[21].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    32.376 f  delay/inv_delay_line/genblk1[21].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    32.656    delay/inv_delay_line/genblk1[21].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    32.780 r  delay/inv_delay_line/genblk1[21].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.405    33.185    delay/inv_delay_line/genblk1[22].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    33.309 f  delay/inv_delay_line/genblk1[22].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    33.742    delay/inv_delay_line/genblk1[22].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    33.866 r  delay/inv_delay_line/genblk1[22].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    34.537    delay/inv_delay_line/genblk1[23].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    34.661 f  delay/inv_delay_line/genblk1[23].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    34.923    delay/inv_delay_line/genblk1[23].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    35.047 r  delay/inv_delay_line/genblk1[23].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706    35.754    delay/inv_delay_line/genblk1[24].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124    35.878 f  delay/inv_delay_line/genblk1[24].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    36.322    delay/inv_delay_line/genblk1[24].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124    36.446 r  delay/inv_delay_line/genblk1[24].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    37.116    delay/inv_delay_line/genblk1[25].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124    37.240 f  delay/inv_delay_line/genblk1[25].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    37.520    delay/inv_delay_line/genblk1[25].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124    37.644 r  delay/inv_delay_line/genblk1[25].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.405    38.049    delay/inv_delay_line/genblk1[26].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    38.173 f  delay/inv_delay_line/genblk1[26].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    38.606    delay/inv_delay_line/genblk1[26].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    38.730 r  delay/inv_delay_line/genblk1[26].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    39.400    delay/inv_delay_line/genblk1[27].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    39.524 f  delay/inv_delay_line/genblk1[27].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    39.787    delay/inv_delay_line/genblk1[27].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    39.911 r  delay/inv_delay_line/genblk1[27].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706    40.617    delay/inv_delay_line/genblk1[28].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    40.741 f  delay/inv_delay_line/genblk1[28].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    41.185    delay/inv_delay_line/genblk1[28].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    41.309 r  delay/inv_delay_line/genblk1[28].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    41.980    delay/inv_delay_line/genblk1[29].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    42.104 f  delay/inv_delay_line/genblk1[29].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    42.383    delay/inv_delay_line/genblk1[29].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    42.507 r  delay/inv_delay_line/genblk1[29].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.819    43.326    delay/inv_delay_line/genblk1[30].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    43.450 f  delay/inv_delay_line/genblk1[30].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    43.902    delay/inv_delay_line/genblk1[30].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    44.026 r  delay/inv_delay_line/genblk1[30].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    44.715    delay/inv_delay_line/genblk1[31].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    44.839 f  delay/inv_delay_line/genblk1[31].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    45.121    delay/inv_delay_line/genblk1[31].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124    45.245 r  delay/inv_delay_line/genblk1[31].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.842    46.087    delay/inv_delay_line/genblk1[32].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.152    46.239 f  delay/inv_delay_line/genblk1[32].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684    46.923    delay/inv_delay_line/genblk1[32].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.374    47.297 r  delay/inv_delay_line/genblk1[32].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.469    47.767    delay/inv_delay_line/genblk1[33].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.353    48.120 f  delay/inv_delay_line/genblk1[33].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    48.967    delay/inv_delay_line/genblk1[33].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.384    49.351 r  delay/inv_delay_line/genblk1[33].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.664    50.015    delay/inv_delay_line/genblk1[34].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.331    50.346 f  delay/inv_delay_line/genblk1[34].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    50.798    delay/inv_delay_line/genblk1[34].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    50.922 r  delay/inv_delay_line/genblk1[34].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    51.611    delay/inv_delay_line/genblk1[35].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    51.735 f  delay/inv_delay_line/genblk1[35].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    52.017    delay/inv_delay_line/genblk1[35].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124    52.141 r  delay/inv_delay_line/genblk1[35].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.842    52.983    delay/inv_delay_line/genblk1[36].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.152    53.135 f  delay/inv_delay_line/genblk1[36].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684    53.819    delay/inv_delay_line/genblk1[36].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.374    54.193 r  delay/inv_delay_line/genblk1[36].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.469    54.662    delay/inv_delay_line/genblk1[37].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.353    55.015 f  delay/inv_delay_line/genblk1[37].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    55.863    delay/inv_delay_line/genblk1[37].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.384    56.247 r  delay/inv_delay_line/genblk1[37].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501    56.748    delay/inv_delay_line/genblk1[38].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.331    57.079 f  delay/inv_delay_line/genblk1[38].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    57.512    delay/inv_delay_line/genblk1[38].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124    57.636 r  delay/inv_delay_line/genblk1[38].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    58.307    delay/inv_delay_line/genblk1[39].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124    58.431 f  delay/inv_delay_line/genblk1[39].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    58.693    delay/inv_delay_line/genblk1[39].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124    58.817 r  delay/inv_delay_line/genblk1[39].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845    59.662    delay/inv_delay_line/genblk1[40].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.152    59.814 f  delay/inv_delay_line/genblk1[40].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    60.483    delay/inv_delay_line/genblk1[40].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.360    60.843 r  delay/inv_delay_line/genblk1[40].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    61.279    delay/inv_delay_line/genblk1[41].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.351    61.630 f  delay/inv_delay_line/genblk1[41].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    62.478    delay/inv_delay_line/genblk1[41].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.362    62.840 r  delay/inv_delay_line/genblk1[41].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.643    63.483    delay/inv_delay_line/genblk1[42].inv_pair_unit/a
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.327    63.810 f  delay/inv_delay_line/genblk1[42].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    64.243    delay/inv_delay_line/genblk1[42].inv_pair_unit/trans
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.124    64.367 r  delay/inv_delay_line/genblk1[42].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    65.037    delay/inv_delay_line/genblk1[43].inv_pair_unit/a
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.124    65.161 f  delay/inv_delay_line/genblk1[43].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    65.424    delay/inv_delay_line/genblk1[43].inv_pair_unit/trans
    SLICE_X37Y15         LUT1 (Prop_lut1_I0_O)        0.124    65.548 r  delay/inv_delay_line/genblk1[43].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727    66.275    delay/inv_delay_line/genblk1[44].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    66.399 f  delay/inv_delay_line/genblk1[44].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    66.851    delay/inv_delay_line/genblk1[44].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    66.975 r  delay/inv_delay_line/genblk1[44].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    67.665    delay/inv_delay_line/genblk1[45].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    67.789 f  delay/inv_delay_line/genblk1[45].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    68.071    delay/inv_delay_line/genblk1[45].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124    68.195 r  delay/inv_delay_line/genblk1[45].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.483    68.678    delay/inv_delay_line/genblk1[46].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.116    68.794 f  delay/inv_delay_line/genblk1[46].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.793    69.587    delay/inv_delay_line/genblk1[46].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.328    69.915 r  delay/inv_delay_line/genblk1[46].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.665    70.580    delay/inv_delay_line/genblk1[47].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124    70.704 f  delay/inv_delay_line/genblk1[47].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    70.855    delay/inv_delay_line/genblk1[47].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124    70.979 r  delay/inv_delay_line/genblk1[47].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.659    71.638    delay/inv_delay_line/genblk1[48].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    71.762 f  delay/inv_delay_line/genblk1[48].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    72.206    delay/inv_delay_line/genblk1[48].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    72.330 r  delay/inv_delay_line/genblk1[48].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    73.000    delay/inv_delay_line/genblk1[49].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    73.124 f  delay/inv_delay_line/genblk1[49].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    73.404    delay/inv_delay_line/genblk1[49].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124    73.528 r  delay/inv_delay_line/genblk1[49].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.484    74.012    delay/inv_delay_line/genblk1[50].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.118    74.130 f  delay/inv_delay_line/genblk1[50].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.650    74.779    delay/inv_delay_line/genblk1[50].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.326    75.105 r  delay/inv_delay_line/genblk1[50].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.669    75.774    delay/inv_delay_line/genblk1[51].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124    75.898 f  delay/inv_delay_line/genblk1[51].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    76.747    delay/inv_delay_line/genblk1[51].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124    76.871 r  delay/inv_delay_line/genblk1[51].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.444    77.315    delay/inv_delay_line/genblk1[52].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.150    77.465 f  delay/inv_delay_line/genblk1[52].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.436    77.901    delay/inv_delay_line/genblk1[52].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.326    78.227 r  delay/inv_delay_line/genblk1[52].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.280    78.507    delay/inv_delay_line/genblk1[53].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.120    78.627 f  delay/inv_delay_line/genblk1[53].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.283    78.910    delay/inv_delay_line/genblk1[53].inv_pair_unit/trans
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.322    79.232 r  delay/inv_delay_line/genblk1[53].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.283    79.515    delay/inv_delay_line/genblk1[54].inv_pair_unit/a
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.325    79.840 f  delay/inv_delay_line/genblk1[54].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.662    80.501    delay/inv_delay_line/genblk1[54].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.332    80.833 r  delay/inv_delay_line/genblk1[54].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.665    81.499    delay/inv_delay_line/genblk1[55].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.124    81.623 f  delay/inv_delay_line/genblk1[55].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.845    82.467    delay/inv_delay_line/genblk1[55].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.124    82.591 r  delay/inv_delay_line/genblk1[55].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.433    83.024    delay/inv_delay_line/genblk1[56].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.150    83.174 f  delay/inv_delay_line/genblk1[56].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.436    83.611    delay/inv_delay_line/genblk1[56].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.326    83.937 r  delay/inv_delay_line/genblk1[56].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.263    84.200    delay/inv_delay_line/genblk1[57].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.120    84.320 f  delay/inv_delay_line/genblk1[57].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.268    84.588    delay/inv_delay_line/genblk1[57].inv_pair_unit/trans
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.322    84.910 r  delay/inv_delay_line/genblk1[57].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.266    85.175    delay/inv_delay_line/genblk1[58].inv_pair_unit/a
    SLICE_X35Y16         LUT1 (Prop_lut1_I0_O)        0.325    85.500 f  delay/inv_delay_line/genblk1[58].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299    85.799    delay/inv_delay_line/genblk1[58].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.332    86.131 r  delay/inv_delay_line/genblk1[58].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.884    87.015    delay/inv_delay_line/genblk1[59].inv_pair_unit/a
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    87.139 f  delay/inv_delay_line/genblk1[59].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    87.590    delay/inv_delay_line/genblk1[59].inv_pair_unit/trans
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    87.714 r  delay/inv_delay_line/genblk1[59].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    88.404    delay/inv_delay_line/genblk1[60].inv_pair_unit/a
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    88.528 f  delay/inv_delay_line/genblk1[60].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    88.810    delay/inv_delay_line/genblk1[60].inv_pair_unit/trans
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124    88.934 r  delay/inv_delay_line/genblk1[60].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.475    89.409    delay/inv_delay_line/genblk1[61].inv_pair_unit/a
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.117    89.526 f  delay/inv_delay_line/genblk1[61].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684    90.210    delay/inv_delay_line/genblk1[61].inv_pair_unit/trans
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.374    90.584 r  delay/inv_delay_line/genblk1[61].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.469    91.053    delay/inv_delay_line/genblk1[62].inv_pair_unit/a
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.353    91.406 f  delay/inv_delay_line/genblk1[62].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    92.254    delay/inv_delay_line/genblk1[62].inv_pair_unit/trans
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.384    92.638 r  delay/inv_delay_line/genblk1[62].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501    93.139    delay/inv_delay_line/genblk1[63].inv_pair_unit/a
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.331    93.470 f  delay/inv_delay_line/genblk1[63].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    93.903    delay/inv_delay_line/genblk1[63].inv_pair_unit/trans
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124    94.027 r  delay/inv_delay_line/genblk1[63].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    94.697    delay/inv_delay_line/genblk1[64].inv_pair_unit/a
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124    94.821 f  delay/inv_delay_line/genblk1[64].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    95.084    delay/inv_delay_line/genblk1[64].inv_pair_unit/trans
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124    95.208 r  delay/inv_delay_line/genblk1[64].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845    96.053    delay/inv_delay_line/genblk1[65].inv_pair_unit/a
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.152    96.205 f  delay/inv_delay_line/genblk1[65].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    96.873    delay/inv_delay_line/genblk1[65].inv_pair_unit/trans
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.360    97.233 r  delay/inv_delay_line/genblk1[65].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436    97.670    delay/inv_delay_line/genblk1[66].inv_pair_unit/a
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.351    98.021 f  delay/inv_delay_line/genblk1[66].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    98.869    delay/inv_delay_line/genblk1[66].inv_pair_unit/trans
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.362    99.231 r  delay/inv_delay_line/genblk1[66].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.644    99.875    delay/inv_delay_line/genblk1[67].inv_pair_unit/a
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.327   100.202 f  delay/inv_delay_line/genblk1[67].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   100.635    delay/inv_delay_line/genblk1[67].inv_pair_unit/trans
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   100.759 r  delay/inv_delay_line/genblk1[67].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   101.429    delay/inv_delay_line/genblk1[68].inv_pair_unit/a
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   101.553 f  delay/inv_delay_line/genblk1[68].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   101.816    delay/inv_delay_line/genblk1[68].inv_pair_unit/trans
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   101.940 r  delay/inv_delay_line/genblk1[68].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727   102.667    delay/inv_delay_line/genblk1[69].inv_pair_unit/a
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   102.791 f  delay/inv_delay_line/genblk1[69].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   103.243    delay/inv_delay_line/genblk1[69].inv_pair_unit/trans
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   103.367 r  delay/inv_delay_line/genblk1[69].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   104.056    delay/inv_delay_line/genblk1[70].inv_pair_unit/a
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   104.180 f  delay/inv_delay_line/genblk1[70].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   104.462    delay/inv_delay_line/genblk1[70].inv_pair_unit/trans
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   104.586 r  delay/inv_delay_line/genblk1[70].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.378   104.964    delay/inv_delay_line/genblk1[71].inv_pair_unit/a
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124   105.088 f  delay/inv_delay_line/genblk1[71].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   105.521    delay/inv_delay_line/genblk1[71].inv_pair_unit/trans
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124   105.645 r  delay/inv_delay_line/genblk1[71].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   106.316    delay/inv_delay_line/genblk1[72].inv_pair_unit/a
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124   106.440 f  delay/inv_delay_line/genblk1[72].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   106.703    delay/inv_delay_line/genblk1[72].inv_pair_unit/trans
    SLICE_X35Y17         LUT1 (Prop_lut1_I0_O)        0.124   106.827 r  delay/inv_delay_line/genblk1[72].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706   107.533    delay/inv_delay_line/genblk1[73].inv_pair_unit/a
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124   107.657 f  delay/inv_delay_line/genblk1[73].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   108.101    delay/inv_delay_line/genblk1[73].inv_pair_unit/trans
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124   108.225 r  delay/inv_delay_line/genblk1[73].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   108.895    delay/inv_delay_line/genblk1[74].inv_pair_unit/a
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124   109.019 f  delay/inv_delay_line/genblk1[74].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   109.299    delay/inv_delay_line/genblk1[74].inv_pair_unit/trans
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124   109.423 r  delay/inv_delay_line/genblk1[74].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.789   110.212    delay/inv_delay_line/genblk1[75].inv_pair_unit/a
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124   110.336 f  delay/inv_delay_line/genblk1[75].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   110.769    delay/inv_delay_line/genblk1[75].inv_pair_unit/trans
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124   110.893 r  delay/inv_delay_line/genblk1[75].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   111.563    delay/inv_delay_line/genblk1[76].inv_pair_unit/a
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124   111.687 f  delay/inv_delay_line/genblk1[76].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   111.950    delay/inv_delay_line/genblk1[76].inv_pair_unit/trans
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124   112.074 r  delay/inv_delay_line/genblk1[76].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.583   112.658    delay/inv_delay_line/genblk1[77].inv_pair_unit/a
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   112.782 f  delay/inv_delay_line/genblk1[77].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   113.226    delay/inv_delay_line/genblk1[77].inv_pair_unit/trans
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   113.350 r  delay/inv_delay_line/genblk1[77].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   114.020    delay/inv_delay_line/genblk1[78].inv_pair_unit/a
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   114.144 f  delay/inv_delay_line/genblk1[78].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   114.424    delay/inv_delay_line/genblk1[78].inv_pair_unit/trans
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   114.548 r  delay/inv_delay_line/genblk1[78].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.848   115.396    delay/inv_delay_line/genblk1[79].inv_pair_unit/a
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.152   115.548 f  delay/inv_delay_line/genblk1[79].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682   116.230    delay/inv_delay_line/genblk1[79].inv_pair_unit/trans
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.360   116.590 r  delay/inv_delay_line/genblk1[79].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436   117.027    delay/inv_delay_line/genblk1[80].inv_pair_unit/a
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.351   117.378 f  delay/inv_delay_line/genblk1[80].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858   118.236    delay/inv_delay_line/genblk1[80].inv_pair_unit/trans
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.362   118.598 r  delay/inv_delay_line/genblk1[80].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.501   119.099    delay/inv_delay_line/genblk1[81].inv_pair_unit/a
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.327   119.426 f  delay/inv_delay_line/genblk1[81].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   119.859    delay/inv_delay_line/genblk1[81].inv_pair_unit/trans
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.124   119.983 r  delay/inv_delay_line/genblk1[81].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   120.653    delay/inv_delay_line/genblk1[82].inv_pair_unit/a
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.124   120.777 f  delay/inv_delay_line/genblk1[82].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   121.040    delay/inv_delay_line/genblk1[82].inv_pair_unit/trans
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.124   121.164 r  delay/inv_delay_line/genblk1[82].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.845   122.009    delay/inv_delay_line/genblk1[83].inv_pair_unit/a
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.152   122.161 f  delay/inv_delay_line/genblk1[83].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   122.830    delay/inv_delay_line/genblk1[83].inv_pair_unit/trans
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.360   123.190 r  delay/inv_delay_line/genblk1[83].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436   123.626    delay/inv_delay_line/genblk1[84].inv_pair_unit/a
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.351   123.977 f  delay/inv_delay_line/genblk1[84].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   124.825    delay/inv_delay_line/genblk1[84].inv_pair_unit/trans
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.362   125.187 r  delay/inv_delay_line/genblk1[84].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.646   125.833    delay/inv_delay_line/genblk1[85].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.327   126.160 f  delay/inv_delay_line/genblk1[85].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   126.593    delay/inv_delay_line/genblk1[85].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124   126.717 r  delay/inv_delay_line/genblk1[85].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   127.387    delay/inv_delay_line/genblk1[86].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124   127.511 f  delay/inv_delay_line/genblk1[86].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   127.774    delay/inv_delay_line/genblk1[86].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124   127.898 r  delay/inv_delay_line/genblk1[86].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727   128.626    delay/inv_delay_line/genblk1[87].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   128.750 f  delay/inv_delay_line/genblk1[87].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   129.202    delay/inv_delay_line/genblk1[87].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   129.326 r  delay/inv_delay_line/genblk1[87].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   130.015    delay/inv_delay_line/genblk1[88].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   130.139 f  delay/inv_delay_line/genblk1[88].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   130.421    delay/inv_delay_line/genblk1[88].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   130.545 r  delay/inv_delay_line/genblk1[88].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.405   130.950    delay/inv_delay_line/genblk1[89].inv_pair_unit/a
    SLICE_X37Y20         LUT1 (Prop_lut1_I0_O)        0.124   131.074 f  delay/inv_delay_line/genblk1[89].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   131.507    delay/inv_delay_line/genblk1[89].inv_pair_unit/trans
    SLICE_X37Y20         LUT1 (Prop_lut1_I0_O)        0.124   131.631 r  delay/inv_delay_line/genblk1[89].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   132.301    delay/inv_delay_line/genblk1[90].inv_pair_unit/a
    SLICE_X37Y20         LUT1 (Prop_lut1_I0_O)        0.124   132.425 f  delay/inv_delay_line/genblk1[90].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   132.688    delay/inv_delay_line/genblk1[90].inv_pair_unit/trans
    SLICE_X37Y20         LUT1 (Prop_lut1_I0_O)        0.124   132.812 r  delay/inv_delay_line/genblk1[90].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727   133.539    delay/inv_delay_line/genblk1[91].inv_pair_unit/a
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124   133.663 f  delay/inv_delay_line/genblk1[91].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   134.115    delay/inv_delay_line/genblk1[91].inv_pair_unit/trans
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124   134.239 r  delay/inv_delay_line/genblk1[91].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   134.929    delay/inv_delay_line/genblk1[92].inv_pair_unit/a
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124   135.053 f  delay/inv_delay_line/genblk1[92].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   135.335    delay/inv_delay_line/genblk1[92].inv_pair_unit/trans
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124   135.459 r  delay/inv_delay_line/genblk1[92].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.405   135.863    delay/inv_delay_line/genblk1[93].inv_pair_unit/a
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.124   135.987 f  delay/inv_delay_line/genblk1[93].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   136.420    delay/inv_delay_line/genblk1[93].inv_pair_unit/trans
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.124   136.544 r  delay/inv_delay_line/genblk1[93].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   137.215    delay/inv_delay_line/genblk1[94].inv_pair_unit/a
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.124   137.339 f  delay/inv_delay_line/genblk1[94].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   137.602    delay/inv_delay_line/genblk1[94].inv_pair_unit/trans
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.124   137.726 r  delay/inv_delay_line/genblk1[94].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727   138.453    delay/inv_delay_line/genblk1[95].inv_pair_unit/a
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124   138.577 f  delay/inv_delay_line/genblk1[95].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   139.029    delay/inv_delay_line/genblk1[95].inv_pair_unit/trans
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124   139.153 r  delay/inv_delay_line/genblk1[95].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689   139.842    delay/inv_delay_line/genblk1[96].inv_pair_unit/a
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124   139.966 f  delay/inv_delay_line/genblk1[96].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   140.248    delay/inv_delay_line/genblk1[96].inv_pair_unit/trans
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124   140.372 r  delay/inv_delay_line/genblk1[96].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.822   141.194    delay/inv_delay_line/genblk1[97].inv_pair_unit/a
    SLICE_X39Y22         LUT1 (Prop_lut1_I0_O)        0.124   141.318 f  delay/inv_delay_line/genblk1[97].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   141.581    delay/inv_delay_line/genblk1[97].inv_pair_unit/trans
    SLICE_X39Y22         LUT1 (Prop_lut1_I0_O)        0.124   141.705 r  delay/inv_delay_line/genblk1[97].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706   142.411    delay/inv_delay_line/genblk1[98].inv_pair_unit/a
    SLICE_X38Y22         LUT1 (Prop_lut1_I0_O)        0.124   142.535 f  delay/inv_delay_line/genblk1[98].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   142.979    delay/inv_delay_line/genblk1[98].inv_pair_unit/trans
    SLICE_X38Y22         LUT1 (Prop_lut1_I0_O)        0.124   143.103 r  delay/inv_delay_line/genblk1[98].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670   143.774    delay/inv_delay_line/genblk1[99].inv_pair_unit/a
    SLICE_X38Y22         LUT1 (Prop_lut1_I0_O)        0.124   143.898 f  delay/inv_delay_line/genblk1[99].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   144.177    delay/inv_delay_line/genblk1[99].inv_pair_unit/trans
    SLICE_X38Y22         LUT1 (Prop_lut1_I0_O)        0.124   144.301 r  delay/inv_delay_line/genblk1[99].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.706   145.007    delay/inv_delay_line/genblk1[100].inv_pair_unit/a
    SLICE_X39Y22         LUT1 (Prop_lut1_I0_O)        0.124   145.131 f  delay/inv_delay_line/genblk1[100].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   145.564    delay/inv_delay_line/genblk1[100].inv_pair_unit/trans
    SLICE_X39Y22         LUT1 (Prop_lut1_I0_O)        0.124   145.688 r  delay/inv_delay_line/genblk1[100].inv_pair_unit/b_INST_0/O
                         net (fo=3, routed)           1.064   146.753    lauch_dff/b
    SLICE_X40Y27         LUT2 (Prop_lut2_I0_O)        0.124   146.877 r  lauch_dff/q_i_1/O
                         net (fo=1, routed)           0.000   146.877    capture_dff/xor_result
    SLICE_X40Y27         FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio16
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.343ns  (logic 4.049ns (55.133%)  route 3.295ns (44.867%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE                         0.000     0.000 r  capture_dff/q_reg/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  capture_dff/q_reg/Q
                         net (fo=1, routed)           3.295     3.813    pio16_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.531     7.343 r  pio16_OBUF_inst/O
                         net (fo=0)                   0.000     7.343    pio16
    P14                                                               r  pio16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.246ns  (logic 3.985ns (55.001%)  route 3.261ns (44.999%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE                         0.000     0.000 r  state_reg/C
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  state_reg/Q
                         net (fo=2, routed)           3.261     3.717    rgb_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.529     7.246 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.246    rgb[2]
    F1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 4.159ns (60.022%)  route 2.770ns (39.978%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           2.770     3.248    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.681     6.928 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     6.928    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.321ns  (logic 4.051ns (64.082%)  route 2.270ns (35.918%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE                         0.000     0.000 r  delay_input_reg/C
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  delay_input_reg/Q
                         net (fo=3, routed)           2.270     2.788    pio48_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.533     6.321 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     6.321    pio48
    A4                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 3.972ns (68.196%)  route 1.852ns (31.804%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  uart_writer/dout_reg/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.852     2.308    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516     5.824 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.824    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/etu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/etu_cnt_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.579ns  (logic 1.086ns (23.720%)  route 3.493ns (76.280%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE                         0.000     0.000 r  uart_writer/etu_cnt_reg[1]/C
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart_writer/etu_cnt_reg[1]/Q
                         net (fo=2, routed)           1.138     1.656    uart_writer/etu_cnt_reg_n_0_[1]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124     1.780 f  uart_writer/dout_i_4/O
                         net (fo=3, routed)           0.559     2.339    uart_writer/dout_i_4_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I0_O)        0.118     2.457 f  uart_writer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.008     3.465    uart_writer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.326     3.791 r  uart_writer/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.787     4.579    uart_writer/etu_cnt[14]_i_1__0_n_0
    SLICE_X2Y33          FDRE                                         r  uart_writer/etu_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/etu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/etu_cnt_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.579ns  (logic 1.086ns (23.720%)  route 3.493ns (76.280%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE                         0.000     0.000 r  uart_writer/etu_cnt_reg[1]/C
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart_writer/etu_cnt_reg[1]/Q
                         net (fo=2, routed)           1.138     1.656    uart_writer/etu_cnt_reg_n_0_[1]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124     1.780 f  uart_writer/dout_i_4/O
                         net (fo=3, routed)           0.559     2.339    uart_writer/dout_i_4_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I0_O)        0.118     2.457 f  uart_writer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.008     3.465    uart_writer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.326     3.791 r  uart_writer/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.787     4.579    uart_writer/etu_cnt[14]_i_1__0_n_0
    SLICE_X2Y33          FDRE                                         r  uart_writer/etu_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/etu_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/etu_cnt_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.440ns  (logic 1.086ns (24.459%)  route 3.354ns (75.541%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE                         0.000     0.000 r  uart_writer/etu_cnt_reg[1]/C
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart_writer/etu_cnt_reg[1]/Q
                         net (fo=2, routed)           1.138     1.656    uart_writer/etu_cnt_reg_n_0_[1]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124     1.780 f  uart_writer/dout_i_4/O
                         net (fo=3, routed)           0.559     2.339    uart_writer/dout_i_4_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I0_O)        0.118     2.457 f  uart_writer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.008     3.465    uart_writer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.326     3.791 r  uart_writer/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.649     4.440    uart_writer/etu_cnt[14]_i_1__0_n_0
    SLICE_X2Y32          FDRE                                         r  uart_writer/etu_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lauch_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.164ns (66.838%)  route 0.081ns (33.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE                         0.000     0.000 r  delay_input_reg/C
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  delay_input_reg/Q
                         net (fo=3, routed)           0.081     0.245    lauch_dff/pio48_OBUF
    SLICE_X40Y31         FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/valid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE                         0.000     0.000 r  uart_reader/valid_reg/C
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_reader/valid_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart_reader/valid
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.099     0.289 r  uart_reader/state_i_1/O
                         net (fo=1, routed)           0.000     0.289    uart_reader_n_0
    SLICE_X4Y30          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.109     0.250    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.295 r  uart_writer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart_writer/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.113     0.254    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  uart_writer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.299    uart_writer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  uart_writer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  uart_reader/FSM_onehot_state_reg[1]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          0.168     0.309    uart_reader/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  uart_reader/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    uart_reader/FSM_onehot_state[1]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.178     0.319    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.042     0.361 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=1, routed)           0.000     0.361    uart_writer/bit_cnt[2]
    SLICE_X3Y29          FDRE                                         r  uart_writer/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.178     0.319    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.045     0.364 r  uart_writer/bit_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    uart_writer/bit_cnt[1]
    SLICE_X3Y29          FDRE                                         r  uart_writer/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[12]/C
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/etu_cnt_reg[12]/Q
                         net (fo=2, routed)           0.119     0.260    uart_reader/etu_cnt[12]
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  uart_reader/etu_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    uart_reader/etu_cnt_reg[12]_i_1_n_4
    SLICE_X5Y33          FDRE                                         r  uart_reader/etu_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[4]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.120     0.261    uart_reader/etu_cnt[4]
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  uart_reader/etu_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    uart_reader/etu_cnt_reg[4]_i_1_n_4
    SLICE_X5Y31          FDRE                                         r  uart_reader/etu_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[8]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           0.120     0.261    uart_reader/etu_cnt[8]
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  uart_reader/etu_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    uart_reader/etu_cnt_reg[8]_i_1_n_4
    SLICE_X5Y32          FDRE                                         r  uart_reader/etu_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.887ns  (logic 4.110ns (52.111%)  route 3.777ns (47.889%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.561     5.088    src_clk_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk_reg/Q
                         net (fo=1, routed)           0.841     6.385    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.481 r  pio40_OBUF_BUFG_inst/O
                         net (fo=57, routed)          2.936     9.417    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         3.558    12.975 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    12.975    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.426ns (55.304%)  route 1.152ns (44.696%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.453    src_clk_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  clk_reg/Q
                         net (fo=1, routed)           0.406     2.000    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.026 r  pio40_OBUF_BUFG_inst/O
                         net (fo=57, routed)          0.746     2.772    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         1.259     4.030 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000     4.030    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





