<stg><name>dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.</name>


<trans_list>

<trans id="231" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str59)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
rewind_header:1  %w_index82 = phi i7 [ 0, %hls_label_2_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="w_index82"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:2  %in_index_0_i81 = phi i32 [ 0, %hls_label_2_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="in_index_0_i81"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="7">
<![CDATA[
ReuseLoop_begin:3  %zext_ln139 = zext i7 %w_index82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:4  %outidx6_addr = getelementptr [72 x i3]* @outidx6, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="outidx6_addr"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="7">
<![CDATA[
ReuseLoop_begin:5  %out_index = load i3* %outidx6_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32">
<![CDATA[
ReuseLoop_begin:6  %trunc_ln145 = trunc i32 %in_index_0_i81 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:8  %kernel_data_V_0_load = load i16* @kernel_data_V_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_0_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:9  %kernel_data_V_1333_load = load i16* @kernel_data_V_1333, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1333_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:10  %kernel_data_V_2334_load = load i16* @kernel_data_V_2334, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2334_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:11  %kernel_data_V_3335_load = load i16* @kernel_data_V_3335, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3335_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:12  %kernel_data_V_4_load = load i16* @kernel_data_V_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:13  %kernel_data_V_5_load = load i16* @kernel_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:14  %kernel_data_V_6_load = load i16* @kernel_data_V_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_6_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:15  %kernel_data_V_7_load = load i16* @kernel_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop_begin:16  %icmp_ln19 = icmp eq i4 %trunc_ln145, 0

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop_begin:17  %icmp_ln19_1 = icmp eq i4 %trunc_ln145, 1

]]></Node>
<StgValue><ssdm name="icmp_ln19_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop_begin:18  %icmp_ln19_2 = icmp eq i4 %trunc_ln145, 2

]]></Node>
<StgValue><ssdm name="icmp_ln19_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop_begin:19  %icmp_ln19_3 = icmp eq i4 %trunc_ln145, 3

]]></Node>
<StgValue><ssdm name="icmp_ln19_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop_begin:20  %icmp_ln19_4 = icmp eq i4 %trunc_ln145, 4

]]></Node>
<StgValue><ssdm name="icmp_ln19_4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop_begin:21  %icmp_ln19_5 = icmp eq i4 %trunc_ln145, 5

]]></Node>
<StgValue><ssdm name="icmp_ln19_5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop_begin:22  %icmp_ln19_6 = icmp eq i4 %trunc_ln145, 6

]]></Node>
<StgValue><ssdm name="icmp_ln19_6"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop_begin:23  %icmp_ln19_7 = icmp eq i4 %trunc_ln145, 7

]]></Node>
<StgValue><ssdm name="icmp_ln19_7"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop_begin:24  %select_ln19 = select i1 %icmp_ln19_7, i16 %kernel_data_V_7_load, i16 %kernel_data_V_6_load

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop_begin:25  %or_ln19 = or i1 %icmp_ln19_7, %icmp_ln19_6

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop_begin:26  %select_ln19_1 = select i1 %icmp_ln19_5, i16 %kernel_data_V_5_load, i16 %kernel_data_V_4_load

]]></Node>
<StgValue><ssdm name="select_ln19_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop_begin:27  %or_ln19_1 = or i1 %icmp_ln19_5, %icmp_ln19_4

]]></Node>
<StgValue><ssdm name="or_ln19_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop_begin:28  %select_ln19_2 = select i1 %icmp_ln19_3, i16 %kernel_data_V_3335_load, i16 %kernel_data_V_2334_load

]]></Node>
<StgValue><ssdm name="select_ln19_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop_begin:29  %or_ln19_2 = or i1 %icmp_ln19_3, %icmp_ln19_2

]]></Node>
<StgValue><ssdm name="or_ln19_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop_begin:30  %select_ln19_3 = select i1 %icmp_ln19_1, i16 %kernel_data_V_1333_load, i16 %kernel_data_V_0_load

]]></Node>
<StgValue><ssdm name="select_ln19_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop_begin:32  %select_ln19_4 = select i1 %or_ln19, i16 %select_ln19, i16 %select_ln19_1

]]></Node>
<StgValue><ssdm name="select_ln19_4"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop_begin:33  %or_ln19_4 = or i1 %or_ln19, %or_ln19_1

]]></Node>
<StgValue><ssdm name="or_ln19_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop_begin:34  %select_ln19_5 = select i1 %or_ln19_2, i16 %select_ln19_2, i16 %select_ln19_3

]]></Node>
<StgValue><ssdm name="select_ln19_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop_begin:36  %select_ln19_6 = select i1 %or_ln19_4, i16 %select_ln19_4, i16 %select_ln19_5

]]></Node>
<StgValue><ssdm name="select_ln19_6"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:39  %w2_V_addr = getelementptr [72 x i16]* @w2_V, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="w2_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="7">
<![CDATA[
ReuseLoop_begin:40  %w2_V_load = load i16* %w2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w2_V_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
ReuseLoop_begin:46  %w_index = add i7 1, %w_index82

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:8  %in_index = add nsw i32 %in_index_0_i81, 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:9  %icmp_ln154 = icmp sgt i32 %in_index, 8

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReuseLoop_end:10  %select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
ReuseLoop_end:12  %icmp_ln135 = icmp eq i7 %w_index82, -57

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:33  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="7">
<![CDATA[
ReuseLoop_begin:5  %out_index = load i3* %outidx6_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:7  %kernel_data_V_8_load = load i16* @kernel_data_V_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_8_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop_begin:31  %or_ln19_3 = or i1 %icmp_ln19_1, %icmp_ln19

]]></Node>
<StgValue><ssdm name="or_ln19_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop_begin:35  %or_ln19_5 = or i1 %or_ln19_2, %or_ln19_3

]]></Node>
<StgValue><ssdm name="or_ln19_5"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop_begin:37  %or_ln19_6 = or i1 %or_ln19_4, %or_ln19_5

]]></Node>
<StgValue><ssdm name="or_ln19_6"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop_begin:38  %select_ln19_7 = select i1 %or_ln19_6, i16 %select_ln19_6, i16 %kernel_data_V_8_load

]]></Node>
<StgValue><ssdm name="select_ln19_7"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="7">
<![CDATA[
ReuseLoop_begin:40  %w2_V_load = load i16* %w2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w2_V_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:41  %trunc_ln145_2 = trunc i16 %w2_V_load to i4

]]></Node>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="20" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:42  %sext_ln1116 = sext i16 %select_ln19_7 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="20" op_0_bw="4">
<![CDATA[
ReuseLoop_begin:43  %sext_ln1118 = sext i4 %trunc_ln145_2 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop_begin:44  %mul_ln1118 = mul i20 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:8  %tmp_1024_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %w2_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1024_i"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="20" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:9  %sext_ln1118_512 = sext i4 %tmp_1024_i to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_512"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:10  %mul_ln1118_652 = mul i20 %sext_ln1116, %sext_ln1118_512

]]></Node>
<StgValue><ssdm name="mul_ln1118_652"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:8  %tmp_1025_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %w2_V_load, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1025_i"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="20" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:9  %sext_ln1118_513 = sext i4 %tmp_1025_i to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_513"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:10  %mul_ln1118_653 = mul i20 %sext_ln1116, %sext_ln1118_513

]]></Node>
<StgValue><ssdm name="mul_ln1118_653"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:8  %tmp_1026_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %w2_V_load, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1026_i"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="20" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:9  %sext_ln1118_514 = sext i4 %tmp_1026_i to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_514"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:10  %mul_ln1118_654 = mul i20 %sext_ln1116, %sext_ln1118_514

]]></Node>
<StgValue><ssdm name="mul_ln1118_654"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop_begin:44  %mul_ln1118 = mul i20 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:10  %mul_ln1118_652 = mul i20 %sext_ln1116, %sext_ln1118_512

]]></Node>
<StgValue><ssdm name="mul_ln1118_652"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:10  %mul_ln1118_653 = mul i20 %sext_ln1116, %sext_ln1118_513

]]></Node>
<StgValue><ssdm name="mul_ln1118_653"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:10  %mul_ln1118_654 = mul i20 %sext_ln1116, %sext_ln1118_514

]]></Node>
<StgValue><ssdm name="mul_ln1118_654"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %hls_label_2_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:3  %res_4_V_write_assign80 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_4_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign80"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:4  %res_3_V_write_assign78 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_3_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign78"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:5  %res_2_V_write_assign76 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_2_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign76"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:6  %res_1_V_write_assign74 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_1_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign74"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:7  %res_0_V_write_assign72 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_0_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign72"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:8  %res_5_V_write_assign70 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_5_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_5_V_write_assign70"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:9  %res_6_V_write_assign68 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_6_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_6_V_write_assign68"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:10  %res_7_V_write_assign66 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_7_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_7_V_write_assign66"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:11  %res_8_V_write_assign64 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_8_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_8_V_write_assign64"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:12  %res_9_V_write_assign62 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_9_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_9_V_write_assign62"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:13  %res_10_V_write_assign60 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_10_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_10_V_write_assign60"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:14  %res_11_V_write_assign58 = phi i25 [ 1024, %hls_label_2_begin ], [ %acc_V_11_1_i, %ReuseLoop_end ], [ 1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_11_V_write_assign58"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:15  %res_12_V_write_assign56 = phi i25 [ 1024, %hls_label_2_begin ], [ %acc_V_12_1_i, %ReuseLoop_end ], [ 1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_12_V_write_assign56"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:16  %res_13_V_write_assign54 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_13_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_13_V_write_assign54"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:17  %res_14_V_write_assign52 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_14_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_14_V_write_assign52"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:18  %res_15_V_write_assign50 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_15_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_15_V_write_assign50"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:19  %res_16_V_write_assign48 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_16_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_16_V_write_assign48"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:20  %res_17_V_write_assign46 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_17_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_17_V_write_assign46"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:21  %res_18_V_write_assign44 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_18_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_18_V_write_assign44"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:22  %res_19_V_write_assign42 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_19_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_19_V_write_assign42"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:23  %res_20_V_write_assign40 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_20_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_20_V_write_assign40"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:24  %res_21_V_write_assign38 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_21_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_21_V_write_assign38"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:25  %res_22_V_write_assign36 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_22_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_22_V_write_assign36"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:26  %res_23_V_write_assign34 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_23_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_23_V_write_assign34"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:27  %res_24_V_write_assign32 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_24_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_24_V_write_assign32"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:28  %res_25_V_write_assign30 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_25_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_25_V_write_assign30"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:29  %res_26_V_write_assign28 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_26_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_26_V_write_assign28"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:30  %res_27_V_write_assign26 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_27_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_27_V_write_assign26"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:31  %res_28_V_write_assign24 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_28_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_28_V_write_assign24"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:32  %res_29_V_write_assign22 = phi i25 [ -1024, %hls_label_2_begin ], [ %acc_V_29_1_i, %ReuseLoop_end ], [ -1024, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_29_V_write_assign22"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:33  %res_30_V_write_assign20 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_30_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_30_V_write_assign20"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
rewind_header:34  %res_31_V_write_assign18 = phi i25 [ 0, %hls_label_2_begin ], [ %acc_V_31_1_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_31_V_write_assign18"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:35  br i1 %do_init, label %hls_label_2_end, label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_2_end:0  call void (...)* @_ssdm_op_SpecMemCore([72 x i16]* @w2_V, [1 x i8]* @p_str12, [12 x i8]* @p_str35, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end:1  %empty_339 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str59, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end:2  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:1  %tmp_1021_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_1021_i"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop_begin:44  %mul_ln1118 = mul i20 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="3">
<![CDATA[
ReuseLoop_begin:45  %zext_ln1265 = zext i3 %out_index to i5

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="3">
<![CDATA[
ReuseLoop_begin:47  %phi_ln = call i25 @_ssdm_op_Mux.ap_auto.8i25.i3(i25 %res_0_V_write_assign72, i25 %res_1_V_write_assign74, i25 %res_2_V_write_assign76, i25 %res_3_V_write_assign78, i25 %res_4_V_write_assign80, i25 %res_5_V_write_assign70, i25 %res_6_V_write_assign68, i25 %res_7_V_write_assign66, i3 %out_index)

]]></Node>
<StgValue><ssdm name="phi_ln"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="25" op_0_bw="20">
<![CDATA[
ReuseLoop_begin:48  %sext_ln703 = sext i20 %mul_ln1118 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
ReuseLoop_begin:49  %acc_0_V = add i25 %phi_ln, %sext_ln703

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
ReuseLoop_begin:50  switch i3 %out_index, label %branch199.i [
    i3 0, label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i
    i3 1, label %branch193.i
    i3 2, label %branch194.i
    i3 3, label %branch195.i
    i3 -4, label %branch196.i
    i3 -3, label %branch197.i
    i3 -2, label %branch198.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln145"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch198.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch197.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch196.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch195.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch194.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch193.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch199.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:0  %acc_V_7_1_i = phi i25 [ %acc_0_V, %branch199.i ], [ %res_7_V_write_assign66, %branch198.i ], [ %res_7_V_write_assign66, %branch197.i ], [ %res_7_V_write_assign66, %branch196.i ], [ %res_7_V_write_assign66, %branch195.i ], [ %res_7_V_write_assign66, %branch194.i ], [ %res_7_V_write_assign66, %branch193.i ], [ %res_7_V_write_assign66, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_7_1_i"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:1  %acc_V_6_1_i = phi i25 [ %res_6_V_write_assign68, %branch199.i ], [ %acc_0_V, %branch198.i ], [ %res_6_V_write_assign68, %branch197.i ], [ %res_6_V_write_assign68, %branch196.i ], [ %res_6_V_write_assign68, %branch195.i ], [ %res_6_V_write_assign68, %branch194.i ], [ %res_6_V_write_assign68, %branch193.i ], [ %res_6_V_write_assign68, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_6_1_i"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:2  %acc_V_5_1_i = phi i25 [ %res_5_V_write_assign70, %branch199.i ], [ %res_5_V_write_assign70, %branch198.i ], [ %acc_0_V, %branch197.i ], [ %res_5_V_write_assign70, %branch196.i ], [ %res_5_V_write_assign70, %branch195.i ], [ %res_5_V_write_assign70, %branch194.i ], [ %res_5_V_write_assign70, %branch193.i ], [ %res_5_V_write_assign70, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_5_1_i"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:3  %acc_V_0_1_i = phi i25 [ %res_0_V_write_assign72, %branch199.i ], [ %res_0_V_write_assign72, %branch198.i ], [ %res_0_V_write_assign72, %branch197.i ], [ %res_0_V_write_assign72, %branch196.i ], [ %res_0_V_write_assign72, %branch195.i ], [ %res_0_V_write_assign72, %branch194.i ], [ %res_0_V_write_assign72, %branch193.i ], [ %acc_0_V, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_0_1_i"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:4  %acc_V_1_1_i = phi i25 [ %res_1_V_write_assign74, %branch199.i ], [ %res_1_V_write_assign74, %branch198.i ], [ %res_1_V_write_assign74, %branch197.i ], [ %res_1_V_write_assign74, %branch196.i ], [ %res_1_V_write_assign74, %branch195.i ], [ %res_1_V_write_assign74, %branch194.i ], [ %acc_0_V, %branch193.i ], [ %res_1_V_write_assign74, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_1_1_i"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:5  %acc_V_2_1_i = phi i25 [ %res_2_V_write_assign76, %branch199.i ], [ %res_2_V_write_assign76, %branch198.i ], [ %res_2_V_write_assign76, %branch197.i ], [ %res_2_V_write_assign76, %branch196.i ], [ %res_2_V_write_assign76, %branch195.i ], [ %acc_0_V, %branch194.i ], [ %res_2_V_write_assign76, %branch193.i ], [ %res_2_V_write_assign76, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_2_1_i"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:6  %acc_V_3_1_i = phi i25 [ %res_3_V_write_assign78, %branch199.i ], [ %res_3_V_write_assign78, %branch198.i ], [ %res_3_V_write_assign78, %branch197.i ], [ %res_3_V_write_assign78, %branch196.i ], [ %acc_0_V, %branch195.i ], [ %res_3_V_write_assign78, %branch194.i ], [ %res_3_V_write_assign78, %branch193.i ], [ %res_3_V_write_assign78, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_3_1_i"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:7  %acc_V_4_1_i = phi i25 [ %res_4_V_write_assign80, %branch199.i ], [ %res_4_V_write_assign80, %branch198.i ], [ %res_4_V_write_assign80, %branch197.i ], [ %acc_0_V, %branch196.i ], [ %res_4_V_write_assign80, %branch195.i ], [ %res_4_V_write_assign80, %branch194.i ], [ %res_4_V_write_assign80, %branch193.i ], [ %res_4_V_write_assign80, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_4_1_i"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:10  %mul_ln1118_652 = mul i20 %sext_ln1116, %sext_ln1118_512

]]></Node>
<StgValue><ssdm name="mul_ln1118_652"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25" op_10_bw="25" op_11_bw="25" op_12_bw="25" op_13_bw="25" op_14_bw="25" op_15_bw="25" op_16_bw="25" op_17_bw="25" op_18_bw="25" op_19_bw="25" op_20_bw="25" op_21_bw="25" op_22_bw="25" op_23_bw="25" op_24_bw="25" op_25_bw="25" op_26_bw="25" op_27_bw="25" op_28_bw="25" op_29_bw="25" op_30_bw="25" op_31_bw="25" op_32_bw="25" op_33_bw="5">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:11  %phi_ln1265_1_i = call i25 @_ssdm_op_Mux.ap_auto.32i25.i5(i25 %res_8_V_write_assign64, i25 %res_9_V_write_assign62, i25 %res_10_V_write_assign60, i25 %res_11_V_write_assign58, i25 %res_12_V_write_assign56, i25 %res_13_V_write_assign54, i25 %res_14_V_write_assign52, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i25 %res_15_V_write_assign50, i5 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_1_i"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="25" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:12  %sext_ln703_653 = sext i20 %mul_ln1118_652 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_653"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:13  %acc_8_V = add i25 %phi_ln1265_1_i, %sext_ln703_653

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i:14  switch i3 %out_index, label %branch143.i [
    i3 0, label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i
    i3 1, label %branch137.i
    i3 2, label %branch138.i
    i3 3, label %branch139.i
    i3 -4, label %branch140.i
    i3 -3, label %branch141.i
    i3 -2, label %branch142.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln145"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch142.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch141.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch140.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch139.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch138.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch137.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch143.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:0  %acc_V_15_1_i = phi i25 [ %acc_8_V, %branch143.i ], [ %res_15_V_write_assign50, %branch142.i ], [ %res_15_V_write_assign50, %branch141.i ], [ %res_15_V_write_assign50, %branch140.i ], [ %res_15_V_write_assign50, %branch139.i ], [ %res_15_V_write_assign50, %branch138.i ], [ %res_15_V_write_assign50, %branch137.i ], [ %res_15_V_write_assign50, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]

]]></Node>
<StgValue><ssdm name="acc_V_15_1_i"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:1  %acc_V_14_1_i = phi i25 [ %res_14_V_write_assign52, %branch143.i ], [ %acc_8_V, %branch142.i ], [ %res_14_V_write_assign52, %branch141.i ], [ %res_14_V_write_assign52, %branch140.i ], [ %res_14_V_write_assign52, %branch139.i ], [ %res_14_V_write_assign52, %branch138.i ], [ %res_14_V_write_assign52, %branch137.i ], [ %res_14_V_write_assign52, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]

]]></Node>
<StgValue><ssdm name="acc_V_14_1_i"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:2  %acc_V_13_1_i = phi i25 [ %res_13_V_write_assign54, %branch143.i ], [ %res_13_V_write_assign54, %branch142.i ], [ %acc_8_V, %branch141.i ], [ %res_13_V_write_assign54, %branch140.i ], [ %res_13_V_write_assign54, %branch139.i ], [ %res_13_V_write_assign54, %branch138.i ], [ %res_13_V_write_assign54, %branch137.i ], [ %res_13_V_write_assign54, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]

]]></Node>
<StgValue><ssdm name="acc_V_13_1_i"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:3  %acc_V_12_1_i = phi i25 [ %res_12_V_write_assign56, %branch143.i ], [ %res_12_V_write_assign56, %branch142.i ], [ %res_12_V_write_assign56, %branch141.i ], [ %acc_8_V, %branch140.i ], [ %res_12_V_write_assign56, %branch139.i ], [ %res_12_V_write_assign56, %branch138.i ], [ %res_12_V_write_assign56, %branch137.i ], [ %res_12_V_write_assign56, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]

]]></Node>
<StgValue><ssdm name="acc_V_12_1_i"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:4  %acc_V_11_1_i = phi i25 [ %res_11_V_write_assign58, %branch143.i ], [ %res_11_V_write_assign58, %branch142.i ], [ %res_11_V_write_assign58, %branch141.i ], [ %res_11_V_write_assign58, %branch140.i ], [ %acc_8_V, %branch139.i ], [ %res_11_V_write_assign58, %branch138.i ], [ %res_11_V_write_assign58, %branch137.i ], [ %res_11_V_write_assign58, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]

]]></Node>
<StgValue><ssdm name="acc_V_11_1_i"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:5  %acc_V_10_1_i = phi i25 [ %res_10_V_write_assign60, %branch143.i ], [ %res_10_V_write_assign60, %branch142.i ], [ %res_10_V_write_assign60, %branch141.i ], [ %res_10_V_write_assign60, %branch140.i ], [ %res_10_V_write_assign60, %branch139.i ], [ %acc_8_V, %branch138.i ], [ %res_10_V_write_assign60, %branch137.i ], [ %res_10_V_write_assign60, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]

]]></Node>
<StgValue><ssdm name="acc_V_10_1_i"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:6  %acc_V_9_1_i = phi i25 [ %res_9_V_write_assign62, %branch143.i ], [ %res_9_V_write_assign62, %branch142.i ], [ %res_9_V_write_assign62, %branch141.i ], [ %res_9_V_write_assign62, %branch140.i ], [ %res_9_V_write_assign62, %branch139.i ], [ %res_9_V_write_assign62, %branch138.i ], [ %acc_8_V, %branch137.i ], [ %res_9_V_write_assign62, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]

]]></Node>
<StgValue><ssdm name="acc_V_9_1_i"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:7  %acc_V_8_1_i = phi i25 [ %res_8_V_write_assign64, %branch143.i ], [ %res_8_V_write_assign64, %branch142.i ], [ %res_8_V_write_assign64, %branch141.i ], [ %res_8_V_write_assign64, %branch140.i ], [ %res_8_V_write_assign64, %branch139.i ], [ %res_8_V_write_assign64, %branch138.i ], [ %res_8_V_write_assign64, %branch137.i ], [ %acc_8_V, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0235.i ]

]]></Node>
<StgValue><ssdm name="acc_V_8_1_i"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:10  %mul_ln1118_653 = mul i20 %sext_ln1116, %sext_ln1118_513

]]></Node>
<StgValue><ssdm name="mul_ln1118_653"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:11  %or_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 -2, i3 %out_index)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25" op_10_bw="25" op_11_bw="25" op_12_bw="25" op_13_bw="25" op_14_bw="25" op_15_bw="25" op_16_bw="25" op_17_bw="25" op_18_bw="25" op_19_bw="25" op_20_bw="25" op_21_bw="25" op_22_bw="25" op_23_bw="25" op_24_bw="25" op_25_bw="25" op_26_bw="25" op_27_bw="25" op_28_bw="25" op_29_bw="25" op_30_bw="25" op_31_bw="25" op_32_bw="25" op_33_bw="5">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:12  %phi_ln1265_2_i = call i25 @_ssdm_op_Mux.ap_auto.32i25.i5(i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_16_V_write_assign48, i25 %res_17_V_write_assign46, i25 %res_18_V_write_assign44, i25 %res_19_V_write_assign42, i25 %res_20_V_write_assign40, i25 %res_21_V_write_assign38, i25 %res_22_V_write_assign36, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i25 %res_23_V_write_assign34, i5 %or_ln)

]]></Node>
<StgValue><ssdm name="phi_ln1265_2_i"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="25" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:13  %sext_ln703_654 = sext i20 %mul_ln1118_653 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_654"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:14  %acc_16_V = add i25 %phi_ln1265_2_i, %sext_ln703_654

]]></Node>
<StgValue><ssdm name="acc_16_V"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i:15  switch i5 %or_ln, label %branch87.i [
    i5 -16, label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i
    i5 -15, label %branch81.i
    i5 -14, label %branch82.i
    i5 -13, label %branch83.i
    i5 -12, label %branch84.i
    i5 -11, label %branch85.i
    i5 -10, label %branch86.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln145"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch86.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch85.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch84.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch83.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch82.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch81.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!16"/>
<literal name="or_ln" val="!17"/>
<literal name="or_ln" val="!18"/>
<literal name="or_ln" val="!19"/>
<literal name="or_ln" val="!20"/>
<literal name="or_ln" val="!21"/>
<literal name="or_ln" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch87.i:0  br label %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:0  %acc_V_23_1_i = phi i25 [ %acc_16_V, %branch87.i ], [ %res_23_V_write_assign34, %branch86.i ], [ %res_23_V_write_assign34, %branch85.i ], [ %res_23_V_write_assign34, %branch84.i ], [ %res_23_V_write_assign34, %branch83.i ], [ %res_23_V_write_assign34, %branch82.i ], [ %res_23_V_write_assign34, %branch81.i ], [ %res_23_V_write_assign34, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]

]]></Node>
<StgValue><ssdm name="acc_V_23_1_i"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:1  %acc_V_22_1_i = phi i25 [ %res_22_V_write_assign36, %branch87.i ], [ %acc_16_V, %branch86.i ], [ %res_22_V_write_assign36, %branch85.i ], [ %res_22_V_write_assign36, %branch84.i ], [ %res_22_V_write_assign36, %branch83.i ], [ %res_22_V_write_assign36, %branch82.i ], [ %res_22_V_write_assign36, %branch81.i ], [ %res_22_V_write_assign36, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]

]]></Node>
<StgValue><ssdm name="acc_V_22_1_i"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:2  %acc_V_21_1_i = phi i25 [ %res_21_V_write_assign38, %branch87.i ], [ %res_21_V_write_assign38, %branch86.i ], [ %acc_16_V, %branch85.i ], [ %res_21_V_write_assign38, %branch84.i ], [ %res_21_V_write_assign38, %branch83.i ], [ %res_21_V_write_assign38, %branch82.i ], [ %res_21_V_write_assign38, %branch81.i ], [ %res_21_V_write_assign38, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]

]]></Node>
<StgValue><ssdm name="acc_V_21_1_i"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:3  %acc_V_20_1_i = phi i25 [ %res_20_V_write_assign40, %branch87.i ], [ %res_20_V_write_assign40, %branch86.i ], [ %res_20_V_write_assign40, %branch85.i ], [ %acc_16_V, %branch84.i ], [ %res_20_V_write_assign40, %branch83.i ], [ %res_20_V_write_assign40, %branch82.i ], [ %res_20_V_write_assign40, %branch81.i ], [ %res_20_V_write_assign40, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]

]]></Node>
<StgValue><ssdm name="acc_V_20_1_i"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:4  %acc_V_19_1_i = phi i25 [ %res_19_V_write_assign42, %branch87.i ], [ %res_19_V_write_assign42, %branch86.i ], [ %res_19_V_write_assign42, %branch85.i ], [ %res_19_V_write_assign42, %branch84.i ], [ %acc_16_V, %branch83.i ], [ %res_19_V_write_assign42, %branch82.i ], [ %res_19_V_write_assign42, %branch81.i ], [ %res_19_V_write_assign42, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]

]]></Node>
<StgValue><ssdm name="acc_V_19_1_i"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:5  %acc_V_18_1_i = phi i25 [ %res_18_V_write_assign44, %branch87.i ], [ %res_18_V_write_assign44, %branch86.i ], [ %res_18_V_write_assign44, %branch85.i ], [ %res_18_V_write_assign44, %branch84.i ], [ %res_18_V_write_assign44, %branch83.i ], [ %acc_16_V, %branch82.i ], [ %res_18_V_write_assign44, %branch81.i ], [ %res_18_V_write_assign44, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]

]]></Node>
<StgValue><ssdm name="acc_V_18_1_i"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:6  %acc_V_17_1_i = phi i25 [ %res_17_V_write_assign46, %branch87.i ], [ %res_17_V_write_assign46, %branch86.i ], [ %res_17_V_write_assign46, %branch85.i ], [ %res_17_V_write_assign46, %branch84.i ], [ %res_17_V_write_assign46, %branch83.i ], [ %res_17_V_write_assign46, %branch82.i ], [ %acc_16_V, %branch81.i ], [ %res_17_V_write_assign46, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]

]]></Node>
<StgValue><ssdm name="acc_V_17_1_i"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:7  %acc_V_16_1_i = phi i25 [ %res_16_V_write_assign48, %branch87.i ], [ %res_16_V_write_assign48, %branch86.i ], [ %res_16_V_write_assign48, %branch85.i ], [ %res_16_V_write_assign48, %branch84.i ], [ %res_16_V_write_assign48, %branch83.i ], [ %res_16_V_write_assign48, %branch82.i ], [ %res_16_V_write_assign48, %branch81.i ], [ %acc_16_V, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0169.i ]

]]></Node>
<StgValue><ssdm name="acc_V_16_1_i"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:10  %mul_ln1118_654 = mul i20 %sext_ln1116, %sext_ln1118_514

]]></Node>
<StgValue><ssdm name="mul_ln1118_654"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25" op_10_bw="25" op_11_bw="25" op_12_bw="25" op_13_bw="25" op_14_bw="25" op_15_bw="25" op_16_bw="25" op_17_bw="25" op_18_bw="25" op_19_bw="25" op_20_bw="25" op_21_bw="25" op_22_bw="25" op_23_bw="25" op_24_bw="25" op_25_bw="25" op_26_bw="25" op_27_bw="25" op_28_bw="25" op_29_bw="25" op_30_bw="25" op_31_bw="25" op_32_bw="25" op_33_bw="5">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:11  %phi_ln1265_3_i = call i25 @_ssdm_op_Mux.ap_auto.32i25.i5(i25 %res_24_V_write_assign32, i25 %res_25_V_write_assign30, i25 %res_26_V_write_assign28, i25 %res_27_V_write_assign26, i25 %res_28_V_write_assign24, i25 %res_29_V_write_assign22, i25 %res_30_V_write_assign20, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i25 %res_31_V_write_assign18, i5 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_3_i"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="25" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:12  %sext_ln703_655 = sext i20 %mul_ln1118_654 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_655"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:13  %acc_24_V = add i25 %phi_ln1265_3_i, %sext_ln703_655

]]></Node>
<StgValue><ssdm name="acc_24_V"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i:14  switch i3 %out_index, label %branch31.i [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch25.i
    i3 2, label %branch26.i
    i3 3, label %branch27.i
    i3 -4, label %branch28.i
    i3 -3, label %branch29.i
    i3 -2, label %branch30.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln145"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch30.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch29.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch28.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch27.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch26.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch25.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch31.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
ReuseLoop_end:0  %acc_V_31_1_i = phi i25 [ %acc_24_V, %branch31.i ], [ %res_31_V_write_assign18, %branch30.i ], [ %res_31_V_write_assign18, %branch29.i ], [ %res_31_V_write_assign18, %branch28.i ], [ %res_31_V_write_assign18, %branch27.i ], [ %res_31_V_write_assign18, %branch26.i ], [ %res_31_V_write_assign18, %branch25.i ], [ %res_31_V_write_assign18, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]

]]></Node>
<StgValue><ssdm name="acc_V_31_1_i"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
ReuseLoop_end:1  %acc_V_30_1_i = phi i25 [ %res_30_V_write_assign20, %branch31.i ], [ %acc_24_V, %branch30.i ], [ %res_30_V_write_assign20, %branch29.i ], [ %res_30_V_write_assign20, %branch28.i ], [ %res_30_V_write_assign20, %branch27.i ], [ %res_30_V_write_assign20, %branch26.i ], [ %res_30_V_write_assign20, %branch25.i ], [ %res_30_V_write_assign20, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]

]]></Node>
<StgValue><ssdm name="acc_V_30_1_i"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
ReuseLoop_end:2  %acc_V_29_1_i = phi i25 [ %res_29_V_write_assign22, %branch31.i ], [ %res_29_V_write_assign22, %branch30.i ], [ %acc_24_V, %branch29.i ], [ %res_29_V_write_assign22, %branch28.i ], [ %res_29_V_write_assign22, %branch27.i ], [ %res_29_V_write_assign22, %branch26.i ], [ %res_29_V_write_assign22, %branch25.i ], [ %res_29_V_write_assign22, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]

]]></Node>
<StgValue><ssdm name="acc_V_29_1_i"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
ReuseLoop_end:3  %acc_V_28_1_i = phi i25 [ %res_28_V_write_assign24, %branch31.i ], [ %res_28_V_write_assign24, %branch30.i ], [ %res_28_V_write_assign24, %branch29.i ], [ %acc_24_V, %branch28.i ], [ %res_28_V_write_assign24, %branch27.i ], [ %res_28_V_write_assign24, %branch26.i ], [ %res_28_V_write_assign24, %branch25.i ], [ %res_28_V_write_assign24, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]

]]></Node>
<StgValue><ssdm name="acc_V_28_1_i"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
ReuseLoop_end:4  %acc_V_27_1_i = phi i25 [ %res_27_V_write_assign26, %branch31.i ], [ %res_27_V_write_assign26, %branch30.i ], [ %res_27_V_write_assign26, %branch29.i ], [ %res_27_V_write_assign26, %branch28.i ], [ %acc_24_V, %branch27.i ], [ %res_27_V_write_assign26, %branch26.i ], [ %res_27_V_write_assign26, %branch25.i ], [ %res_27_V_write_assign26, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]

]]></Node>
<StgValue><ssdm name="acc_V_27_1_i"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
ReuseLoop_end:5  %acc_V_26_1_i = phi i25 [ %res_26_V_write_assign28, %branch31.i ], [ %res_26_V_write_assign28, %branch30.i ], [ %res_26_V_write_assign28, %branch29.i ], [ %res_26_V_write_assign28, %branch28.i ], [ %res_26_V_write_assign28, %branch27.i ], [ %acc_24_V, %branch26.i ], [ %res_26_V_write_assign28, %branch25.i ], [ %res_26_V_write_assign28, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]

]]></Node>
<StgValue><ssdm name="acc_V_26_1_i"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
ReuseLoop_end:6  %acc_V_25_1_i = phi i25 [ %res_25_V_write_assign30, %branch31.i ], [ %res_25_V_write_assign30, %branch30.i ], [ %res_25_V_write_assign30, %branch29.i ], [ %res_25_V_write_assign30, %branch28.i ], [ %res_25_V_write_assign30, %branch27.i ], [ %res_25_V_write_assign30, %branch26.i ], [ %acc_24_V, %branch25.i ], [ %res_25_V_write_assign30, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]

]]></Node>
<StgValue><ssdm name="acc_V_25_1_i"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0" op_6_bw="25" op_7_bw="0" op_8_bw="25" op_9_bw="0" op_10_bw="25" op_11_bw="0" op_12_bw="25" op_13_bw="0" op_14_bw="25" op_15_bw="0">
<![CDATA[
ReuseLoop_end:7  %acc_V_24_1_i = phi i25 [ %res_24_V_write_assign32, %branch31.i ], [ %res_24_V_write_assign32, %branch30.i ], [ %res_24_V_write_assign32, %branch29.i ], [ %res_24_V_write_assign32, %branch28.i ], [ %res_24_V_write_assign32, %branch27.i ], [ %res_24_V_write_assign32, %branch26.i ], [ %res_24_V_write_assign32, %branch25.i ], [ %acc_24_V, %_ZN8ap_fixedILi25ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0103.i ]

]]></Node>
<StgValue><ssdm name="acc_V_24_1_i"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str38, i32 %tmp_1021_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:13  %empty_338 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 72, i64 72, i64 72)

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:14  br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit", label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:0  %mrv_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } undef, i25 %acc_V_0_1_i, 0

]]></Node>
<StgValue><ssdm name="mrv_i"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:1  %mrv_1_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_i, i25 %acc_V_1_1_i, 1

]]></Node>
<StgValue><ssdm name="mrv_1_i"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:2  %mrv_2_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_1_i, i25 %acc_V_2_1_i, 2

]]></Node>
<StgValue><ssdm name="mrv_2_i"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:3  %mrv_3_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_2_i, i25 %acc_V_3_1_i, 3

]]></Node>
<StgValue><ssdm name="mrv_3_i"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:4  %mrv_4_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_3_i, i25 %acc_V_4_1_i, 4

]]></Node>
<StgValue><ssdm name="mrv_4_i"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:5  %mrv_5_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_4_i, i25 %acc_V_5_1_i, 5

]]></Node>
<StgValue><ssdm name="mrv_5_i"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:6  %mrv_6_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_5_i, i25 %acc_V_6_1_i, 6

]]></Node>
<StgValue><ssdm name="mrv_6_i"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:7  %mrv_7_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_6_i, i25 %acc_V_7_1_i, 7

]]></Node>
<StgValue><ssdm name="mrv_7_i"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:8  %mrv_8_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_7_i, i25 %acc_V_8_1_i, 8

]]></Node>
<StgValue><ssdm name="mrv_8_i"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:9  %mrv_9_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_8_i, i25 %acc_V_9_1_i, 9

]]></Node>
<StgValue><ssdm name="mrv_9_i"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:10  %mrv_10_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_9_i, i25 %acc_V_10_1_i, 10

]]></Node>
<StgValue><ssdm name="mrv_10_i"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:11  %mrv_11_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_10_i, i25 %acc_V_11_1_i, 11

]]></Node>
<StgValue><ssdm name="mrv_11_i"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:12  %mrv_12_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_11_i, i25 %acc_V_12_1_i, 12

]]></Node>
<StgValue><ssdm name="mrv_12_i"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:13  %mrv_13_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_12_i, i25 %acc_V_13_1_i, 13

]]></Node>
<StgValue><ssdm name="mrv_13_i"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:14  %mrv_14_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_13_i, i25 %acc_V_14_1_i, 14

]]></Node>
<StgValue><ssdm name="mrv_14_i"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:15  %mrv_15_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_14_i, i25 %acc_V_15_1_i, 15

]]></Node>
<StgValue><ssdm name="mrv_15_i"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:16  %mrv_16_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_15_i, i25 %acc_V_16_1_i, 16

]]></Node>
<StgValue><ssdm name="mrv_16_i"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:17  %mrv_17_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_16_i, i25 %acc_V_17_1_i, 17

]]></Node>
<StgValue><ssdm name="mrv_17_i"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:18  %mrv_18_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_17_i, i25 %acc_V_18_1_i, 18

]]></Node>
<StgValue><ssdm name="mrv_18_i"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:19  %mrv_19_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_18_i, i25 %acc_V_19_1_i, 19

]]></Node>
<StgValue><ssdm name="mrv_19_i"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:20  %mrv_20_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_19_i, i25 %acc_V_20_1_i, 20

]]></Node>
<StgValue><ssdm name="mrv_20_i"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:21  %mrv_21_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_20_i, i25 %acc_V_21_1_i, 21

]]></Node>
<StgValue><ssdm name="mrv_21_i"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:22  %mrv_22_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_21_i, i25 %acc_V_22_1_i, 22

]]></Node>
<StgValue><ssdm name="mrv_22_i"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:23  %mrv_23_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_22_i, i25 %acc_V_23_1_i, 23

]]></Node>
<StgValue><ssdm name="mrv_23_i"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:24  %mrv_24_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_23_i, i25 %acc_V_24_1_i, 24

]]></Node>
<StgValue><ssdm name="mrv_24_i"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:25  %mrv_25_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_24_i, i25 %acc_V_25_1_i, 25

]]></Node>
<StgValue><ssdm name="mrv_25_i"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:26  %mrv_26_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_25_i, i25 %acc_V_26_1_i, 26

]]></Node>
<StgValue><ssdm name="mrv_26_i"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:27  %mrv_27_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_26_i, i25 %acc_V_27_1_i, 27

]]></Node>
<StgValue><ssdm name="mrv_27_i"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:28  %mrv_28_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_27_i, i25 %acc_V_28_1_i, 28

]]></Node>
<StgValue><ssdm name="mrv_28_i"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:29  %mrv_29_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_28_i, i25 %acc_V_29_1_i, 29

]]></Node>
<StgValue><ssdm name="mrv_29_i"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:30  %mrv_30_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_29_i, i25 %acc_V_30_1_i, 30

]]></Node>
<StgValue><ssdm name="mrv_30_i"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="800" op_0_bw="800" op_1_bw="25">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:31  %mrv_31_i = insertvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_30_i, i25 %acc_V_31_1_i, 31

]]></Node>
<StgValue><ssdm name="mrv_31_i"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="800">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<25, 12, 5, 3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:32  call void (...)* @_ssdm_op_Return({ i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %mrv_31_i)

]]></Node>
<StgValue><ssdm name="return_ln106"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
