\hypertarget{struct__hw__gpio__pdir_1_1__hw__gpio__pdir__bitfields}{}\section{\+\_\+hw\+\_\+gpio\+\_\+pdir\+:\+:\+\_\+hw\+\_\+gpio\+\_\+pdir\+\_\+bitfields Struct Reference}
\label{struct__hw__gpio__pdir_1_1__hw__gpio__pdir__bitfields}\index{\+\_\+hw\+\_\+gpio\+\_\+pdir\+::\+\_\+hw\+\_\+gpio\+\_\+pdir\+\_\+bitfields@{\+\_\+hw\+\_\+gpio\+\_\+pdir\+::\+\_\+hw\+\_\+gpio\+\_\+pdir\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__gpio__pdir_1_1__hw__gpio__pdir__bitfields_aedb4210e9e5faa9adad03b2b356153ff}{P\+DI}\+: 32
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+gpio\+\_\+pdir\+::\+\_\+hw\+\_\+gpio\+\_\+pdir\+\_\+bitfields@{\+\_\+hw\+\_\+gpio\+\_\+pdir\+::\+\_\+hw\+\_\+gpio\+\_\+pdir\+\_\+bitfields}!P\+DI@{P\+DI}}
\index{P\+DI@{P\+DI}!\+\_\+hw\+\_\+gpio\+\_\+pdir\+::\+\_\+hw\+\_\+gpio\+\_\+pdir\+\_\+bitfields@{\+\_\+hw\+\_\+gpio\+\_\+pdir\+::\+\_\+hw\+\_\+gpio\+\_\+pdir\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+DI}{PDI}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+gpio\+\_\+pdir\+::\+\_\+hw\+\_\+gpio\+\_\+pdir\+\_\+bitfields\+::\+P\+DI}\hypertarget{struct__hw__gpio__pdir_1_1__hw__gpio__pdir__bitfields_aedb4210e9e5faa9adad03b2b356153ff}{}\label{struct__hw__gpio__pdir_1_1__hw__gpio__pdir__bitfields_aedb4210e9e5faa9adad03b2b356153ff}
\mbox{[}31\+:0\mbox{]} Port Data Input 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+gpio.\+h\end{DoxyCompactItemize}
