{
  "id": "aug_gl_packet-beta_00467_Inf_3",
  "source": "augmented_real_structure",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/47f8a16641658f570a69c3af3c9724b29ea39187/projects/components/stream/docs/stream_mas/assets/mermaid/16_monbus_axil_group_block.mmd",
  "source_note": "collected_from_github_additional",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "diagram_type": "packet-beta",
  "code": "graph TB\n    subgraph \"monbus_axil_group\"\n        subgraph \"Monitor Bus Input\"\n            MON_IN[Infra_LoadBalancer] --> PARSE[Infra_RedisCache]\n        end\n\n        subgraph \"Per-Protocol Filtering\"\n            PARSE --> FILTER[Infra_EtcdCluster]\n            AXI_MASK[Infra_EtcdCluster] --> FILTER\n            AXIS_MASK[Infra_EtcdCluster] --> FILTER\n            CORE_MASK[Infra_RedisCache] --> FILTER\n        end\n\n        subgraph \"Routing Decision\"\n            FILTER --> DROP{Infra_IngressController}\n            DROP --> |No| ERR_CHK{Infra_RedisCache}\n            DROP --> |Yes| DISCARD[Infra_IngressController]\n            ERR_CHK --> |Yes| ERR_PATH[Infra_EtcdCluster]\n            ERR_CHK --> |No| WR_PATH[Infra_IngressController]\n        end\n\n        subgraph \"Error/Interrupt Path\"\n            ERR_PATH --> ERR_FIFO[Infra_LoadBalancer]\n            ERR_FIFO --> AXIL_S[Infra_EtcdCluster]\n            ERR_FIFO --> IRQ[Infra_EtcdCluster]\n        end\n\n        subgraph \"Master Write Path\"\n            WR_PATH --> WR_FIFO[Infra_LoadBalancer]\n            WR_FIFO --> ADDR_GEN[Infra_LoadBalancer]\n            CFG_BASE[Infra_IngressController] --> ADDR_GEN\n            ADDR_GEN --> AXIL_M[Infra_IngressController]\n        end\n    end\n\n    AXIL_S --> S_AR[Infra_EtcdCluster]\n    AXIL_S --> S_R[Infra_RedisCache]\n    AXIL_M --> M_AW[Infra_WorkerNode]\n    AXIL_M --> M_W[Infra_IngressController]\n    AXIL_M --> M_B[Infra_RedisCache]\n\n    style FILTER fill:#bbf,stroke:#333,stroke-width:2px\n    style ERR_FIFO fill:#fbb,stroke:#333,stroke-width:3px\n    style WR_FIFO fill:#bfb,stroke:#333,stroke-width:3px\n    style ADDR_GEN fill:#ffb,stroke:#333,stroke-width:2px\n    style IRQ fill:#f9f,stroke:#333,stroke-width:3px\n",
  "content_size": 1801,
  "collected_at": "2026-02-06T14:10:17.639470",
  "compilation_status": "success",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z",
  "augmentation_domain": "Infra",
  "seed_id": "gl_packet-beta_00467"
}