TimeQuest Timing Analyzer report for MIPS_System
Sat Mar 23 23:52:03 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'pll0|altpll_component|pll|clk[2]'
 13. Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'
 14. Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'
 17. Slow Model Hold: 'pll0|altpll_component|pll|clk[2]'
 18. Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 19. Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'
 20. Slow Model Minimum Pulse Width: 'clk_sys'
 21. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 22. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'
 23. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 24. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'pll0|altpll_component|pll|clk[2]'
 35. Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'
 36. Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'
 37. Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'
 38. Fast Model Hold: 'pll0|altpll_component|pll|clk[2]'
 39. Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'
 40. Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 41. Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'
 42. Fast Model Minimum Pulse Width: 'clk_sys'
 43. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 44. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'
 45. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 46. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Multicorner Timing Analysis Summary
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; MIPS_System                                                        ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-20        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; MIPS_System.sdc ; OK     ; Sat Mar 23 23:52:01 2024 ;
+-----------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                    ; { altera_reserved_tck }              ;
; clk_sys                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                    ; { CLOCK_50 }                         ;
; pll0|altpll_component|pll|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[0] } ;
; pll0|altpll_component|pll|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 25.000 ; 75.000  ; 50.00      ; 5         ; 1           ; 90.0  ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[1] } ;
; pll0|altpll_component|pll|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[2] } ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 37.39 MHz  ; 37.39 MHz       ; pll0|altpll_component|pll|clk[0] ;                                                       ;
; 343.05 MHz ; 180.05 MHz      ; pll0|altpll_component|pll|clk[2] ; limit due to high minimum pulse width violation (tch) ;
; 343.17 MHz ; 180.05 MHz      ; pll0|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[2] ; 6.013  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 19.259 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 35.874 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.645 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 2.646 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 97.128 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 2.550 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 10.000 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 49.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 18.947     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 18.947     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 18.947     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 18.947     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 18.947     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 18.947     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 18.947     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 18.947     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 18.947     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 18.947     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 18.947     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 18.947     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
; 6.013 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.963     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 19.259 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 5.775      ;
; 19.263 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 5.773      ;
; 20.211 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 4.820      ;
; 20.460 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 4.562      ;
; 20.962 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 4.055      ;
; 20.989 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 4.027      ;
; 20.999 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 4.030      ;
; 21.074 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.032      ; 3.923      ;
; 21.092 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 3.934      ;
; 21.105 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 3.902      ;
; 21.119 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 3.895      ;
; 21.289 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 3.742      ;
; 21.343 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 3.695      ;
; 21.358 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 3.672      ;
; 21.414 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 3.607      ;
; 21.415 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 3.622      ;
; 21.434 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.602      ;
; 21.436 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 3.590      ;
; 21.452 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 3.578      ;
; 21.474 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 3.560      ;
; 21.551 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.485      ;
; 21.580 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.448      ;
; 21.608 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 3.429      ;
; 21.637 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.391      ;
; 21.648 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 3.386      ;
; 21.657 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 3.374      ;
; 21.658 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.378      ;
; 21.696 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 3.342      ;
; 21.751 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.285      ;
; 21.760 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 3.277      ;
; 21.781 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 3.256      ;
; 21.799 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 3.239      ;
; 21.807 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 3.230      ;
; 21.826 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.210      ;
; 21.881 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 3.135      ;
; 21.888 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 3.134      ;
; 21.889 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 3.149      ;
; 21.912 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.116      ;
; 21.995 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.041      ;
; 21.998 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.038      ;
; 22.009 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 3.022      ;
; 22.009 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 3.025      ;
; 22.009 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 3.025      ;
; 22.024 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.004      ;
; 22.025 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 3.006      ;
; 22.025 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 3.010      ;
; 22.036 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 3.003      ;
; 22.039 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 2.992      ;
; 22.046 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.988      ;
; 22.064 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 2.974      ;
; 22.068 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.954      ;
; 22.069 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 2.967      ;
; 22.086 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.936      ;
; 22.096 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 2.935      ;
; 22.099 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 2.929      ;
; 22.109 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 2.927      ;
; 22.112 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.922      ;
; 22.116 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 2.915      ;
; 22.117 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 2.899      ;
; 22.135 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 2.893      ;
; 22.138 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.884      ;
; 22.214 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 2.817      ;
; 22.226 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.808      ;
; 22.250 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 2.788      ;
; 22.275 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 2.741      ;
; 22.302 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.720      ;
; 22.317 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 2.719      ;
; 22.325 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.697      ;
; 22.328 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 2.709      ;
; 22.330 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 2.686      ;
; 22.340 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 2.688      ;
; 22.342 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.692      ;
; 22.342 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 2.674      ;
; 22.343 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 2.695      ;
; 22.344 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 2.682      ;
; 22.382 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 2.646      ;
; 22.391 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 2.637      ;
; 22.404 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 2.633      ;
; 22.439 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 2.577      ;
; 22.445 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.589      ;
; 22.479 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.555      ;
; 22.516 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 2.500      ;
; 22.537 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.485      ;
; 22.569 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 2.468      ;
; 22.584 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 2.452      ;
; 22.592 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 2.422      ;
; 22.595 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.439      ;
; 22.598 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 2.423      ;
; 22.601 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 2.406      ;
; 22.609 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 2.421      ;
; 22.614 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 2.422      ;
; 22.633 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 2.403      ;
; 22.652 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 2.374      ;
; 22.656 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.366      ;
; 22.682 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 2.334      ;
; 22.720 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.314      ;
; 22.737 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 2.299      ;
; 22.744 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 2.294      ;
; 22.769 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.253      ;
; 22.775 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 2.241      ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 35.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.067     ;
; 35.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.067     ;
; 35.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.067     ;
; 35.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.067     ;
; 35.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.067     ;
; 35.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.067     ;
; 35.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.067     ;
; 35.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.067     ;
; 35.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.067     ;
; 35.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.067     ;
; 35.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.067     ;
; 35.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.067     ;
; 35.880 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.061     ;
; 35.880 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.061     ;
; 35.880 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.061     ;
; 35.880 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.061     ;
; 35.880 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.061     ;
; 35.880 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.061     ;
; 35.880 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.061     ;
; 35.880 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.061     ;
; 35.880 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.061     ;
; 35.880 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.061     ;
; 35.880 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.061     ;
; 35.880 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.095     ; 14.061     ;
; 35.902 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.091     ; 14.043     ;
; 35.902 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.091     ; 14.043     ;
; 35.902 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.091     ; 14.043     ;
; 35.902 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.091     ; 14.043     ;
; 35.902 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.091     ; 14.043     ;
; 35.902 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.091     ; 14.043     ;
; 35.902 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.091     ; 14.043     ;
; 35.902 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.091     ; 14.043     ;
; 35.902 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.091     ; 14.043     ;
; 35.902 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.091     ; 14.043     ;
; 35.902 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.091     ; 14.043     ;
; 35.902 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.091     ; 14.043     ;
; 36.112 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.834     ;
; 36.112 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.834     ;
; 36.112 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.834     ;
; 36.112 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.834     ;
; 36.112 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.834     ;
; 36.112 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.834     ;
; 36.112 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.834     ;
; 36.112 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.834     ;
; 36.112 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.834     ;
; 36.112 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.834     ;
; 36.112 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.834     ;
; 36.112 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.834     ;
; 36.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.830     ;
; 36.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.830     ;
; 36.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.830     ;
; 36.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.830     ;
; 36.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.830     ;
; 36.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.830     ;
; 36.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.830     ;
; 36.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.830     ;
; 36.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.830     ;
; 36.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.830     ;
; 36.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.830     ;
; 36.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.090     ; 13.830     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.749     ;
; 36.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.437     ;
; 36.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.437     ;
; 36.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.437     ;
; 36.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.437     ;
; 36.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.437     ;
; 36.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.437     ;
; 36.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.437     ;
; 36.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.437     ;
; 36.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.437     ;
; 36.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.437     ;
; 36.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.437     ;
; 36.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 13.437     ;
; 36.641 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~796 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.296     ;
; 36.641 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~796 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.296     ;
; 36.641 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~796 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.296     ;
; 36.641 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~796 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.099     ; 13.296     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; GPIO:uGPIO|SW_StatusR[4]               ; GPIO:uGPIO|SW_StatusR[4]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[12]              ; GPIO:uGPIO|SW_StatusR[12]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[11]              ; GPIO:uGPIO|SW_StatusR[11]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[7]               ; GPIO:uGPIO|SW_StatusR[7]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[8]               ; GPIO:uGPIO|SW_StatusR[8]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[6]               ; GPIO:uGPIO|SW_StatusR[6]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[17]              ; GPIO:uGPIO|SW_StatusR[17]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[16]              ; GPIO:uGPIO|SW_StatusR[16]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[15]              ; GPIO:uGPIO|SW_StatusR[15]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[0]               ; GPIO:uGPIO|SW_StatusR[0]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[9]               ; GPIO:uGPIO|SW_StatusR[9]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[2]               ; GPIO:uGPIO|SW_StatusR[2]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[14]              ; GPIO:uGPIO|SW_StatusR[14]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; TimerCounter:Timer|StatusR[0]          ; TimerCounter:Timer|StatusR[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[13]              ; GPIO:uGPIO|SW_StatusR[13]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[3]               ; GPIO:uGPIO|SW_StatusR[3]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[1]               ; GPIO:uGPIO|SW_StatusR[1]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[5]               ; GPIO:uGPIO|SW_StatusR[5]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[10]              ; GPIO:uGPIO|SW_StatusR[10]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw6|c_state.S10  ; GPIO:uGPIO|key_detect:sw6|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw0|c_state.S10  ; GPIO:uGPIO|key_detect:sw0|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw11|c_state.S9  ; GPIO:uGPIO|key_detect:sw11|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw17|c_state.S1  ; GPIO:uGPIO|key_detect:sw17|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw15|c_state.S9  ; GPIO:uGPIO|key_detect:sw15|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw13|c_state.S9  ; GPIO:uGPIO|key_detect:sw13|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw15|c_state.S8  ; GPIO:uGPIO|key_detect:sw15|c_state.S9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw0|c_state.S5   ; GPIO:uGPIO|key_detect:sw0|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:key2|c_state.S0  ; GPIO:uGPIO|key_detect:key2|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:key2|c_state.S9  ; GPIO:uGPIO|key_detect:key2|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:key3|c_state.S0  ; GPIO:uGPIO|key_detect:key3|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:key1|c_state.S5  ; GPIO:uGPIO|key_detect:key1|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:key1|c_state.S12 ; GPIO:uGPIO|key_detect:key1|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw11|c_state.S4  ; GPIO:uGPIO|key_detect:sw11|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw17|c_state.S4  ; GPIO:uGPIO|key_detect:sw17|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw0|c_state.S8   ; GPIO:uGPIO|key_detect:sw0|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw13|c_state.S4  ; GPIO:uGPIO|key_detect:sw13|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw10|c_state.S0  ; GPIO:uGPIO|key_detect:sw10|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw10|c_state.S13 ; GPIO:uGPIO|key_detect:sw10|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; GPIO:uGPIO|key_detect:sw7|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw6|c_state.S5   ; GPIO:uGPIO|key_detect:sw6|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:key3|c_state.S9  ; GPIO:uGPIO|key_detect:key3|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw1|c_state.S3   ; GPIO:uGPIO|key_detect:sw1|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw1|c_state.S9   ; GPIO:uGPIO|key_detect:sw1|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw1|c_state.S13  ; GPIO:uGPIO|key_detect:sw1|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw12|c_state.S3  ; GPIO:uGPIO|key_detect:sw12|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; GPIO:uGPIO|key_detect:sw12|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw6|c_state.S0   ; GPIO:uGPIO|key_detect:sw6|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw6|c_state.S7   ; GPIO:uGPIO|key_detect:sw6|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw17|c_state.S3  ; GPIO:uGPIO|key_detect:sw17|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw0|c_state.S13  ; GPIO:uGPIO|key_detect:sw0|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw1|c_state.S7   ; GPIO:uGPIO|key_detect:sw1|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw1|c_state.S8   ; GPIO:uGPIO|key_detect:sw1|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw10|c_state.S5  ; GPIO:uGPIO|key_detect:sw10|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw10|c_state.S11 ; GPIO:uGPIO|key_detect:sw10|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw12|c_state.S7  ; GPIO:uGPIO|key_detect:sw12|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw12|c_state.S8  ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw6|c_state.S1   ; GPIO:uGPIO|key_detect:sw6|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw0|c_state.S1   ; GPIO:uGPIO|key_detect:sw0|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw1|c_state.S12  ; GPIO:uGPIO|key_detect:sw1|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw6|c_state.S8   ; GPIO:uGPIO|key_detect:sw6|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw0|c_state.S11  ; GPIO:uGPIO|key_detect:sw0|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw1|c_state.S1   ; GPIO:uGPIO|key_detect:sw1|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw1|c_state.S5   ; GPIO:uGPIO|key_detect:sw1|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw1|c_state.S11  ; GPIO:uGPIO|key_detect:sw1|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw12|c_state.S4  ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw11|c_state.S7  ; GPIO:uGPIO|key_detect:sw11|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; GPIO:uGPIO|key_detect:sw11|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw7|c_state.S5   ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw6|c_state.S3   ; GPIO:uGPIO|key_detect:sw6|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw6|c_state.S11  ; GPIO:uGPIO|key_detect:sw6|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw6|c_state.S13  ; GPIO:uGPIO|key_detect:sw6|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; GPIO:uGPIO|key_detect:sw6|c_state.S9   ; GPIO:uGPIO|key_detect:sw6|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; GPIO:uGPIO|key_detect:sw17|c_state.S5  ; GPIO:uGPIO|key_detect:sw17|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; GPIO:uGPIO|key_detect:sw17|c_state.S13 ; GPIO:uGPIO|key_detect:sw17|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; GPIO:uGPIO|key_detect:sw10|c_state.S9  ; GPIO:uGPIO|key_detect:sw10|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.531 ; TimerCounter:Timer|CounterR[31]        ; TimerCounter:Timer|CounterR[31]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.586 ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; GPIO:uGPIO|key_detect:sw12|c_state.S3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.852      ;
; 0.589 ; GPIO:uGPIO|key_detect:sw11|c_state.S6  ; GPIO:uGPIO|key_detect:sw11|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.855      ;
; 0.650 ; GPIO:uGPIO|key_detect:sw5|c_state.S4   ; GPIO:uGPIO|key_detect:sw5|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.652 ; GPIO:uGPIO|key_detect:sw6|c_state.S12  ; GPIO:uGPIO|key_detect:sw6|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.653 ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.653 ; GPIO:uGPIO|key_detect:sw11|c_state.S11 ; GPIO:uGPIO|key_detect:sw11|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.653 ; GPIO:uGPIO|key_detect:sw15|c_state.S12 ; GPIO:uGPIO|key_detect:sw15|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.653 ; GPIO:uGPIO|key_detect:key2|c_state.S4  ; GPIO:uGPIO|key_detect:key2|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.653 ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; GPIO:uGPIO|key_detect:sw2|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.653 ; GPIO:uGPIO|key_detect:sw2|c_state.S8   ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 75.958 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.249      ;
; 76.184 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.474      ;
; 76.232 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.522      ;
; 76.239 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.529      ;
; 76.248 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.538      ;
; 76.248 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 1.531      ;
; 76.261 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 1.566      ;
; 76.264 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 1.567      ;
; 76.270 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.042      ; 1.546      ;
; 76.274 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.066      ; 1.574      ;
; 76.282 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 1.565      ;
; 76.287 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.072      ; 1.593      ;
; 76.290 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.032      ; 1.556      ;
; 76.299 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.042      ; 1.575      ;
; 76.301 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.591      ;
; 76.306 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.033      ; 1.573      ;
; 76.332 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.032      ; 1.598      ;
; 76.359 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.649      ;
; 76.485 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 1.780      ;
; 76.486 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 1.769      ;
; 76.503 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.032      ; 1.769      ;
; 76.508 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 1.803      ;
; 76.513 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 1.808      ;
; 76.517 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 1.820      ;
; 76.518 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 1.817      ;
; 76.521 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 1.804      ;
; 76.522 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.070      ; 1.826      ;
; 76.526 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.042      ; 1.802      ;
; 76.531 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.042      ; 1.807      ;
; 76.531 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 1.836      ;
; 76.533 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 1.828      ;
; 76.535 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.050      ; 1.819      ;
; 76.538 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 1.837      ;
; 76.539 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.043      ; 1.816      ;
; 76.543 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 1.826      ;
; 76.554 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 1.853      ;
; 76.557 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.042      ; 1.833      ;
; 76.566 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.042      ; 1.842      ;
; 76.568 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.032      ; 1.834      ;
; 76.569 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.032      ; 1.835      ;
; 76.578 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.032      ; 1.844      ;
; 76.581 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.072      ; 1.887      ;
; 76.585 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.032      ; 1.851      ;
; 76.585 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 1.892      ;
; 76.588 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 1.895      ;
; 76.609 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 1.914      ;
; 76.609 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 1.892      ;
; 76.612 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.072      ; 1.918      ;
; 76.623 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.042      ; 1.899      ;
; 76.646 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 1.949      ;
; 76.661 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.032      ; 1.927      ;
; 76.763 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 2.066      ;
; 76.766 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 2.065      ;
; 76.771 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 2.076      ;
; 76.790 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 2.089      ;
; 76.795 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 2.091      ;
; 76.804 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 2.107      ;
; 76.811 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.042      ; 2.087      ;
; 76.814 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 2.097      ;
; 76.822 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.072      ; 2.128      ;
; 76.829 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 2.119      ;
; 76.830 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 2.113      ;
; 76.834 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 2.133      ;
; 76.837 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 2.136      ;
; 76.838 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 2.145      ;
; 76.839 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 2.129      ;
; 76.842 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 2.137      ;
; 76.851 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.032      ; 2.117      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 51.944 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 2.249      ;
; 52.093 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~982                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 2.398      ;
; 52.223 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~498                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 2.528      ;
; 52.271 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~886                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 2.576      ;
; 52.564 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~356                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.091      ; 2.889      ;
; 52.567 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~440                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 2.876      ;
; 52.717 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~100                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 3.025      ;
; 52.721 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~344                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 3.030      ;
; 52.758 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~964                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 3.063      ;
; 52.811 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~878                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 3.123      ;
; 52.870 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~947                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 3.178      ;
; 52.885 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~469                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 3.190      ;
; 52.911 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~245                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 3.216      ;
; 52.932 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~82                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 3.235      ;
; 52.937 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1006                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 3.249      ;
; 52.952 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~37                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.256      ;
; 52.982 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~484                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.091      ; 3.307      ;
; 52.995 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~442                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 3.311      ;
; 53.004 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~882                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 3.316      ;
; 53.006 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~197                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.098      ; 3.338      ;
; 53.022 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1011                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 3.330      ;
; 53.027 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~722                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 3.339      ;
; 53.064 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~178                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.368      ;
; 53.083 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~976                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 3.391      ;
; 53.087 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~950                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.391      ;
; 53.124 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~99                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 3.430      ;
; 53.138 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~900                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 3.444      ;
; 53.138 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~229                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.098      ; 3.470      ;
; 53.139 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 3.452      ;
; 53.142 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~243                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 3.447      ;
; 53.143 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~941                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 3.455      ;
; 53.156 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~467                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 3.461      ;
; 53.171 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~890                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 3.491      ;
; 53.172 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~209                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.100      ; 3.506      ;
; 53.193 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~242                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.497      ;
; 53.203 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~164                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 3.506      ;
; 53.213 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~868                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 3.521      ;
; 53.246 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~453                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 3.543      ;
; 53.262 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 3.564      ;
; 53.297 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1018                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 3.617      ;
; 53.305 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~374                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 3.625      ;
; 53.319 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~255                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 3.618      ;
; 53.329 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~699                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 3.625      ;
; 53.338 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~496                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.097      ; 3.669      ;
; 53.347 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~497                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.100      ; 3.681      ;
; 53.351 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~5                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.655      ;
; 53.371 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~438                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.101      ; 3.706      ;
; 53.372 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 3.685      ;
; 53.384 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~227                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.096      ; 3.714      ;
; 53.386 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~410                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 3.702      ;
; 53.390 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~507                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.089      ; 3.713      ;
; 53.397 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~626                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 3.709      ;
; 53.403 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~63                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.060      ; 3.697      ;
; 53.417 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~55                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.084      ; 3.735      ;
; 53.420 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~4                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 3.728      ;
; 53.422 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~662                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.729      ;
; 53.427 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~324                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.090      ; 3.751      ;
; 53.431 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1013                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 3.745      ;
; 53.433 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~912                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 3.739      ;
; 53.434 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~945                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.741      ;
; 53.435 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~978                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 3.747      ;
; 53.437 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~864                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 3.742      ;
; 53.446 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~888                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 3.756      ;
; 53.456 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~479                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.055      ; 3.745      ;
; 53.459 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~580                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 3.764      ;
; 53.459 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~787                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 3.774      ;
; 53.476 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~471                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 3.778      ;
; 53.492 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~149                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.796      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 97.128 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 2.903      ;
; 97.128 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 2.903      ;
; 97.128 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 2.903      ;
; 97.128 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 2.903      ;
; 97.128 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 2.903      ;
; 97.216 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 2.814      ;
; 97.220 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 2.811      ;
; 97.220 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 2.811      ;
; 97.220 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 2.811      ;
; 97.220 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 2.811      ;
; 97.220 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 2.811      ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.550 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.811      ;
; 2.550 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.811      ;
; 2.550 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.811      ;
; 2.550 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.811      ;
; 2.550 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.811      ;
; 2.554 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 2.814      ;
; 2.642 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.903      ;
; 2.642 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.903      ;
; 2.642 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.903      ;
; 2.642 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.903      ;
; 2.642 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.903      ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_sys'                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk_sys ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 7.255 ; 7.255 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 7.255 ; 7.255 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; 7.033 ; 7.033 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 6.746 ; 6.746 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 6.741 ; 6.741 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 6.627 ; 6.627 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; 2.975 ; 2.975 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; 3.095 ; 3.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 3.002 ; 3.002 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 2.086 ; 2.086 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 2.200 ; 2.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 2.045 ; 2.045 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 2.382 ; 2.382 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 3.200 ; 3.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; 2.322 ; 2.322 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; 2.883 ; 2.883 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 2.409 ; 2.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 2.898 ; 2.898 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 2.383 ; 2.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 6.361 ; 6.361 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 6.462 ; 6.462 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 6.324 ; 6.324 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; 6.627 ; 6.627 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; 6.299 ; 6.299 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -6.261 ; -6.261 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -7.025 ; -7.025 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; -6.560 ; -6.560 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -6.267 ; -6.267 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -6.261 ; -6.261 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.801 ; -1.801 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; -2.731 ; -2.731 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; -2.704 ; -2.704 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -2.760 ; -2.760 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -1.837 ; -1.837 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.951 ; -1.951 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -1.801 ; -1.801 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -1.968 ; -1.968 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -2.839 ; -2.839 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; -1.957 ; -1.957 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; -2.640 ; -2.640 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -2.134 ; -2.134 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -2.627 ; -2.627 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.905 ; -1.905 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -6.092 ; -6.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -6.045 ; -6.045 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -6.072 ; -6.072 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; -6.264 ; -6.264 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; -6.030 ; -6.030 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 5.016 ; 5.016 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 4.880 ; 4.880 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 4.874 ; 4.874 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 5.016 ; 5.016 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 4.665 ; 4.665 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 4.659 ; 4.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 4.684 ; 4.684 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 4.642 ; 4.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 6.754 ; 6.754 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 5.514 ; 5.514 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 6.586 ; 6.586 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.851 ; 5.851 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 6.538 ; 6.538 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 5.356 ; 5.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 5.802 ; 5.802 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 6.754 ; 6.754 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 6.529 ; 6.529 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 6.265 ; 6.265 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 5.951 ; 5.951 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 5.846 ; 5.846 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 6.529 ; 6.529 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 5.797 ; 5.797 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 5.570 ; 5.570 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 5.070 ; 5.070 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 6.515 ; 6.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 6.515 ; 6.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 4.888 ; 4.888 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.352 ; 5.352 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 6.275 ; 6.275 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 5.383 ; 5.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 5.304 ; 5.304 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 6.057 ; 6.057 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 5.771 ; 5.771 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 5.705 ; 5.705 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 4.898 ; 4.898 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 5.535 ; 5.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 5.609 ; 5.609 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 5.619 ; 5.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 5.627 ; 5.627 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 5.771 ; 5.771 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 6.022 ; 6.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 6.022 ; 6.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 4.941 ; 4.941 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 5.352 ; 5.352 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 4.890 ; 4.890 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 4.670 ; 4.670 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 5.509 ; 5.509 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 5.141 ; 5.141 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 6.476 ; 6.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 6.476 ; 6.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 5.639 ; 5.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 6.180 ; 6.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 6.030 ; 6.030 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 5.870 ; 5.870 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 5.598 ; 5.598 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 5.868 ; 5.868 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 6.677 ; 6.677 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 6.677 ; 6.677 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 5.458 ; 5.458 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 6.017 ; 6.017 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 6.372 ; 6.372 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 5.609 ; 5.609 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 6.125 ; 6.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 5.913 ; 5.913 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 6.966 ; 6.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 6.489 ; 6.489 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 6.966 ; 6.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 6.582 ; 6.582 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 6.549 ; 6.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 5.697 ; 5.697 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 6.520 ; 6.520 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 6.253 ; 6.253 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 6.272 ; 6.272 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 4.897 ; 4.897 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 6.815 ; 6.815 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 6.785 ; 6.785 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 6.815 ; 6.815 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.714 ; 6.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 5.780 ; 5.780 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 6.726 ; 6.726 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 5.782 ; 5.782 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 6.060 ; 6.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 6.720 ; 6.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 5.319 ; 5.319 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 5.352 ; 5.352 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 5.346 ; 5.346 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 5.116 ; 5.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 5.120 ; 5.120 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 5.113 ; 5.113 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 4.881 ; 4.881 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 4.873 ; 4.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 4.847 ; 4.847 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 4.871 ; 4.871 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 4.642 ; 4.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 4.880 ; 4.880 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 4.874 ; 4.874 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 5.016 ; 5.016 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 4.665 ; 4.665 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 4.659 ; 4.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 4.684 ; 4.684 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 4.642 ; 4.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 5.356 ; 5.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 5.514 ; 5.514 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 6.586 ; 6.586 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.851 ; 5.851 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 6.538 ; 6.538 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 5.356 ; 5.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 5.802 ; 5.802 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 6.754 ; 6.754 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 5.070 ; 5.070 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 6.265 ; 6.265 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 5.951 ; 5.951 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 5.846 ; 5.846 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 6.529 ; 6.529 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 5.797 ; 5.797 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 5.570 ; 5.570 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 5.070 ; 5.070 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 4.888 ; 4.888 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 6.515 ; 6.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 4.888 ; 4.888 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.352 ; 5.352 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 6.275 ; 6.275 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 5.383 ; 5.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 5.304 ; 5.304 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 6.057 ; 6.057 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 4.898 ; 4.898 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 5.705 ; 5.705 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 4.898 ; 4.898 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 5.535 ; 5.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 5.609 ; 5.609 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 5.619 ; 5.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 5.627 ; 5.627 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 5.771 ; 5.771 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 4.670 ; 4.670 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 6.022 ; 6.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 4.941 ; 4.941 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 5.352 ; 5.352 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 4.890 ; 4.890 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 4.670 ; 4.670 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 5.509 ; 5.509 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 5.141 ; 5.141 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 5.598 ; 5.598 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 6.476 ; 6.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 5.639 ; 5.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 6.180 ; 6.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 6.030 ; 6.030 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 5.870 ; 5.870 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 5.598 ; 5.598 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 5.868 ; 5.868 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 5.458 ; 5.458 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 6.677 ; 6.677 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 5.458 ; 5.458 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 6.017 ; 6.017 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 6.372 ; 6.372 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 5.609 ; 5.609 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 6.125 ; 6.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 5.913 ; 5.913 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 4.897 ; 4.897 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 6.489 ; 6.489 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 6.966 ; 6.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 6.582 ; 6.582 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 6.549 ; 6.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 5.697 ; 5.697 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 6.520 ; 6.520 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 6.253 ; 6.253 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 6.272 ; 6.272 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 4.897 ; 4.897 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 4.847 ; 4.847 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 6.785 ; 6.785 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 6.815 ; 6.815 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.714 ; 6.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 5.780 ; 5.780 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 6.726 ; 6.726 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 5.782 ; 5.782 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 6.060 ; 6.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 6.720 ; 6.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 5.319 ; 5.319 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 5.352 ; 5.352 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 5.346 ; 5.346 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 5.116 ; 5.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 5.120 ; 5.120 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 5.113 ; 5.113 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 4.881 ; 4.881 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 4.873 ; 4.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 4.847 ; 4.847 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 4.871 ; 4.871 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[2] ; 15.792 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 22.330 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 42.811 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 2.318 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.321 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 98.504 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 1.326 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 10.000 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 49.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.193      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.193      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.193      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.193      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.193      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.193      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.193      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.193      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.193      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.193      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.193      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.193      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
; 15.792 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 9.195      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 22.330 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 2.743      ;
; 22.341 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 2.734      ;
; 22.805 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 2.266      ;
; 22.902 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 2.160      ;
; 22.997 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.059      ;
; 23.029 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 2.038      ;
; 23.043 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.040      ; 1.996      ;
; 23.066 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 1.982      ;
; 23.082 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 1.973      ;
; 23.084 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.982      ;
; 23.142 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.914      ;
; 23.196 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.875      ;
; 23.209 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.868      ;
; 23.217 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 1.853      ;
; 23.218 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 1.843      ;
; 23.235 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.831      ;
; 23.248 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.828      ;
; 23.251 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 1.819      ;
; 23.269 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.803      ;
; 23.323 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.753      ;
; 23.347 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.728      ;
; 23.347 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.720      ;
; 23.348 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.724      ;
; 23.349 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.725      ;
; 23.357 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.717      ;
; 23.369 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.702      ;
; 23.395 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.682      ;
; 23.413 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.663      ;
; 23.422 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.652      ;
; 23.430 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.647      ;
; 23.431 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.645      ;
; 23.431 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.636      ;
; 23.451 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.624      ;
; 23.508 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.548      ;
; 23.519 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.558      ;
; 23.519 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.543      ;
; 23.528 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.547      ;
; 23.529 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.547      ;
; 23.537 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.536      ;
; 23.538 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.529      ;
; 23.542 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.529      ;
; 23.555 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.512      ;
; 23.561 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.510      ;
; 23.562 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.511      ;
; 23.579 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.483      ;
; 23.579 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.494      ;
; 23.582 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.493      ;
; 23.587 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.488      ;
; 23.593 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.484      ;
; 23.596 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.471      ;
; 23.598 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.464      ;
; 23.601 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.470      ;
; 23.602 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.465      ;
; 23.603 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.459      ;
; 23.603 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.470      ;
; 23.611 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.463      ;
; 23.614 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.457      ;
; 23.616 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.457      ;
; 23.617 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.439      ;
; 23.618 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.453      ;
; 23.629 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.448      ;
; 23.678 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.393      ;
; 23.686 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.370      ;
; 23.687 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.386      ;
; 23.688 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.374      ;
; 23.698 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.358      ;
; 23.715 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.362      ;
; 23.721 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.335      ;
; 23.730 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.332      ;
; 23.737 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.330      ;
; 23.737 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.319      ;
; 23.746 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.321      ;
; 23.752 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.322      ;
; 23.757 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.310      ;
; 23.759 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.317      ;
; 23.762 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.314      ;
; 23.770 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.296      ;
; 23.775 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.297      ;
; 23.778 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.295      ;
; 23.781 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.296      ;
; 23.811 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.261      ;
; 23.825 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.231      ;
; 23.840 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.222      ;
; 23.861 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.201      ;
; 23.863 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.213      ;
; 23.871 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 1.184      ;
; 23.872 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.202      ;
; 23.874 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 1.187      ;
; 23.878 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 1.170      ;
; 23.878 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.178      ;
; 23.883 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.189      ;
; 23.889 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.186      ;
; 23.898 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 1.172      ;
; 23.901 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.174      ;
; 23.915 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.158      ;
; 23.920 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.146      ;
; 23.925 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.152      ;
; 23.928 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.147      ;
; 23.943 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.113      ;
; 23.945 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.117      ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 42.811 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.146      ;
; 42.811 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.146      ;
; 42.811 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.146      ;
; 42.811 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.146      ;
; 42.811 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.146      ;
; 42.811 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.146      ;
; 42.811 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.146      ;
; 42.811 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.146      ;
; 42.811 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.146      ;
; 42.811 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.146      ;
; 42.811 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.146      ;
; 42.811 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~668 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.146      ;
; 42.816 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.141      ;
; 42.816 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.141      ;
; 42.816 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.141      ;
; 42.816 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.141      ;
; 42.816 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.141      ;
; 42.816 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.141      ;
; 42.816 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.141      ;
; 42.816 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.141      ;
; 42.816 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.141      ;
; 42.816 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.141      ;
; 42.816 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.141      ;
; 42.816 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~540 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.075     ; 7.141      ;
; 42.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 7.126      ;
; 42.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 7.126      ;
; 42.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 7.126      ;
; 42.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 7.126      ;
; 42.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 7.126      ;
; 42.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 7.126      ;
; 42.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 7.126      ;
; 42.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 7.126      ;
; 42.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 7.126      ;
; 42.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 7.126      ;
; 42.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 7.126      ;
; 42.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~924 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 7.126      ;
; 42.933 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.029      ;
; 42.933 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.029      ;
; 42.933 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.029      ;
; 42.933 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.029      ;
; 42.933 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.029      ;
; 42.933 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.029      ;
; 42.933 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.029      ;
; 42.933 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.029      ;
; 42.933 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.029      ;
; 42.933 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.029      ;
; 42.933 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.029      ;
; 42.933 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~700 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.029      ;
; 42.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.025      ;
; 42.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.025      ;
; 42.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.025      ;
; 42.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.025      ;
; 42.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.025      ;
; 42.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.025      ;
; 42.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.025      ;
; 42.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.025      ;
; 42.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.025      ;
; 42.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.025      ;
; 42.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.025      ;
; 42.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~572 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 7.025      ;
; 42.978 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.986      ;
; 42.978 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.986      ;
; 42.978 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.986      ;
; 42.978 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.986      ;
; 42.978 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.986      ;
; 42.978 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.986      ;
; 42.978 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.986      ;
; 42.978 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.986      ;
; 42.978 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.986      ;
; 42.978 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.986      ;
; 42.978 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.986      ;
; 42.978 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~956 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.986      ;
; 42.980 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.984      ;
; 42.980 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.984      ;
; 42.980 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.984      ;
; 42.980 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.984      ;
; 42.980 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.984      ;
; 42.980 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.984      ;
; 42.980 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.984      ;
; 42.980 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.984      ;
; 42.980 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.984      ;
; 42.980 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.984      ;
; 42.980 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.984      ;
; 42.980 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~828 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.984      ;
; 43.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.834      ;
; 43.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.834      ;
; 43.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.834      ;
; 43.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.834      ;
; 43.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.834      ;
; 43.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.834      ;
; 43.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.834      ;
; 43.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.834      ;
; 43.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.834      ;
; 43.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.834      ;
; 43.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.834      ;
; 43.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~188 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.068     ; 6.834      ;
; 43.225 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~796 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 6.727      ;
; 43.225 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~796 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 6.727      ;
; 43.225 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~796 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 6.727      ;
; 43.225 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~796 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.080     ; 6.727      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; GPIO:uGPIO|SW_StatusR[4]               ; GPIO:uGPIO|SW_StatusR[4]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[12]              ; GPIO:uGPIO|SW_StatusR[12]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[11]              ; GPIO:uGPIO|SW_StatusR[11]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[7]               ; GPIO:uGPIO|SW_StatusR[7]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[8]               ; GPIO:uGPIO|SW_StatusR[8]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[6]               ; GPIO:uGPIO|SW_StatusR[6]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[17]              ; GPIO:uGPIO|SW_StatusR[17]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[16]              ; GPIO:uGPIO|SW_StatusR[16]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[15]              ; GPIO:uGPIO|SW_StatusR[15]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[0]               ; GPIO:uGPIO|SW_StatusR[0]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[9]               ; GPIO:uGPIO|SW_StatusR[9]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[2]               ; GPIO:uGPIO|SW_StatusR[2]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[14]              ; GPIO:uGPIO|SW_StatusR[14]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TimerCounter:Timer|StatusR[0]          ; TimerCounter:Timer|StatusR[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[13]              ; GPIO:uGPIO|SW_StatusR[13]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[3]               ; GPIO:uGPIO|SW_StatusR[3]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[1]               ; GPIO:uGPIO|SW_StatusR[1]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[5]               ; GPIO:uGPIO|SW_StatusR[5]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[10]              ; GPIO:uGPIO|SW_StatusR[10]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw15|c_state.S9  ; GPIO:uGPIO|key_detect:sw15|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; GPIO:uGPIO|key_detect:key1|c_state.S5  ; GPIO:uGPIO|key_detect:key1|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw11|c_state.S9  ; GPIO:uGPIO|key_detect:sw11|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw6|c_state.S10  ; GPIO:uGPIO|key_detect:sw6|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw17|c_state.S1  ; GPIO:uGPIO|key_detect:sw17|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw15|c_state.S8  ; GPIO:uGPIO|key_detect:sw15|c_state.S9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw0|c_state.S5   ; GPIO:uGPIO|key_detect:sw0|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw0|c_state.S10  ; GPIO:uGPIO|key_detect:sw0|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key2|c_state.S9  ; GPIO:uGPIO|key_detect:key2|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw13|c_state.S9  ; GPIO:uGPIO|key_detect:sw13|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key3|c_state.S0  ; GPIO:uGPIO|key_detect:key3|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw1|c_state.S13  ; GPIO:uGPIO|key_detect:sw1|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw11|c_state.S4  ; GPIO:uGPIO|key_detect:sw11|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; GPIO:uGPIO|key_detect:sw7|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw6|c_state.S5   ; GPIO:uGPIO|key_detect:sw6|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw0|c_state.S8   ; GPIO:uGPIO|key_detect:sw0|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:key2|c_state.S0  ; GPIO:uGPIO|key_detect:key2|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw13|c_state.S4  ; GPIO:uGPIO|key_detect:sw13|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:key1|c_state.S12 ; GPIO:uGPIO|key_detect:key1|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw1|c_state.S3   ; GPIO:uGPIO|key_detect:sw1|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw1|c_state.S9   ; GPIO:uGPIO|key_detect:sw1|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw10|c_state.S0  ; GPIO:uGPIO|key_detect:sw10|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw10|c_state.S13 ; GPIO:uGPIO|key_detect:sw10|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw12|c_state.S3  ; GPIO:uGPIO|key_detect:sw12|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; GPIO:uGPIO|key_detect:sw12|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw6|c_state.S0   ; GPIO:uGPIO|key_detect:sw6|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw6|c_state.S7   ; GPIO:uGPIO|key_detect:sw6|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw17|c_state.S3  ; GPIO:uGPIO|key_detect:sw17|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw17|c_state.S4  ; GPIO:uGPIO|key_detect:sw17|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw0|c_state.S13  ; GPIO:uGPIO|key_detect:sw0|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key3|c_state.S9  ; GPIO:uGPIO|key_detect:key3|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw1|c_state.S7   ; GPIO:uGPIO|key_detect:sw1|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw1|c_state.S8   ; GPIO:uGPIO|key_detect:sw1|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw10|c_state.S5  ; GPIO:uGPIO|key_detect:sw10|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw10|c_state.S11 ; GPIO:uGPIO|key_detect:sw10|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw12|c_state.S7  ; GPIO:uGPIO|key_detect:sw12|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw12|c_state.S8  ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw6|c_state.S1   ; GPIO:uGPIO|key_detect:sw6|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw0|c_state.S1   ; GPIO:uGPIO|key_detect:sw0|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw1|c_state.S1   ; GPIO:uGPIO|key_detect:sw1|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw1|c_state.S12  ; GPIO:uGPIO|key_detect:sw1|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw12|c_state.S4  ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw7|c_state.S5   ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw6|c_state.S8   ; GPIO:uGPIO|key_detect:sw6|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; TimerCounter:Timer|CounterR[31]        ; TimerCounter:Timer|CounterR[31]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw0|c_state.S11  ; GPIO:uGPIO|key_detect:sw0|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw1|c_state.S5   ; GPIO:uGPIO|key_detect:sw1|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw1|c_state.S11  ; GPIO:uGPIO|key_detect:sw1|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw11|c_state.S7  ; GPIO:uGPIO|key_detect:sw11|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; GPIO:uGPIO|key_detect:sw11|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw6|c_state.S3   ; GPIO:uGPIO|key_detect:sw6|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw6|c_state.S11  ; GPIO:uGPIO|key_detect:sw6|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw6|c_state.S13  ; GPIO:uGPIO|key_detect:sw6|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw17|c_state.S13 ; GPIO:uGPIO|key_detect:sw17|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; GPIO:uGPIO|key_detect:sw17|c_state.S5  ; GPIO:uGPIO|key_detect:sw17|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; GPIO:uGPIO|key_detect:sw10|c_state.S9  ; GPIO:uGPIO|key_detect:sw10|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; GPIO:uGPIO|key_detect:sw6|c_state.S9   ; GPIO:uGPIO|key_detect:sw6|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.277 ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; GPIO:uGPIO|key_detect:sw12|c_state.S3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.429      ;
; 0.279 ; GPIO:uGPIO|key_detect:sw11|c_state.S6  ; GPIO:uGPIO|key_detect:sw11|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.431      ;
; 0.288 ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.440      ;
; 0.292 ; GPIO:uGPIO|key_detect:key1|c_state.S0  ; GPIO:uGPIO|key_detect:key1|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; GPIO:uGPIO|key_detect:sw1|c_state.S0   ; GPIO:uGPIO|key_detect:sw1|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; GPIO:uGPIO|key_detect:sw13|c_state.S0  ; GPIO:uGPIO|key_detect:sw13|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; GPIO:uGPIO|key_detect:sw14|c_state.S0  ; GPIO:uGPIO|key_detect:sw14|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; GPIO:uGPIO|key_detect:sw15|c_state.S0  ; GPIO:uGPIO|key_detect:sw15|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.447      ;
; 0.296 ; GPIO:uGPIO|key_detect:sw11|c_state.S0  ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; GPIO:uGPIO|key_detect:sw16|c_state.S0  ; GPIO:uGPIO|key_detect:sw16|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.448      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 50.839 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.042      ;
; 50.903 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~982                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.105      ;
; 50.961 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~498                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.164      ;
; 50.985 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~886                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.187      ;
; 51.109 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~356                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.085      ; 1.332      ;
; 51.121 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~440                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.329      ;
; 51.156 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~100                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 1.363      ;
; 51.188 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~964                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.392      ;
; 51.194 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~344                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.402      ;
; 51.248 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~947                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 1.454      ;
; 51.255 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~878                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.465      ;
; 51.270 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~82                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.471      ;
; 51.272 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~469                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.473      ;
; 51.273 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~37                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.476      ;
; 51.277 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1006                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.487      ;
; 51.279 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~245                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.480      ;
; 51.294 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~197                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.088      ; 1.520      ;
; 51.314 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~722                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.524      ;
; 51.314 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~178                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.516      ;
; 51.319 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1011                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 1.525      ;
; 51.320 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~229                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.088      ; 1.546      ;
; 51.321 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~442                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.532      ;
; 51.324 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~882                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.534      ;
; 51.328 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~484                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 1.547      ;
; 51.338 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~242                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.540      ;
; 51.349 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.561      ;
; 51.354 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~950                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.555      ;
; 51.354 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~900                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 1.559      ;
; 51.367 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~976                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.571      ;
; 51.378 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~164                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.580      ;
; 51.388 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.588      ;
; 51.390 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~99                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.594      ;
; 51.393 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~890                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.077      ; 1.608      ;
; 51.394 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~209                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.090      ; 1.622      ;
; 51.395 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~941                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.603      ;
; 51.396 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~243                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.599      ;
; 51.415 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1018                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.077      ; 1.630      ;
; 51.420 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~868                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 1.627      ;
; 51.425 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~453                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.059      ; 1.622      ;
; 51.433 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~467                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.637      ;
; 51.441 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~5                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.644      ;
; 51.449 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~4                                                                                       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 1.656      ;
; 51.455 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~324                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.084      ; 1.677      ;
; 51.458 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~978                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.668      ;
; 51.474 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.686      ;
; 51.474 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~497                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.090      ; 1.702      ;
; 51.478 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~255                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.059      ; 1.675      ;
; 51.479 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~580                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.683      ;
; 51.479 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~496                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 1.703      ;
; 51.484 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~410                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.695      ;
; 51.485 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~374                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 1.702      ;
; 51.486 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~63                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.056      ; 1.680      ;
; 51.487 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~626                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.697      ;
; 51.489 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~507                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 1.707      ;
; 51.494 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~55                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.077      ; 1.709      ;
; 51.495 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~699                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.057      ; 1.690      ;
; 51.502 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~662                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.706      ;
; 51.507 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~912                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.711      ;
; 51.511 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~787                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.723      ;
; 51.511 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~945                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 1.716      ;
; 51.515 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~773                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 1.721      ;
; 51.521 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1013                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.731      ;
; 51.523 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~864                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.726      ;
; 51.523 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~213                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.724      ;
; 51.523 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~516                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 1.728      ;
; 51.524 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~149                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.725      ;
; 51.525 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~438                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.089      ; 1.752      ;
; 51.531 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~888                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.739      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 75.421 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.621      ;
; 75.517 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.717      ;
; 75.546 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 0.740      ;
; 75.547 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.747      ;
; 75.551 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.751      ;
; 75.559 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 0.770      ;
; 75.560 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.075      ; 0.773      ;
; 75.564 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.764      ;
; 75.565 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 0.774      ;
; 75.566 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 0.760      ;
; 75.566 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 0.753      ;
; 75.579 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.075      ; 0.792      ;
; 75.584 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.762      ;
; 75.585 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 0.772      ;
; 75.590 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.790      ;
; 75.598 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.776      ;
; 75.611 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.789      ;
; 75.634 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.834      ;
; 75.653 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.067      ; 0.858      ;
; 75.656 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 0.850      ;
; 75.665 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.067      ; 0.870      ;
; 75.665 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.067      ; 0.870      ;
; 75.673 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 0.882      ;
; 75.678 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 0.889      ;
; 75.680 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.858      ;
; 75.681 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 0.875      ;
; 75.683 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.067      ; 0.888      ;
; 75.685 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 0.896      ;
; 75.686 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 0.895      ;
; 75.686 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 0.873      ;
; 75.686 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.075      ; 0.899      ;
; 75.690 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 0.884      ;
; 75.691 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 0.878      ;
; 75.694 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 0.888      ;
; 75.698 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 0.907      ;
; 75.700 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 0.887      ;
; 75.702 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.077      ; 0.917      ;
; 75.710 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 0.897      ;
; 75.715 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 0.902      ;
; 75.716 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.077      ; 0.931      ;
; 75.717 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 0.933      ;
; 75.720 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.898      ;
; 75.721 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.899      ;
; 75.726 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.904      ;
; 75.727 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.905      ;
; 75.731 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 0.925      ;
; 75.735 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.076      ; 0.949      ;
; 75.738 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.076      ; 0.952      ;
; 75.747 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 0.934      ;
; 75.773 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 0.984      ;
; 75.774 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 0.952      ;
; 75.791 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 1.000      ;
; 75.794 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.067      ; 0.999      ;
; 75.797 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 1.008      ;
; 75.801 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 1.012      ;
; 75.808 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 1.017      ;
; 75.814 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.077      ; 1.029      ;
; 75.816 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 1.003      ;
; 75.820 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 1.020      ;
; 75.822 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.016      ;
; 75.825 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 1.041      ;
; 75.826 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 1.035      ;
; 75.828 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.022      ;
; 75.828 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 1.037      ;
; 75.837 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.075      ; 1.050      ;
; 75.839 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 1.039      ;
; 75.840 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.067      ; 1.045      ;
; 75.840 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.067      ; 1.045      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 98.504 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.522      ;
; 98.504 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.522      ;
; 98.504 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.522      ;
; 98.504 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.522      ;
; 98.504 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.522      ;
; 98.551 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.475      ;
; 98.554 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.472      ;
; 98.554 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.472      ;
; 98.554 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.472      ;
; 98.554 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.472      ;
; 98.554 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.472      ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.326 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.472      ;
; 1.326 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.472      ;
; 1.326 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.472      ;
; 1.326 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.472      ;
; 1.326 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.472      ;
; 1.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.475      ;
; 1.376 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.522      ;
; 1.376 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.522      ;
; 1.376 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.522      ;
; 1.376 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.522      ;
; 1.376 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.522      ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_sys'                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk_sys ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 4.284 ; 4.284 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 4.284 ; 4.284 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; 4.140 ; 4.140 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 4.000 ; 4.000 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 4.009 ; 4.009 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 3.927 ; 3.927 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; 1.661 ; 1.661 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; 1.693 ; 1.693 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 1.678 ; 1.678 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 1.202 ; 1.202 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 1.292 ; 1.292 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 1.167 ; 1.167 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 1.326 ; 1.326 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 1.806 ; 1.806 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; 1.303 ; 1.303 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; 1.690 ; 1.690 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 1.328 ; 1.328 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 1.599 ; 1.599 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 1.332 ; 1.332 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 3.767 ; 3.767 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 3.810 ; 3.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 3.758 ; 3.758 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; 3.927 ; 3.927 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; 3.738 ; 3.738 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -3.743 ; -3.743 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -4.164 ; -4.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; -3.885 ; -3.885 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -3.743 ; -3.743 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -3.751 ; -3.751 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.036 ; -1.036 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; -1.530 ; -1.530 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; -1.506 ; -1.506 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -1.549 ; -1.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -1.065 ; -1.065 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.155 ; -1.155 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -1.036 ; -1.036 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -1.136 ; -1.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -1.619 ; -1.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; -1.116 ; -1.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; -1.558 ; -1.558 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -1.191 ; -1.191 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -1.468 ; -1.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.089 ; -1.089 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -3.632 ; -3.632 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -3.606 ; -3.606 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -3.618 ; -3.618 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; -3.744 ; -3.744 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; -3.605 ; -3.605 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.525 ; 2.525 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.476 ; 2.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.460 ; 2.460 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.525 ; 2.525 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.371 ; 2.371 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.368 ; 2.368 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.377 ; 2.377 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.356 ; 2.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 3.353 ; 3.353 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 2.804 ; 2.804 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 3.353 ; 3.353 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.875 ; 2.875 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 3.143 ; 3.143 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.687 ; 2.687 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.849 ; 2.849 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 3.251 ; 3.251 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 3.161 ; 3.161 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 3.057 ; 3.057 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 2.894 ; 2.894 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.881 ; 2.881 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 3.161 ; 3.161 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.849 ; 2.849 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 2.752 ; 2.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 2.550 ; 2.550 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 3.138 ; 3.138 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 3.138 ; 3.138 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 2.479 ; 2.479 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.665 ; 2.665 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 3.042 ; 3.042 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.682 ; 2.682 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 2.619 ; 2.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 2.938 ; 2.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 2.848 ; 2.848 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 2.782 ; 2.782 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 2.456 ; 2.456 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 2.720 ; 2.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 2.738 ; 2.738 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 2.748 ; 2.748 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 2.754 ; 2.754 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 2.848 ; 2.848 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 2.970 ; 2.970 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 2.970 ; 2.970 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 2.472 ; 2.472 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 2.635 ; 2.635 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 2.444 ; 2.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 2.340 ; 2.340 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 2.736 ; 2.736 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 2.549 ; 2.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 3.269 ; 3.269 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 3.269 ; 3.269 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 2.776 ; 2.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 3.073 ; 3.073 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.990 ; 2.990 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.952 ; 2.952 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.810 ; 2.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.915 ; 2.915 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 3.300 ; 3.300 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 3.300 ; 3.300 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 2.762 ; 2.762 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.983 ; 2.983 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 3.136 ; 3.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 2.816 ; 2.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 3.060 ; 3.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.964 ; 2.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 3.535 ; 3.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 3.235 ; 3.235 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 3.535 ; 3.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 3.254 ; 3.254 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.234 ; 3.234 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 2.924 ; 2.924 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 3.226 ; 3.226 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 3.117 ; 3.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 3.079 ; 3.079 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.464 ; 2.464 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 3.376 ; 3.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 3.349 ; 3.349 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 3.376 ; 3.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.293 ; 3.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 2.919 ; 2.919 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 3.307 ; 3.307 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 2.939 ; 2.939 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 3.053 ; 3.053 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.303 ; 3.303 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 2.658 ; 2.658 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.680 ; 2.680 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 2.576 ; 2.576 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.582 ; 2.582 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.578 ; 2.578 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 2.477 ; 2.477 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 2.471 ; 2.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 2.453 ; 2.453 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.467 ; 2.467 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.356 ; 2.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.476 ; 2.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.460 ; 2.460 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.525 ; 2.525 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.371 ; 2.371 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.368 ; 2.368 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.377 ; 2.377 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.356 ; 2.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 2.687 ; 2.687 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 2.804 ; 2.804 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 3.353 ; 3.353 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.875 ; 2.875 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 3.143 ; 3.143 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.687 ; 2.687 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.849 ; 2.849 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 3.251 ; 3.251 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 2.550 ; 2.550 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 3.057 ; 3.057 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 2.894 ; 2.894 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.881 ; 2.881 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 3.161 ; 3.161 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.849 ; 2.849 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 2.752 ; 2.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 2.550 ; 2.550 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 2.479 ; 2.479 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 3.138 ; 3.138 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 2.479 ; 2.479 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.665 ; 2.665 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 3.042 ; 3.042 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.682 ; 2.682 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 2.619 ; 2.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 2.938 ; 2.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 2.456 ; 2.456 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 2.782 ; 2.782 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 2.456 ; 2.456 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 2.720 ; 2.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 2.738 ; 2.738 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 2.748 ; 2.748 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 2.754 ; 2.754 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 2.848 ; 2.848 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 2.340 ; 2.340 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 2.970 ; 2.970 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 2.472 ; 2.472 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 2.635 ; 2.635 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 2.444 ; 2.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 2.340 ; 2.340 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 2.736 ; 2.736 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 2.549 ; 2.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 2.776 ; 2.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 3.269 ; 3.269 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 2.776 ; 2.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 3.073 ; 3.073 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.990 ; 2.990 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.952 ; 2.952 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.810 ; 2.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.915 ; 2.915 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 2.762 ; 2.762 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 3.300 ; 3.300 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 2.762 ; 2.762 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.983 ; 2.983 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 3.136 ; 3.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 2.816 ; 2.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 3.060 ; 3.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.964 ; 2.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 2.464 ; 2.464 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 3.235 ; 3.235 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 3.535 ; 3.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 3.254 ; 3.254 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.234 ; 3.234 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 2.924 ; 2.924 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 3.226 ; 3.226 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 3.117 ; 3.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 3.079 ; 3.079 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.464 ; 2.464 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 2.453 ; 2.453 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 3.349 ; 3.349 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 3.376 ; 3.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.293 ; 3.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 2.919 ; 2.919 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 3.307 ; 3.307 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 2.939 ; 2.939 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 3.053 ; 3.053 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.303 ; 3.303 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 2.658 ; 2.658 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.680 ; 2.680 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 2.576 ; 2.576 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.582 ; 2.582 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.578 ; 2.578 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 2.477 ; 2.477 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 2.471 ; 2.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 2.453 ; 2.453 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.467 ; 2.467 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 6.013  ; 0.215 ; 97.128   ; 1.326   ; 10.000              ;
;  altera_reserved_tck              ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  clk_sys                          ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  pll0|altpll_component|pll|clk[0] ; 35.874 ; 0.215 ; 97.128   ; 1.326   ; 49.000              ;
;  pll0|altpll_component|pll|clk[1] ; 19.259 ; 2.321 ; N/A      ; N/A     ; 47.223              ;
;  pll0|altpll_component|pll|clk[2] ; 6.013  ; 2.318 ; N/A      ; N/A     ; 47.223              ;
; Design-wide TNS                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk_sys                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 7.255 ; 7.255 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 7.255 ; 7.255 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; 7.033 ; 7.033 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 6.746 ; 6.746 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 6.741 ; 6.741 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 6.627 ; 6.627 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; 2.975 ; 2.975 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; 3.095 ; 3.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 3.002 ; 3.002 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 2.086 ; 2.086 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 2.200 ; 2.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 2.045 ; 2.045 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 2.382 ; 2.382 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 3.200 ; 3.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; 2.322 ; 2.322 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; 2.883 ; 2.883 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 2.409 ; 2.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 2.898 ; 2.898 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 2.383 ; 2.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 6.361 ; 6.361 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 6.462 ; 6.462 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 6.324 ; 6.324 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; 6.627 ; 6.627 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; 6.299 ; 6.299 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -3.743 ; -3.743 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -4.164 ; -4.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; -3.885 ; -3.885 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -3.743 ; -3.743 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -3.751 ; -3.751 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.036 ; -1.036 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; -1.530 ; -1.530 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; -1.506 ; -1.506 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -1.549 ; -1.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -1.065 ; -1.065 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.155 ; -1.155 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -1.036 ; -1.036 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -1.136 ; -1.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -1.619 ; -1.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; -1.116 ; -1.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; -1.558 ; -1.558 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -1.191 ; -1.191 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -1.468 ; -1.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.089 ; -1.089 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -3.632 ; -3.632 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -3.606 ; -3.606 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -3.618 ; -3.618 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; -3.744 ; -3.744 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; -3.605 ; -3.605 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 5.016 ; 5.016 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 4.880 ; 4.880 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 4.874 ; 4.874 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 5.016 ; 5.016 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 4.665 ; 4.665 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 4.659 ; 4.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 4.684 ; 4.684 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 4.642 ; 4.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 6.754 ; 6.754 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 5.514 ; 5.514 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 6.586 ; 6.586 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.851 ; 5.851 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 6.538 ; 6.538 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 5.356 ; 5.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 5.802 ; 5.802 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 6.754 ; 6.754 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 6.529 ; 6.529 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 6.265 ; 6.265 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 5.951 ; 5.951 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 5.846 ; 5.846 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 6.529 ; 6.529 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 5.797 ; 5.797 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 5.570 ; 5.570 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 5.070 ; 5.070 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 6.515 ; 6.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 6.515 ; 6.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 4.888 ; 4.888 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.352 ; 5.352 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 6.275 ; 6.275 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 5.383 ; 5.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 5.304 ; 5.304 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 6.057 ; 6.057 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 5.771 ; 5.771 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 5.705 ; 5.705 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 4.898 ; 4.898 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 5.535 ; 5.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 5.609 ; 5.609 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 5.619 ; 5.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 5.627 ; 5.627 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 5.771 ; 5.771 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 6.022 ; 6.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 6.022 ; 6.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 4.941 ; 4.941 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 5.352 ; 5.352 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 4.890 ; 4.890 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 4.670 ; 4.670 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 5.509 ; 5.509 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 5.141 ; 5.141 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 6.476 ; 6.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 6.476 ; 6.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 5.639 ; 5.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 6.180 ; 6.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 6.030 ; 6.030 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 5.870 ; 5.870 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 5.598 ; 5.598 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 5.868 ; 5.868 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 6.677 ; 6.677 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 6.677 ; 6.677 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 5.458 ; 5.458 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 6.017 ; 6.017 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 6.372 ; 6.372 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 5.609 ; 5.609 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 6.125 ; 6.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 5.913 ; 5.913 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 6.966 ; 6.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 6.489 ; 6.489 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 6.966 ; 6.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 6.582 ; 6.582 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 6.549 ; 6.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 5.697 ; 5.697 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 6.520 ; 6.520 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 6.253 ; 6.253 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 6.272 ; 6.272 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 4.897 ; 4.897 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 6.815 ; 6.815 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 6.785 ; 6.785 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 6.815 ; 6.815 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.714 ; 6.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 5.780 ; 5.780 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 6.726 ; 6.726 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 5.782 ; 5.782 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 6.060 ; 6.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 6.720 ; 6.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 5.319 ; 5.319 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 5.352 ; 5.352 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 5.346 ; 5.346 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 5.116 ; 5.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 5.120 ; 5.120 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 5.113 ; 5.113 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 4.881 ; 4.881 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 4.873 ; 4.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 4.847 ; 4.847 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 4.871 ; 4.871 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.356 ; 2.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.476 ; 2.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.460 ; 2.460 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.525 ; 2.525 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.371 ; 2.371 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.368 ; 2.368 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.377 ; 2.377 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.356 ; 2.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 2.687 ; 2.687 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 2.804 ; 2.804 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 3.353 ; 3.353 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.875 ; 2.875 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 3.143 ; 3.143 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.687 ; 2.687 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.849 ; 2.849 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 3.251 ; 3.251 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 2.550 ; 2.550 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 3.057 ; 3.057 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 2.894 ; 2.894 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.881 ; 2.881 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 3.161 ; 3.161 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.849 ; 2.849 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 2.752 ; 2.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 2.550 ; 2.550 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 2.479 ; 2.479 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 3.138 ; 3.138 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 2.479 ; 2.479 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.665 ; 2.665 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 3.042 ; 3.042 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.682 ; 2.682 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 2.619 ; 2.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 2.938 ; 2.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 2.456 ; 2.456 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 2.782 ; 2.782 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 2.456 ; 2.456 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 2.720 ; 2.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 2.738 ; 2.738 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 2.748 ; 2.748 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 2.754 ; 2.754 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 2.848 ; 2.848 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 2.340 ; 2.340 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 2.970 ; 2.970 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 2.472 ; 2.472 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 2.635 ; 2.635 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 2.444 ; 2.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 2.340 ; 2.340 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 2.736 ; 2.736 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 2.549 ; 2.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 2.776 ; 2.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 3.269 ; 3.269 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 2.776 ; 2.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 3.073 ; 3.073 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.990 ; 2.990 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.952 ; 2.952 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.810 ; 2.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.915 ; 2.915 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 2.762 ; 2.762 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 3.300 ; 3.300 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 2.762 ; 2.762 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.983 ; 2.983 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 3.136 ; 3.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 2.816 ; 2.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 3.060 ; 3.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.964 ; 2.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 2.464 ; 2.464 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 3.235 ; 3.235 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 3.535 ; 3.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 3.254 ; 3.254 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.234 ; 3.234 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 2.924 ; 2.924 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 3.226 ; 3.226 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 3.117 ; 3.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 3.079 ; 3.079 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.464 ; 2.464 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 2.453 ; 2.453 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 3.349 ; 3.349 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 3.376 ; 3.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.293 ; 3.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 2.919 ; 2.919 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 3.307 ; 3.307 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 2.939 ; 2.939 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 3.053 ; 3.053 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.303 ; 3.303 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 2.658 ; 2.658 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.680 ; 2.680 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 2.576 ; 2.576 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.582 ; 2.582 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.578 ; 2.578 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 2.477 ; 2.477 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 2.471 ; 2.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 2.453 ; 2.453 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.467 ; 2.467 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 282898072    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 18432        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 176          ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 32           ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; 6639616      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 144175328    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 32           ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 282898072    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 18432        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 176          ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 32           ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; 6639616      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 144175328    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 32           ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 318   ; 318  ;
; Unconstrained Output Ports      ; 83    ; 83   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Mar 23 23:51:55 2024
Info: Command: quartus_sta MIPS_System -c MIPS_System
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MIPS_System.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[0]} {pll0|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[1]} {pll0|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[2]} {pll0|altpll_component|pll|clk[2]}
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.013
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.013         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    19.259         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    35.874         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):     2.645         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):     2.646         0.000 pll0|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 97.128
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    97.128         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 2.550
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.550         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 clk_sys 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    49.000         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 15.792
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.792         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    22.330         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    42.811         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):     2.318         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):     2.321         0.000 pll0|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 98.504
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    98.504         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.326
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.326         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 clk_sys 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    49.000         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4637 megabytes
    Info: Processing ended: Sat Mar 23 23:52:03 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:01


