# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../final_ex.srcs/sources_1/ip/vio_dpram/hdl" \
"unknown_time_impl.v" \

# Do not sort compile order
nosort
