{
  "Top": "lab3_z2",
  "RtlTop": "lab3_z2",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "aartix7",
    "Device": "xa7a12t",
    "Package": "-csg325",
    "Speed": "-1Q"
  },
  "HlsSolution": {
    "DirectiveTcl": ["set_directive_interface lab3_z2 "],
    "DirectiveInfo": ["interface lab3_z2 {{ap_bus positionBoolean0mode} {depth 1} {port positionBooleanTextRequiredC_I}} {}"]
  },
  "Args": {
    "D_I": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["256"],
        "multiInterfaceRef": [
          "D_I_address0",
          "D_I_q0"
        ]
      }
    },
    "C_I": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "multiInterfaceRef": [
          "C_I_address",
          "C_I_datain",
          "C_I_dataout",
          "C_I_req_din",
          "C_I_req_full_n",
          "C_I_req_write",
          "C_I_rsp_empty_n",
          "C_I_rsp_read",
          "C_I_size"
        ]
      }
    },
    "D_O": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["256"],
        "multiInterfaceRef": [
          "D_O_address0",
          "D_O_d0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "17153",
    "Uncertainty": "0.1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lab3_z2",
    "Version": "1.0",
    "DisplayName": "Lab3_z2",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/.\/source\/lab3_z2s.c",
      "..\/..\/source\/lab3_z2s.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/lab3_z2_mul_32s_3bkb.vhd",
      "impl\/vhdl\/lab3_z2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lab3_z2_mul_32s_3bkb.v",
      "impl\/verilog\/lab3_z2.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/sokrat\/project\/learn\/Hybridsystem\/homework\/hw3\/lab3_z2\/lab3_z2_prj\/sol1\/.autopilot\/db\/lab3_z2.design.xml",
    "DebugDir": "\/home\/sokrat\/project\/learn\/Hybridsystem\/homework\/hw3\/lab3_z2\/lab3_z2_prj\/sol1\/.debug",
    "ProtoInst": [
      "\/home\/sokrat\/project\/learn\/Hybridsystem\/homework\/hw3\/lab3_z2\/lab3_z2_prj\/sol1\/.debug\/lab3_z2s.protoinst",
      "\/home\/sokrat\/project\/learn\/Hybridsystem\/homework\/hw3\/lab3_z2\/lab3_z2_prj\/sol1\/.debug\/lab3_z2.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "C_I_address": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "C_I",
      "bundle_role": "address"
    },
    "C_I_datain": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "C_I",
      "bundle_role": "datain"
    },
    "C_I_dataout": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "C_I",
      "bundle_role": "dataout"
    },
    "C_I_req_din": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "C_I",
      "bundle_role": "req_din"
    },
    "C_I_req_full_n": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "C_I",
      "bundle_role": "req_full_n"
    },
    "C_I_req_write": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "C_I",
      "bundle_role": "req_write"
    },
    "C_I_rsp_empty_n": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "C_I",
      "bundle_role": "rsp_empty_n"
    },
    "C_I_rsp_read": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "C_I",
      "bundle_role": "rsp_read"
    },
    "C_I_size": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "C_I",
      "bundle_role": "size"
    },
    "D_I_address0": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "8"
        }},
      "bundle_name": "D_I",
      "bundle_role": "address0"
    },
    "D_I_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "D_I",
      "bundle_role": "q0"
    },
    "D_O_address0": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "8"
        }},
      "bundle_name": "D_O",
      "bundle_role": "address0"
    },
    "D_O_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "D_O",
      "bundle_role": "d0"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "D_I_address0": {
      "dir": "out",
      "width": "8"
    },
    "D_I_ce0": {
      "dir": "out",
      "width": "1"
    },
    "D_I_q0": {
      "dir": "in",
      "width": "32"
    },
    "C_I_req_din": {
      "dir": "out",
      "width": "1"
    },
    "C_I_req_full_n": {
      "dir": "in",
      "width": "1"
    },
    "C_I_req_write": {
      "dir": "out",
      "width": "1"
    },
    "C_I_rsp_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "C_I_rsp_read": {
      "dir": "out",
      "width": "1"
    },
    "C_I_address": {
      "dir": "out",
      "width": "32"
    },
    "C_I_datain": {
      "dir": "in",
      "width": "32"
    },
    "C_I_dataout": {
      "dir": "out",
      "width": "32"
    },
    "C_I_size": {
      "dir": "out",
      "width": "32"
    },
    "D_O_address0": {
      "dir": "out",
      "width": "8"
    },
    "D_O_ce0": {
      "dir": "out",
      "width": "1"
    },
    "D_O_we0": {
      "dir": "out",
      "width": "1"
    },
    "D_O_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "lab3_z2"},
    "Info": {"lab3_z2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"lab3_z2": {
        "Latency": {
          "LatencyBest": "17153",
          "LatencyAvg": "17153",
          "LatencyWorst": "17153",
          "PipelineII": "17154",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.10",
          "Estimate": "5.900"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "17152",
            "PipelineII": "",
            "PipelineDepth": "67",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "16",
                "Latency": "64",
                "PipelineII": "",
                "PipelineDepth": "4"
              }]
          }],
        "Area": {
          "DSP48E": "3",
          "FF": "274",
          "LUT": "174",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "lab3_z2",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-10-08 16:13:25 MSK",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
