; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_constant_pad_nd_relu_2(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %10 = shl i32 %9, 7, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = and i32 %11, 127, !dbg !12
  %13 = or disjoint i32 %10, %12, !dbg !13
  %14 = icmp slt i32 %13, 576, !dbg !14
  %15 = sdiv i32 %13, 6, !dbg !15
  %16 = sdiv i32 %13, 36, !dbg !16
  %17 = srem i32 %16, 4, !dbg !17
  %18 = insertelement <2 x i32> poison, i32 %15, i64 0, !dbg !18
  %19 = insertelement <2 x i32> %18, i32 %13, i64 1, !dbg !18
  %20 = srem <2 x i32> %19, splat (i32 6), !dbg !18
  %21 = add nsw <2 x i32> %20, splat (i32 -1), !dbg !19
  %shift = shufflevector <2 x i32> %21, <2 x i32> poison, <2 x i32> <i32 1, i32 poison>, !dbg !20
  %22 = or <2 x i32> %21, %shift, !dbg !20
  %23 = extractelement <2 x i32> %22, i64 0, !dbg !20
  %24 = icmp ult i32 %23, 4, !dbg !20
  %25 = extractelement <2 x i32> %20, i64 1, !dbg !21
  %26 = add nsw i32 %25, -5, !dbg !21
  %27 = extractelement <2 x i32> %20, i64 0, !dbg !22
  %28 = shl nsw i32 %27, 2, !dbg !22
  %29 = shl nsw i32 %16, 4, !dbg !23
  %30 = add nsw i32 %26, %29, !dbg !24
  %31 = add nsw i32 %30, %28, !dbg !25
  %32 = sext i32 %31 to i64, !dbg !26
  %33 = getelementptr float, ptr addrspace(1) %0, i64 %32, !dbg !26
  %34 = and i1 %14, %24, !dbg !27
  %35 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %33, i1 %34, i32 0, i1 %34) #3, !dbg !28
  %36 = getelementptr float, ptr addrspace(1) %1, i64 %32, !dbg !29
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %36, i1 %34, i32 0, i1 %34) #3, !dbg !30
  %38 = sext i32 %17 to i64, !dbg !31
  %39 = getelementptr float, ptr addrspace(1) %2, i64 %38, !dbg !31
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %39, i1 %34, i32 0, i1 %34) #3, !dbg !32
  %41 = getelementptr float, ptr addrspace(1) %3, i64 %38, !dbg !33
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %41, i1 %34, i32 0, i1 %34) #3, !dbg !34
  %43 = bitcast i32 %42 to float, !dbg !34
  %44 = fadd float %43, 0x3EE4F8B580000000, !dbg !35
  %45 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i = icmp eq i32 %45, 0, !dbg !36
  %46 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !36
  %.not1.i = icmp eq i32 %46, 0, !dbg !36
  br i1 %.not.i, label %52, label %47, !dbg !36

47:                                               ; preds = %8
  br i1 %.not1.i, label %50, label %48, !dbg !36

48:                                               ; preds = %47
  %49 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %44) #3, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

50:                                               ; preds = %47
  %51 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %44) #3, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

52:                                               ; preds = %8
  br i1 %.not1.i, label %55, label %53, !dbg !36

53:                                               ; preds = %52
  %54 = tail call float @llvm.nvvm.sqrt.rn.f(float %44) #3, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

55:                                               ; preds = %52
  %56 = tail call float @llvm.nvvm.sqrt.approx.f(float %44) #3, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

__nv_sqrtf.exit:                                  ; preds = %48, %50, %53, %55
  %.0.i = phi float [ %49, %48 ], [ %51, %50 ], [ %54, %53 ], [ %56, %55 ], !dbg !36
  %57 = bitcast i32 %35 to float, !dbg !28
  %58 = bitcast i32 %37 to float, !dbg !30
  %59 = fadd float %57, %58, !dbg !37
  %60 = bitcast i32 %40 to float, !dbg !32
  %61 = fsub float %59, %60, !dbg !38
  %62 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !39
  %63 = fmul float %61, %62, !dbg !40
  %64 = getelementptr float, ptr addrspace(1) %4, i64 %38, !dbg !41
  %65 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %64, i1 %34, i32 0, i1 %34) #3, !dbg !42
  %66 = bitcast i32 %65 to float, !dbg !42
  %67 = fmul float %63, %66, !dbg !43
  %68 = getelementptr float, ptr addrspace(1) %5, i64 %38, !dbg !44
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %68, i1 %34, i32 0, i1 %34) #3, !dbg !45
  %70 = bitcast i32 %69 to float, !dbg !45
  %71 = fadd float %67, %70, !dbg !46
  %72 = fcmp olt float %71, 0.000000e+00, !dbg !47
  %73 = select i1 %72, float 0.000000e+00, float %71, !dbg !51
  %74 = sext i32 %13 to i64, !dbg !52
  %75 = getelementptr float, ptr addrspace(1) %6, i64 %74, !dbg !52
  %76 = bitcast float %73 to i32, !dbg !53
  %77 = select i1 %24, i32 %76, i32 0, !dbg !54
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %77, ptr addrspace(1) %75, i1 %14) #3, !dbg !53
  ret void, !dbg !55
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "clpjpsnyuv4kegvvecmotwias7trz3gh63kkwln6b3tn2t7erdfs.py", directory: "inductor_cache/lp")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_constant_pad_nd_relu_2, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_constant_pad_nd_relu_2, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_constant_pad_nd_relu_2", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_constant_pad_nd_relu_2", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 26, column: 19, scope: !7)
!17 = !DILocation(line: 27, column: 27, scope: !7)
!18 = !DILocation(line: 24, column: 26, scope: !7)
!19 = !DILocation(line: 37, column: 18, scope: !7)
!20 = !DILocation(line: 39, column: 19, scope: !7)
!21 = !DILocation(line: 40, column: 38, scope: !7)
!22 = !DILocation(line: 40, column: 45, scope: !7)
!23 = !DILocation(line: 40, column: 53, scope: !7)
!24 = !DILocation(line: 40, column: 43, scope: !7)
!25 = !DILocation(line: 40, column: 50, scope: !7)
!26 = !DILocation(line: 40, column: 31, scope: !7)
!27 = !DILocation(line: 40, column: 66, scope: !7)
!28 = !DILocation(line: 40, column: 58, scope: !7)
!29 = !DILocation(line: 41, column: 31, scope: !7)
!30 = !DILocation(line: 41, column: 58, scope: !7)
!31 = !DILocation(line: 43, column: 31, scope: !7)
!32 = !DILocation(line: 43, column: 36, scope: !7)
!33 = !DILocation(line: 45, column: 31, scope: !7)
!34 = !DILocation(line: 45, column: 36, scope: !7)
!35 = !DILocation(line: 47, column: 20, scope: !7)
!36 = !DILocation(line: 48, column: 27, scope: !7)
!37 = !DILocation(line: 42, column: 20, scope: !7)
!38 = !DILocation(line: 44, column: 20, scope: !7)
!39 = !DILocation(line: 50, column: 20, scope: !7)
!40 = !DILocation(line: 53, column: 20, scope: !7)
!41 = !DILocation(line: 54, column: 31, scope: !7)
!42 = !DILocation(line: 54, column: 36, scope: !7)
!43 = !DILocation(line: 55, column: 20, scope: !7)
!44 = !DILocation(line: 56, column: 31, scope: !7)
!45 = !DILocation(line: 56, column: 36, scope: !7)
!46 = !DILocation(line: 57, column: 20, scope: !7)
!47 = !DILocation(line: 118, column: 15, scope: !48, inlinedAt: !50)
!48 = distinct !DILexicalBlockFile(scope: !7, file: !49, discriminator: 0)
!49 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!50 = !DILocation(line: 59, column: 42, scope: !7)
!51 = !DILocation(line: 121, column: 29, scope: !48, inlinedAt: !50)
!52 = !DILocation(line: 62, column: 25, scope: !7)
!53 = !DILocation(line: 62, column: 37, scope: !7)
!54 = !DILocation(line: 61, column: 35, scope: !7)
!55 = !DILocation(line: 62, column: 4, scope: !7)
