m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD3/VERILOG/AULA53_arbitradores/sim_arbitrer
T_opt
!s110 1750992988
V=dLA8MMn;cJE6emTZF9JL3
04 10 4 work arbiter_tf fast 0
=11-ac675dfda9e9-685e085c-19e-1780
R1
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
varbiter
2D:/RTL_FPGA/SD3/VERILOG/AULA53_arbitradores/arbiter.v
Z4 !s110 1750992983
!i10b 1
!s100 <SXJHIZfjZcI43:iz0g^z0
I5DZFclh0_[cVlKd26N:6b2
R2
w1750991925
8D:/RTL_FPGA/SD3/VERILOG/AULA53_arbitradores/arbiter.v
FD:/RTL_FPGA/SD3/VERILOG/AULA53_arbitradores/arbiter.v
!i122 17
L0 1 37
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1750992983.000000
!s107 D:/RTL_FPGA/SD3/VERILOG/AULA53_arbitradores/arbiter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD3/VERILOG/AULA53_arbitradores/arbiter.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
varbiter_tf
2D:/RTL_FPGA/SD3/VERILOG/AULA53_arbitradores/arbiter_tf.v
R4
!i10b 1
!s100 >ZHVTQg4GAUX8K:X1kQed2
I?PNXDW19?[2n3^]>PkkC`1
R2
w1750992978
8D:/RTL_FPGA/SD3/VERILOG/AULA53_arbitradores/arbiter_tf.v
FD:/RTL_FPGA/SD3/VERILOG/AULA53_arbitradores/arbiter_tf.v
!i122 18
L0 18 71
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD3/VERILOG/AULA53_arbitradores/arbiter_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD3/VERILOG/AULA53_arbitradores/arbiter_tf.v|
!i113 0
R8
R3
