<profile>

<section name = "Vitis HLS Report for 'store_tile_mm'" level="0">
<item name = "Date">Tue Oct 21 03:22:28 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc_U0">entry_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="store_tile_mm_Block_entry23_proc_U0">store_tile_mm_Block_entry23_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="store_tile_mm_Loop_Out_writey_proc_U0">store_tile_mm_Loop_Out_writey_proc, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 50, -</column>
<column name="FIFO">-, -, 792, 536, -</column>
<column name="Instance">-, 0, 434, 859, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="entry_proc_U0">entry_proc, 0, 0, 36, 65, 0</column>
<column name="store_tile_mm_Block_entry23_proc_U0">store_tile_mm_Block_entry23_proc, 0, 0, 29, 90, 0</column>
<column name="store_tile_mm_Loop_Out_writey_proc_U0">store_tile_mm_Loop_Out_writey_proc, 0, 0, 369, 704, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="h0_cast6_loc_i_i_channel_U">0, 99, 0, -, 2, 10, 20</column>
<column name="out_tile_offset_cast_loc_i_i_channel_U">0, 99, 0, -, 2, 64, 128</column>
<column name="p_cast_loc_i_i_channel_U">0, 99, 0, -, 2, 32, 64</column>
<column name="shl_ln333_cast_loc_i_i_channel_U">0, 99, 0, -, 2, 64, 128</column>
<column name="tmp_1_U">0, 99, 0, -, 3, 9, 27</column>
<column name="tmp_2_U">0, 99, 0, -, 2, 9, 18</column>
<column name="tmp_3_U">0, 99, 0, -, 2, 9, 18</column>
<column name="tmp_4_U">0, 99, 0, -, 3, 9, 27</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_h0_cast6_loc_i_i_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_tile_offset_cast_loc_i_i_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_p_cast_loc_i_i_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_shl_ln333_cast_loc_i_i_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="store_tile_mm_Block_entry23_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="store_tile_mm_Block_entry23_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="store_tile_mm_Loop_Out_writey_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_h0_cast6_loc_i_i_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_tile_offset_cast_loc_i_i_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_p_cast_loc_i_i_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_shl_ln333_cast_loc_i_i_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_store_tile_mm_Loop_Out_writey_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_h0_cast6_loc_i_i_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_tile_offset_cast_loc_i_i_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_p_cast_loc_i_i_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_shl_ln333_cast_loc_i_i_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_store_tile_mm_Loop_Out_writey_proc_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_h0_cast6_loc_i_i_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_tile_offset_cast_loc_i_i_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_p_cast_loc_i_i_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_shl_ln333_cast_loc_i_i_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_store_tile_mm_Loop_Out_writey_proc_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="phase_dout">in, 1, ap_fifo, phase, pointer</column>
<column name="phase_empty_n">in, 1, ap_fifo, phase, pointer</column>
<column name="phase_read">out, 1, ap_fifo, phase, pointer</column>
<column name="m_axi_gmem_out_AWVALID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWREADY">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWADDR">out, 64, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWLEN">out, 32, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWSIZE">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWBURST">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWLOCK">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWCACHE">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWPROT">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWQOS">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWREGION">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWUSER">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WVALID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WREADY">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WDATA">out, 32, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WSTRB">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WLAST">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WUSER">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARVALID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARREADY">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARADDR">out, 64, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARLEN">out, 32, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARSIZE">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARBURST">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARLOCK">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARCACHE">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARPROT">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARQOS">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARREGION">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARUSER">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RVALID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RREADY">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RDATA">in, 32, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RLAST">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RFIFONUM">in, 9, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RUSER">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RRESP">in, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BVALID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BREADY">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BRESP">in, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BUSER">in, 1, m_axi, gmem_out, pointer</column>
<column name="output_ftmap_dout">in, 64, ap_fifo, output_ftmap, pointer</column>
<column name="output_ftmap_empty_n">in, 1, ap_fifo, output_ftmap, pointer</column>
<column name="output_ftmap_read">out, 1, ap_fifo, output_ftmap, pointer</column>
<column name="h0_dout">in, 9, ap_fifo, h0, pointer</column>
<column name="h0_empty_n">in, 1, ap_fifo, h0, pointer</column>
<column name="h0_read">out, 1, ap_fifo, h0, pointer</column>
<column name="w0_dout">in, 8, ap_fifo, w0, pointer</column>
<column name="w0_empty_n">in, 1, ap_fifo, w0, pointer</column>
<column name="w0_read">out, 1, ap_fifo, w0, pointer</column>
<column name="outbuf_address0">out, 9, ap_memory, outbuf, array</column>
<column name="outbuf_ce0">out, 1, ap_memory, outbuf, array</column>
<column name="outbuf_d0">out, 32, ap_memory, outbuf, array</column>
<column name="outbuf_q0">in, 32, ap_memory, outbuf, array</column>
<column name="outbuf_we0">out, 1, ap_memory, outbuf, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, store_tile_mm, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, store_tile_mm, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, store_tile_mm, return value</column>
<column name="outbuf_empty_n">in, 1, ap_ctrl_hs, store_tile_mm, return value</column>
<column name="outbuf_read">out, 1, ap_ctrl_hs, store_tile_mm, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, store_tile_mm, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, store_tile_mm, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, store_tile_mm, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, store_tile_mm, return value</column>
</table>
</item>
</section>
</profile>
