
5. Printing statistics.

=== $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0 ===

   Number of wires:                  6
   Number of wire bits:             55
   Number of public wires:           6
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     myproject_mul_16s_10ns_26_2_0_MulnS_4      1

=== $paramod$550c09fdea8284353e3c76802c597bf3d4e95998\myproject_mul_16s_8ns_24_2_0 ===

   Number of wires:                  6
   Number of wire bits:             51
   Number of public wires:           6
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     myproject_mul_16s_8ns_24_2_0_MulnS_5      1

=== $paramod$7f0a320bc5e26b892d2fafdb055ed84c02c7ec6b\myproject_mul_16s_11ns_26_2_0 ===

   Number of wires:                  6
   Number of wire bits:             56
   Number of public wires:           6
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     myproject_mul_16s_11ns_26_2_0_MulnS_1      1

=== $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0 ===

   Number of wires:                  6
   Number of wire bits:             53
   Number of public wires:           6
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     myproject_mul_16s_9ns_25_2_0_MulnS_3      1

=== myproject_mul_16s_10ns_26_2_0_MulnS_4 ===

   Number of wires:                  6
   Number of wire bits:             80
   Number of public wires:           6
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe_26                        1
     $mul_26                         1

=== myproject_mul_16s_11ns_26_2_0_MulnS_1 ===

   Number of wires:                  6
   Number of wire bits:             81
   Number of public wires:           6
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe_26                        1
     $mul_26                         1

=== myproject_mul_16s_8ns_24_2_0_MulnS_5 ===

   Number of wires:                  6
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe_24                        1
     $mul_24                         1

=== myproject_mul_16s_9ns_25_2_0_MulnS_3 ===

   Number of wires:                  6
   Number of wire bits:             77
   Number of public wires:           6
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe_25                        1
     $mul_25                         1

=== normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 ===

   Number of wires:                311
   Number of wire bits:           4505
   Number of public wires:         311
   Number of public wire bits:    4505
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                195
     $add_15                         1
     $add_16                        31
     $dff_1                          1
     $dff_16                        32
     $dffe_14                        1
     $dffe_15                       10
     $dffe_16                       54
     $mux_1                          1
     $mux_16                        32
     $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0     19
     $paramod$550c09fdea8284353e3c76802c597bf3d4e95998\myproject_mul_16s_8ns_24_2_0      1
     $paramod$7f0a320bc5e26b892d2fafdb055ed84c02c7ec6b\myproject_mul_16s_11ns_26_2_0      3
     $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0      8
     $sub_25                         1

=== design hierarchy ===

   normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2      1
     $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0     19
       myproject_mul_16s_10ns_26_2_0_MulnS_4      1
     $paramod$550c09fdea8284353e3c76802c597bf3d4e95998\myproject_mul_16s_8ns_24_2_0      1
       myproject_mul_16s_8ns_24_2_0_MulnS_5      1
     $paramod$7f0a320bc5e26b892d2fafdb055ed84c02c7ec6b\myproject_mul_16s_11ns_26_2_0      3
       myproject_mul_16s_11ns_26_2_0_MulnS_1      1
     $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0      8
       myproject_mul_16s_9ns_25_2_0_MulnS_3      1

   Number of wires:                683
   Number of wire bits:           8646
   Number of public wires:         683
   Number of public wire bits:    8646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                226
     $add_15                         1
     $add_16                        31
     $dff_1                          1
     $dff_16                        32
     $dffe_14                        1
     $dffe_15                       10
     $dffe_16                       54
     $dffe_24                        1
     $dffe_25                        8
     $dffe_26                       22
     $mul_24                         1
     $mul_25                         8
     $mul_26                        22
     $mux_1                          1
     $mux_16                        32
     $sub_25                         1

