{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635445458226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635445458226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 15:24:18 2021 " "Processing started: Thu Oct 28 15:24:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635445458226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1635445458226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula15 -c Aula15 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula15 -c Aula15 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1635445458226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1635445458664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1635445458664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula15-arquitetura " "Found design unit 1: Aula15-arquitetura" {  } { { "Aula15.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/Aula15.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula15 " "Found entity 1: Aula15" {  } { { "Aula15.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/Aula15.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635445467876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_PC-comportamento " "Found design unit 1: registradorGenerico_PC-comportamento" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/registradorGenerico_PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467877 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_PC " "Found entity 1: registradorGenerico_PC" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/registradorGenerico_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635445467877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467879 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635445467879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467881 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635445467881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467882 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635445467882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467884 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635445467884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-rtl " "Found design unit 1: RAMMIPS-rtl" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467885 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635445467885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch " "Found design unit 1: UnidadeControle-arch" {  } { { "UnidadeControle.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/UnidadeControle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467887 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/UnidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635445467887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467888 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635445467888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodbinario_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodbinario_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodBinario_7Seg-comportamento " "Found design unit 1: DecodBinario_7Seg-comportamento" {  } { { "DecodBinario_7Seg.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/DecodBinario_7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467890 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodBinario_7Seg " "Found entity 1: DecodBinario_7Seg" {  } { { "DecodBinario_7Seg.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/DecodBinario_7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635445467890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467891 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467891 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635445467891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635445467891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula15 " "Elaborating entity \"Aula15\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1635445467924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "Aula15.vhd" "detectorSub0" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/Aula15.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635445468021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_PC registradorGenerico_PC:PC " "Elaborating entity \"registradorGenerico_PC\" for hierarchy \"registradorGenerico_PC:PC\"" {  } { { "Aula15.vhd" "PC" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/Aula15.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635445468037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR\"" {  } { { "Aula15.vhd" "SOMADOR" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/Aula15.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635445468047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:MEMORIA_INSTRUCAO " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:MEMORIA_INSTRUCAO\"" {  } { { "Aula15.vhd" "MEMORIA_INSTRUCAO" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/Aula15.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635445468061 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1635445468067 "|Aula15|ROMMIPS:MEMORIA_INSTRUCAO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_BR " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_BR\"" {  } { { "Aula15.vhd" "MUX_BR" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/Aula15.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635445468082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BANCO_REGISTRADORES " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BANCO_REGISTRADORES\"" {  } { { "Aula15.vhd" "BANCO_REGISTRADORES" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/Aula15.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635445468090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_ENTRADA_ULA " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_ENTRADA_ULA\"" {  } { { "Aula15.vhd" "MUX_ENTRADA_ULA" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/Aula15.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635445468104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "Aula15.vhd" "ULA" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/Aula15.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635445468113 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULASomaSub.vhd(24) " "VHDL warning at ULASomaSub.vhd(24): comparison between unequal length operands always returns FALSE" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/ULASomaSub.vhd" 24 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1635445468114 "|Aula15|ULASomaSub:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:UNIDADE_DE_CONTROLE " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:UNIDADE_DE_CONTROLE\"" {  } { { "Aula15.vhd" "UNIDADE_DE_CONTROLE" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/Aula15.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635445468123 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00000000\" 8 9 UnidadeControle.vhd(14) " "VHDL Expression error at UnidadeControle.vhd(14): expression \"\"00000000\"\" has 8 elements ; expected 9 elements." {  } { { "UnidadeControle.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/UnidadeControle.vhd" 14 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1635445468123 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01011010\" 8 9 UnidadeControle.vhd(15) " "VHDL Expression error at UnidadeControle.vhd(15): expression \"\"01011010\"\" has 8 elements ; expected 9 elements." {  } { { "UnidadeControle.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/UnidadeControle.vhd" 15 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1635445468124 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00110001\" 8 9 UnidadeControle.vhd(16) " "VHDL Expression error at UnidadeControle.vhd(16): expression \"\"00110001\"\" has 8 elements ; expected 9 elements." {  } { { "UnidadeControle.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/UnidadeControle.vhd" 16 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1635445468124 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00000100\" 8 9 UnidadeControle.vhd(17) " "VHDL Expression error at UnidadeControle.vhd(17): expression \"\"00000100\"\" has 8 elements ; expected 9 elements." {  } { { "UnidadeControle.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/UnidadeControle.vhd" 17 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1635445468124 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00000000\" 8 9 UnidadeControle.vhd(18) " "VHDL Expression error at UnidadeControle.vhd(18): expression \"\"00000000\"\" has 8 elements ; expected 9 elements." {  } { { "UnidadeControle.vhd" "" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/UnidadeControle.vhd" 18 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1635445468124 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "UnidadeControle:UNIDADE_DE_CONTROLE " "Can't elaborate user hierarchy \"UnidadeControle:UNIDADE_DE_CONTROLE\"" {  } { { "Aula15.vhd" "UNIDADE_DE_CONTROLE" { Text "C:/DesComp/DesignComp-Projeto2/Aula15/Aula15.vhd" 134 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1635445468124 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 6 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635445468207 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 28 15:24:28 2021 " "Processing ended: Thu Oct 28 15:24:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635445468207 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635445468207 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635445468207 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1635445468207 ""}
