# Reading /u/tool0/digital/modelsim/modeltech/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 6.5c Aug 27 2009 Linux 2.6.32-431.3.1.el6.x86_64
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do {g729_encoder_verilog_test_cosim_cw.tcl} 
# Connected to Xilinx System Generator Block ModelSim 
# sock16
# 0
# 0
# sec
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module dwn_sampler
# 
# Top level modules:
# 	dwn_sampler
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Loading package vcomponents
# -- Loading package conv_pkg
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Compiling entity g729_encoder_verilog_test_cosim
# -- Compiling architecture structural of g729_encoder_verilog_test_cosim
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Compiling entity xlcosim_fli_controller
# -- Compiling architecture only of xlcosim_fli_controller
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Compiling entity g729_encoder_verilog_test_cosim_clk_drvr
# -- Compiling architecture behavioral of g729_encoder_verilog_test_cosim_clk_drvr
# -- Compiling entity g729_encoder_verilog_test_cosim_cw
# -- Compiling architecture structural of g729_encoder_verilog_test_cosim_cw
# -- Loading entity g729_encoder_verilog_test_cosim
# -- Loading entity g729_encoder_verilog_test_cosim_clk_drvr
# vsim -L UNISIMS_VER -L XILINXCORELIB_VER -t ps work.g729_encoder_verilog_test_cosim_cw work.glbl 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.g729_encoder_verilog_test_cosim_cw(structural)#1
# Loading work.glbl(fast)
# Loading work.g729_encoder_verilog_test_cosim(structural)#1
# Loading work.dwn_sampler(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'dwn_sampler' does not have a `timescale directive in effect, but previous modules do.
#         Region: /g729_encoder_verilog_test_cosim_cw/g729_encoder_verilog_test/down_sampler
# Loading work.g729_encoder_verilog_test_cosim_clk_drvr(behavioral)#1
# Loading work.xlcosim_fli_controller(only)#1
# Loading /home/aruls/tools/Xilinx/14.7/ISE_DS/ISE/sysgen/lib/lin64/libMTIFLIcontroller.so
# The System Generator simulation has terminated.
# The System Generator co-simulation interface will now pause (but not terminate)
# the ModelSim simulation so as to allow inspection of the design state.
# simstats: 
# Simulation halt requested by foreign interface.
# Simulation Breakpoint: Simulation halt requested by foreign interface.
# MACRO ./g729_encoder_verilog_test_cosim_cw.tcl PAUSED at line 161
