{
    "cSpell.ignoreRegExpList": [
        "@[[a-zA-Z0-9_]+]", // Skip [@citations]
        "`[a-zA-Z0-9_]+`", // Skip literals between backticks, e.g. `Foo.Bar`
        "/^\\s*```[\\s\\S]*?^\\s*```/gm", // Skip code-blocks between ``` and ```
        "{chap:[a-zA-Z0-9]+}", // Skip chapter identifiers {chap:whatever}
        "{section:[a-zA-Z0-9]+}", // Skip section identifiers {section:whatever}
        "{fig:[a-zA-Z0-9_-]+}", // Skip figure identifiers {fig:whatever}
        "![[a-zA-Z0-9_-]+]" // Skip figure labels `![whatever](/path/to/figure)`
    ],
    "cSpell.words": [
        "Ahmdal",
        "analogpnr",
        "ASIC",
        "autocite",
        "autoref",
        "BWRC",
        "cascode",
        "cascodes",
        "CMOS",
        "combinational",
        "DARPA's",
        "datacenter",
        "datapaths",
        "datasheet",
        "datatypes",
        "debuggable",
        "dvbe",
        "embedability",
        "fab",
        "fabricatable",
        "fabs",
        "FGPA",
        "FIRRTL",
        "floorplanning",
        "fritchman",
        "fritchmancim",
        "Gdsfactory",
        "GDSII",
        "gdspy",
        "gdstk",
        "hashable",
        "hdl21schematicimporter",
        "impactfully",
        "importlib",
        "incentivized",
        "includesvg",
        "Inkscape",
        "INV",
        "Kirchoff",
        "LAYGO",
        "libname",
        "linewidth",
        "microlectronics",
        "Migen",
        "namespacing",
        "NAND",
        "netlist",
        "netlists",
        "Neumann",
        "newpage",
        "NGSPICE",
        "nMigen",
        "NMOS",
        "NOR",
        "oneof",
        "opendb",
        "openroad",
        "osci",
        "overridable",
        "paramclass",
        "PHIDL",
        "PMOS",
        "polysilicon",
        "propname",
        "proto",
        "protobuf",
        "RDBMS",
        "renderable",
        "RRAM",
        "runtimes",
        "SERDES",
        "setattr",
        "setkeys",
        "skillsets",
        "sourcers",
        "stdcell",
        "struct",
        "structs",
        "subcircuits",
        "subckt",
        "subcomponent",
        "subcomponents",
        "subproblems",
        "testbench",
        "testbenches",
        "tetris",
        "unfabricatable",
        "unhashable",
        "verilog",
        "VHDL",
        "VLSI",
        "VLSIR",
        "wireline"
    ]
}