// Seed: 2995215766
module module_0 #(
    parameter id_1 = 32'd84
) ();
  wire _id_1 = id_1;
  supply1 [1 : id_1] id_2 = 1'd0;
  logic id_3;
  ;
  assign id_2 = 1;
endmodule
module module_1 (
    inout logic id_0,
    input tri0 id_1,
    input supply0 id_2
);
  always @(posedge 1, posedge -1) id_0 = -1'b0;
  module_0 modCall_1 ();
  wire [1 : -1 'b0] id_4;
  wire id_5;
  assign id_5 = -1;
  always @(posedge -1 or posedge -1) disable id_6;
endmodule
