module TopLevel (SW, LEDR);
 input [9:0] SW;
 output [9:0] LEDR;
 not (LEDR[0], LEDR[1], LEDR[2], SW[0]);
endmodule
