#IPName : bd_f29c_MC0_ddrc_0 PHYS_NAME : DDRMC_X0Y0
set_property pcsr_lock 00000001 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_0_ing 04534101 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_0_egr 00473610 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_1_ing 00432101 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_1_egr 00043210 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_2_ing 00432101 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_2_egr 00043210 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_3_ing 00432101 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_3_egr 00043210 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property dc_cmd_credits 000002a8 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec4 30c30c30 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec5 15513491 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec6 1a6585d6 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec7 1f79d71b [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec8 03c30c20 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec9 09207144 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec10 0f34c2ca [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec11 00c0e190 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu0_port 00000100 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu1_port 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu2_port 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu3_port 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_0_r_egr 01010100 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_0_w_egr 00010100 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_1_r_egr 01010100 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_1_w_egr 00010100 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_2_r_egr 01010100 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_2_w_egr 00010100 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_3_r_egr 01010100 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_nsu_3_w_egr 00010100 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_rd_drr_tkn_p0 00ff0404 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_wr_drr_tkn_p0 0000ff04 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_rd_drr_tkn_p1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_wr_drr_tkn_p1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_rd_drr_tkn_p2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_wr_drr_tkn_p2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_rd_drr_tkn_p3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_wr_drr_tkn_p3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_qos0 001e01e0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_qos1 0ff00804 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_qos2 0003fc02 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_qos_timeout0 00421084 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_qos_timeout1 bbbbbbbb [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_qos_timeout2 000000bb [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_rate_ctrl_scale 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p0_llr_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p0_isr_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p0_ber_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p0_isw_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p0_bew_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p1_llr_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p1_isr_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p1_ber_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p1_isw_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p1_bew_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p2_llr_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p2_isr_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p2_ber_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p2_isw_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p2_bew_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p3_llr_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p3_isr_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p3_ber_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p3_isw_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_p3_bew_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_cmdq_ctrl0 01ffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_cmdq_ctrl1 01084210 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_cmdq_llr_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_cmdq_isr_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_cmdq_ber_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_cmdq_isw_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_cmdq_bew_rate_ctrl 003ffc0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_qos_rate_ctrl_scale 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property exmon_clr_exe 00000100 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ub_clk_mux 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property perf_mon_timebase_scale 000bdef7 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_mon_ctl_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_mon_ctl_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_filter_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_filter_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_filter_en_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_mon_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_mon_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_mon_0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_mon_ctl_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_mon_ctl_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_filter_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_filter_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_filter_en_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_mon_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_mon_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_perf_mon_1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_mon_ctl_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_mon_ctl_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_filter_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_filter_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_filter_en_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_mon_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_mon_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_mon_0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_mon_ctl_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_mon_ctl_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_filter_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_filter_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_filter_en_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_mon_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_mon_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_perf_mon_1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_mon_ctl_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_mon_ctl_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_filter_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_filter_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_filter_en_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_mon_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_mon_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_mon_0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_mon_ctl_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_mon_ctl_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_filter_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_filter_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_filter_en_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_mon_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_mon_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_perf_mon_1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_mon_ctl_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_mon_ctl_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_filter_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_filter_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_filter_en_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_mon_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_mon_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_mon_0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_mon_ctl_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_mon_ctl_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_filter_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_filter_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_filter_en_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_mon_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_mon_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_perf_mon_1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_log0_en 00001fff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_log1_en 0107e000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_log0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_log0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_log0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_log0_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_log0_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_log1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_log1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_log1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_log1_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_log1_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_log0_en 00001fff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_log1_en 0107e000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_log0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_log0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_log0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_log0_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_log0_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_log1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_log1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_log1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_log1_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_log1_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_log0_en 00001fff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_log1_en 0107e000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_log0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_log0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_log0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_log0_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_log0_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_log1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_log1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_log1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_log1_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_log1_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_log0_en 00001fff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_log1_en 0107e000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_log0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_log0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_log0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_log0_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_log0_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_log1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_log1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_log1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_log1_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_log1_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu0_err_ctrl 00003000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu1_err_ctrl 00003000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu2_err_ctrl 00003000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property nsu3_err_ctrl 00003000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ecc_err_inj_nsu0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ecc_err_inj_nsu1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ecc_err_inj_nsu2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ecc_err_inj_nsu3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ila_mux_n17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property na_err_ctrl_0 10000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property na_err_ctrl_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property na_err_ctrl_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property reg_adec15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property add_par_err_inj_adec 0003c000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property adec_add_par_err_log0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property adec_add_par_err_log1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property adec_add_par_err_log0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property adec_add_par_err_log1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property REG_DBG_MUX_SEL 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property REG_DBG_DATA_SEL 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property REG_DBG_TRIG_MVAL_L 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property REG_DBG_TRIG_MVAL_U 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property REG_DBG_TRIG_MASK_L 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property REG_DBG_TRIG_MASK_U 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property ddrmc_clk_mux 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_ctrl 0000000b [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_err_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_err_add_lo0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_err_add_hi0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_err_axi_id 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_lock 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config0 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config1 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config2 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config3 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config4 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config5 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config6 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config7 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config8 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config9 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config10 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config11 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config12 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config13 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config14 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_lo15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_start_hi15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_lo15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_end_hi15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_master15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property xmpu_config15 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.pcsr_lock 00000001 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.DDRMC_ECO 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.DDRMC_ISR 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.DDRMC_ITR 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.DDRMC_IMR0 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.DDRMC_IER0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.DDRMC_IDR0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.DDRMC_IMR1 7fffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.DDRMC_IER1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.DDRMC_IDR1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.DDRMC_IOR 00000002 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_safe_config0 1a410404 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_safe_config1 40c20308 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_safe_config2 4182c38e [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_safe_config3 01018818 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_safe_config4 24006166 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_safe_config6 00c830c0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_safe_config7 00040228 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_safe_config8 00000081 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_retry_0 0b96704e [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_retry_1 0c068100 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_ref_1 05100080 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_ref_3 00009002 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_com_3 00014288 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_mrs_0 002006d8 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_mrs_1 92000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_mrs_7 00000028 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_scrub0 ff001550 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_txn_config 00010500 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_wr_config 05000500 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_rd_config 1001001e [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_pt_config 00000401 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_dram_arb 00000910 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_config0 00401210 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_pinout 00000011 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_config3 00010000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_config4 00139806 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd_valid 0000000b [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd0 09c4001f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd1 186a005f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd2 0004807f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd3 00001068 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd4 00001068 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd5 00001068 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd6 00001068 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd7 00001068 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd8 00001068 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd9 00003068 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd10 0008006e [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd18 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd19 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd20 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd21 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd22 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd23 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd24 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd25 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd26 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd27 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd28 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd29 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd30 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd31 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd_set 0000007f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr3 03000020 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr4 0600101c [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr5 05000400 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr6 04000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr7 020000e8 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr8 01000301 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr9 00000d50 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr10 00000400 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr18 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr19 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr20 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr21 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr22 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr23 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr24 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr25 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr26 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr27 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr28 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr29 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr30 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr31 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_nib_chan 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_data_nib_chan 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl0 00000001 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl1 00000001 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl3 00000010 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl4 00000010 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl5 00000010 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl6 00000010 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl7 00000010 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl8 00000010 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl9 00000010 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl10 00000010 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl18 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl19 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl20 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl21 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl22 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl23 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl24 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl25 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl26 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl27 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl28 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl29 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl30 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl31 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl32 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl33 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl34 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl35 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl36 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl37 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl38 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl39 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl40 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl41 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl42 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl43 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl44 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl45 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl46 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl47 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl48 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl49 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl50 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl51 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl52 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl53 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl54 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl55 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl56 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl57 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl58 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl59 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl60 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl61 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl62 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl63 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl64 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl65 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl66 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl67 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl68 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl69 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl70 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl71 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl72 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl73 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl74 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl75 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl76 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl77 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl78 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl79 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl80 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl81 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl82 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl83 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl84 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl85 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl86 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl87 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl88 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl89 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl90 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl91 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl92 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl93 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl94 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl95 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl96 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl97 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl98 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cntrl99 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd32 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd33 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd34 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd35 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd36 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd37 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd38 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd39 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd40 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd41 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd42 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd43 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd44 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd45 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd46 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd47 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd48 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd49 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd50 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd51 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd52 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd53 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd54 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd55 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd56 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd57 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd58 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd59 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd60 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd61 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd62 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd63 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd64 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd65 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd66 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd67 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd68 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd69 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd70 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd71 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd72 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd73 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd74 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd75 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd76 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd77 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd78 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd79 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd80 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd81 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd82 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd83 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd84 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd85 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd86 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd87 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd88 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd89 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd90 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd91 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd92 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd93 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd94 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd95 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd96 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd97 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd98 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_cmd99 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr32 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr33 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr34 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr35 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr36 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr37 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr38 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr39 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr40 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr41 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr42 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr43 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr44 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr45 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr46 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr47 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr48 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr49 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr50 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr51 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr52 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr53 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr54 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr55 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr56 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr57 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr58 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr59 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr60 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr61 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr62 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr63 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr64 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr65 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr66 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr67 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr68 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr69 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr70 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr71 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr72 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr73 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr74 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr75 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr76 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr77 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr78 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr79 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr80 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr81 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr82 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr83 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr84 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr85 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr86 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr87 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr88 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr89 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr90 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr91 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr92 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr93 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr94 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr95 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr96 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr97 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr98 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_addr99 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ram_setting_rf2phs 00000012 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ram_setting_srsphd 0000000a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ram_setting_rfsphd 0000000a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.txnq_rd_priority 01142840 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.txnq_wr_priority 01142840 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_config 0000f0f0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_safe_config5 04101016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_ref_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_ref_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_com_1 00020000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_com_2 000000aa [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_mrs_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_scrub1 ff003e80 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_scrub8 00000002 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_scrub9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_config1 00000002 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_config2 00007d01 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cal_mode 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden0 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden1 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden2 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden3 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden4 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden5 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden6 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden7 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden8 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden9 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden10 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden11 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden12 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden13 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden14 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden15 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden16 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden17 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden18 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden19 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden20 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden21 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden22 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden23 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden24 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden25 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rden26 00000016 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.fifo_rden 0000000f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dbg_trigger 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cal_cs_ch 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rank_read_override 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_mode 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_cmd_default 0000007f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_default 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_ba_default 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_bg_default 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_cbit_default 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_cmd_por 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_default 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dqs_default 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_ck_cal 0000f0f0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_config 3b7f8084 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_config2 00bf8080 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array0 00000001 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array1 00000002 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array2 00000003 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array3 00000004 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array4 00000005 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array5 00000006 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array6 00000001 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array7 00000002 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array8 00000003 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array9 00000004 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array10 00000005 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array11 00000006 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array12 00000003 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array13 00000004 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array14 00000005 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array15 00000007 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array16 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array17 00000009 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array18 0000000a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array19 0000000c [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array20 0000000d [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array21 0000000e [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_burst_array22 0000001e [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_config 00008244 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_config2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_cnt 00020004 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_oe_all_nib 00000410 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_wrdata_all_nib 00000410 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_oe 00000102 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_pmi_config 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_read_offset 00000895 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_write_dm_dbi 00000001 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_read_dbi 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.default_pattern 000000a5 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.t_txbit 00000001 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_seed0 00000001 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_seed1 00000002 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_seed2 00000004 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_seed3 00000008 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_seed4 00000010 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_seed5 00000020 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_seed6 00000040 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_seed7 00000080 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_seed8 00000100 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern0 0000aaaa [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern1 0000cccc [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern2 0000cccc [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern3 0000e3e3 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern4 00008e8e [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern5 00003838 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern6 0000f0f0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern7 0000f0f0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern8 0000f0f0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern9 0000f0f0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern10 0000f8f8 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern11 00003e3e [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern12 00000f0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern13 00008383 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern14 0000e0e0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern15 0000fcfc [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern16 00000f0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern17 0000c0c0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern18 0000fcfc [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern19 00000f0f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern20 0000c0c0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern21 0000aa55 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern22 0000cc33 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern23 0000cc33 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern24 0000e31c [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern25 0000fe71 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern26 000038c7 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern27 0000f00f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern28 0000f00f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern29 0000f00f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern30 0000f00f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern31 0000f807 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern32 00003ec1 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern33 00000ff0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern34 0000837c [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern35 0000e01f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern36 0000fc03 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern37 00000ff0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern38 0000c03f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern39 0000fc03 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern40 00000ff0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern41 0000c03f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern42 0000b457 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern43 0000b46f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern44 0000b4c0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern45 0000a284 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern46 00008a31 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern47 00002847 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern48 0000a225 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern49 0000af9a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern50 0000507a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern51 0000af95 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern52 000050db [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern53 0000aff0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern54 0000a821 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern55 00002a8a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern56 00000a25 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern57 0000829a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern58 0000a07a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern59 0000a8bf [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern60 00002a57 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern61 0000ab6f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern62 0000f5c0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern63 00004084 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern64 0000ab31 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern65 0000f547 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern66 00004025 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern67 0000ab9a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern68 0000f57a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern69 0000aa95 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern70 000002db [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern71 0000a8f0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern72 00000a21 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern73 0000a08a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern74 00002a25 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern75 0000809a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern76 0000aa7a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern77 000002bf [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern78 0000aa57 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern79 0000ff6f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern80 000055c0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern81 00000084 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern82 0000aa31 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern83 0000ff47 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern84 00005525 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern85 0000009a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern86 0000aa7a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern87 0000ff95 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern88 0000aadb [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern89 000080f0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern90 00002a21 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern91 0000a08a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern92 00000a25 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern93 0000a89a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern94 0000027a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern95 0000aabf [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern96 00000057 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern97 0000aa6f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern98 000080c0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern99 00002a84 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern100 0000aa31 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern101 0000bf47 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern102 0000f525 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern103 0000549a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern104 0000007a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern105 0000aa95 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern106 0000bfdb [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern107 0000f5f0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern108 00005421 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern109 0000008a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern110 0000aa25 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern111 0000bf9a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern112 0000f57a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern113 0000aabf [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern114 0000a057 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern115 0000026f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern116 0000aac0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern117 00008084 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern118 00000a31 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern119 0000aa47 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern120 00000025 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern121 00002a9a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern122 0000a87a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern123 00000095 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern124 0000aadb [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern125 0000a0f0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern126 00000221 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern127 00005757 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern128 00006f6f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern129 0000c0c0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern130 00008684 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern131 00002831 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern132 0000e447 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern133 0000b325 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern134 00004f9b [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern135 0000b555 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern136 0000b555 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern137 00008798 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern138 0000e31c [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern139 00000af5 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern140 0000d42b [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern141 000048b7 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern142 00001fe0 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern143 0000bc43 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern144 00008f14 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern145 0000b44b [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern146 0000cb34 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern147 00000af5 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern148 00008000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern149 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern150 00005555 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern151 00005555 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern152 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern153 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern154 0000552a [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern155 000055aa [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_pattern156 00000080 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rank_write_override 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_config3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.clk_gate 0007fff7 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_dqs 0000005f [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.arbiter_config 00000001 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_com_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_com_4 00000001 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_mrs_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_mrs_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_mrs_5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_mrs_6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_scrub2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_scrub3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_scrub4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_scrub5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_scrub6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.reg_scrub7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_queue_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.t_txbit_pwr_save 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_dyn_rank 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib18 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib19 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib20 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib21 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib22 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib23 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib24 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib25 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_oe_nib26 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cal_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_type 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_cmd_timing 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_cmd_slot 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_cs_bits 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_cke_bits 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_cnt 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_a_dly 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_b_dly 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_a_dly 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_c_dly 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_a_dly 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_clr 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl8_nibble17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_expected_pat 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_cmd 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_cntrl 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_early_cnt 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_late_cnt 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_addr 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_ba 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_bg 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_cbit 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_rank 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_dq_early 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_dq_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_dq_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_dq_late 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_dqs_early 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_dqs_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_dqs_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_dqs_late 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_dm_early 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_dm_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_dm_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_a_dm_late 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_cmd 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_cntrl 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_early_cnt 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_late_cnt 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_addr 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_ba 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_bg 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_cbit 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_rank 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_dq_early 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_dq_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_dq_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_dq_late 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_dqs_early 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_dqs_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_dqs_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_dqs_late 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_dm_early 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_dm_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_dm_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_b_dm_late 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_cmd 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_cntrl 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_early_cnt 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_late_cnt 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_addr 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_ba 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_bg 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_cbit 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_rank 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_dq_early 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_dq_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_dq_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_dq_late 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_dqs_early 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_dqs_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_dqs_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_dqs_late 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_dm_early 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_dm_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_dm_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_c_dm_late 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_data_capture 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_start 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_init_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd_set 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_addr15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd_start 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cmd_cnt 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble18 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_cs_cal 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_we_cal 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_cas_cal 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_ras_cal 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_act_cal 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_cke_cal 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_addr_cal17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_ba_cal0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_ba_cal1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_bg_cal0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_bg_cal1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_pattern0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_pattern1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_pattern2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_pattern3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_pattern4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_pattern5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_pattern6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_pattern7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_pattern8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_pattern9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dqs_pattern0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dqs_pattern1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dm_pattern0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dm_pattern1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_dq_nibble_sel 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_clear 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_config 00000001 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_rise_err_per 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_fall_err_per 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_nibble_err 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_byte_err 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_perbit_err_nibble17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_data_stable_nibble0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_data_stable_nibble1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_rise_err_per_bit0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_rise_err_per_bit1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_rise_err_per_bit2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_fall_err_per_bit0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_fall_err_per_bit1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_fall_err_per_bit2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_err_per_bit0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_err_per_bit1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_err_per_bit2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_data_nib17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccw0_flip_control 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccw0_flip0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccw0_flip1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccw0_flip2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccw1_flip_control 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccw1_flip0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccw1_flip1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccw1_flip2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_corr_err_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_corr_err_add_lo 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_corr_err_add_hi 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_corr_err_data_lo 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_corr_err_data_hi 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_corr_err_data_par 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_uncorr_err_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_uncorr_err_add_lo 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_uncorr_err_add_hi 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_uncorr_err_data_lo 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_uncorr_err_data_hi 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_uncorr_err_data_par 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_parity_flip_2na 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr0_parity_flip_2eccr 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_corr_err_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_corr_err_add_lo 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_corr_err_add_hi 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_corr_err_data_lo 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_corr_err_data_hi 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_corr_err_data_par 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_uncorr_err_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_uncorr_err_add_lo 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_uncorr_err_add_hi 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_uncorr_err_data_lo 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_uncorr_err_data_hi 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_uncorr_err_data_par 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_parity_flip_2na 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.eccr1_parity_flip_2eccr 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.cplx_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.prbs_start 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_lp4_ca_cal_mode 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_lp4_write_nib_mask 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_lp4_read_nib_mask 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.xpi_map_bitslip 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_side_cntrl15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.par_err_inj_eccr 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.par_err_inj_dbuf 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch0_nibble17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.mrs_ch1_nibble17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.gt_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.add_par_err_inj 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_config 000007f8 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_capture_data 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_cntrl 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger0 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger1 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger2 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger3 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger4 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger5 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger6 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger7 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger8 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger9 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger10 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger11 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger12 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger13 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger14 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger15 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger16 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger17 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger18 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger19 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger20 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger21 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger22 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger23 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger24 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger25 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger26 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger27 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger28 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger29 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger30 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger31 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger32 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger33 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger34 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger35 ffffffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_trigger36 000000ff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_read_cntrl 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_read0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_read1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_read2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_read3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_cross_trig 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_start 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_status_cnt 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.write_data_bitslip 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.first_error_capture 0000ffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_capture 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.bl16_nibble17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.error_cnt_nibble17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_par_err_en 00aaffff [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_add_par_err_log0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_add_par_err_log1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_add_par_err_log0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_add_par_err_log1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_dbuf_data_par_err_log0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_dbuf_data_par_err_log1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_dbuf_data_par_err_log0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_dbuf_data_par_err_log1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_eccw_data_par_err_log0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_eccw_data_par_err_log0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_eccr_data_par_err_log0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc_eccr_data_par_err_log0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc0_perf_mon 0000003e [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc0_perf_mon_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc0_perf_mon_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc0_perf_mon_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc0_perf_mon_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc0_perf_mon_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc0_perf_mon_5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc0_perf_mon_6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc0_perf_mon_7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc0_perf_mon_8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc1_perf_mon 0000003e [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc1_perf_mon_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc1_perf_mon_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc1_perf_mon_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc1_perf_mon_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc1_perf_mon_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc1_perf_mon_5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc1_perf_mon_6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc1_perf_mon_7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.dc1_perf_mon_8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_gt_status0_stable 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.compare_gt_status1_stable 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.first_error_capture_addr 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_0_17 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_3 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_4 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_5 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_6 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_7 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_8 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_9 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_10 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_11 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_12 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_13 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_14 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_15 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_d_1_16 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ila_mux_misc 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.nocdbg 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ddrmc_clk_cnt 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.ddrmc_clk_cnt_status 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.phy_rank_write_override_dyn 00014000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr18_ch0_rank0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr18_ch0_rank0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr18_ch0_rank0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr18_ch0_rank1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr18_ch0_rank1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr18_ch0_rank1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr18_ch1_rank0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr18_ch1_rank0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr18_ch1_rank0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr18_ch1_rank1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr18_ch1_rank1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr18_ch1_rank1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr19_ch0_rank0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr19_ch0_rank0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr19_ch0_rank0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr19_ch0_rank1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr19_ch0_rank1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr19_ch0_rank1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr19_ch1_rank0_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr19_ch1_rank0_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr19_ch1_rank0_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr19_ch1_rank1_0 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr19_ch1_rank1_1 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.osci_read_mr19_ch1_rank1_2 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
set_property main.seq_3ds 00000000 [get_cells axi_noc_0/inst/MC0_ddrc]
#IPName : bd_f29c_S00_AXI_nmu_0 PHYS_NAME : NOC_NMU128_X0Y0
set_property REG_PCSR_MASK 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PCSR_CONTROL 010000c4 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PCSR_STATUS 00000001 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PCSR_LOCK 00000001 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ISR 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ITR 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IMR0 17ffffff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IER0 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IDR0 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IMR1 1fffffff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IER1 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IDR1 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IMR2 1fffffff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IER2 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IDR2 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IMR3 1fffffff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IER3 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IDR3 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_IOR 00000010 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR0 02010000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR1 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR2 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR3 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR4 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR5 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR6 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR7 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR8 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR9 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR10 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR11 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR12 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR13 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR14 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MADDR15 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK0 ffffffff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK1 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK2 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK3 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK4 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK5 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK6 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK7 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK8 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK9 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK10 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK11 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK12 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK13 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK14 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_MASK15 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR0 02010000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR1 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR2 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR3 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR4 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR5 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR6 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR7 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR8 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR9 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR10 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR11 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR12 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR13 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR14 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_RPADDR15 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST0 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST1 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST2 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST3 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST4 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST5 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST6 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST7 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST8 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST9 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST10 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST11 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST12 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST13 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST14 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_DST15 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_ENABLE 00000001 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADDR_REMAP 00000001 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_MODE_SELECT 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_CHOPSIZE 0000000a [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH0 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH1 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH2 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH3 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH4 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH5 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH6 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH7 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH8 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH9 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH10 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH11 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH12 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH13 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH14 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T0_CH15 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH0 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH1 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH2 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH3 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH4 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH5 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH6 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH7 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH8 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH9 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH10 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH11 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH12 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH13 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH14 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T1_CH15 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH0 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH1 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH2 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH3 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH4 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH5 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH6 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH7 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH8 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH9 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH10 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH11 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH12 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH13 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH14 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T2_CH15 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH0 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH1 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH2 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH3 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH4 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH5 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH6 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH7 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH8 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH9 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH10 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH11 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH12 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH13 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH14 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_HBM_MAP_T3_CH15 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_DST_MAP0 00000100 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_DST_MAP1 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_DST_MAP2 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_DST_MAP3 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_DST_MAP4 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_DST_MAP5 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_DST_MAP6 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_DST_MAP7 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_ADR_MAP0 00006000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_ADR_MAP1 00001fff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_ADR_MAP2 00001fff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_ADR_MAP3 00001fff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_ADR_MAP4 00001fff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_ADR_MAP5 00001fff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DDR_ADR_MAP6 00001fff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_XPDS 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_PMC 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_PCIE 00000040 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_CPM 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_LPD_AFI_FS 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_FPD_AFI_0 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_FPD_AFI_1 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_QSPI 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_STM_GIC 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_PMC_ALIAS_0 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_PMC_ALIAS_1 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_PMC_ALIAS_2 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_PMC_ALIAS_3 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_ME_ARRAY_0 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_ME_ARRAY_1 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_ME_ARRAY_2 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ADR_MAP_ME_ARRAY_3 00000fc0 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_SRC 00000080 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DWIDTH 00000004 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_WBUF_LAUNCH_SIZE 00000010 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_SMID_SEL 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_AXI_NON_MOD_DISABLE 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PRIORITY 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_RD_AXPROT_SEL 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_WR_AXPROT_SEL 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_AXI_PAR_CHK 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_OUTSTANDING_RD_TXN 00000040 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_OUTSTANDING_WR_TXN 00000040 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_VC_MAP 00000fac [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_RPOISON_TO_SLVERR 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ECC_CHK_EN 00000001 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_RROB_RAM_SETTING 00000012 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_WBUF_RAM_SETTING 00000012 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_AXI_LOOPBACK 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DYN_PROG_DIS 00000007 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_NOC_CLK_GATE_DIS 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_FAB_CLK_GATE_DIS 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_BUSY 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_1ST_ERR_NUM 00010000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_1ST_ERR_INFO_0 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_1ST_ERR_INFO_1 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_1ST_ERR_INFO_2 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_1ST_ERR_INFO_3 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_1ST_ERR_INFO_4 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_1ST_ERR_INFO_5 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_1ST_ERR_INFO_6 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_1ST_ERR_INFO_7 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ERR_LOG_EN 0000bfff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_RD_RATE_CREDIT_DROP 00000004 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_RD_RATE_CREDIT_LIMIT 00000100 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_WR_RATE_CREDIT_DROP 00000004 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_WR_RATE_CREDIT_LIMIT 00000100 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_RD_VCA_TOKEN0 00000033 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_WR_VCA_TOKEN0 000000ff [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_TBASE_MODE_RLIMIT_RD 00000002 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_TBASE_MODE_RLIMIT_WR 00000002 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_TBASE_TRK_TIMEOUT 00000001 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_TBASE_AXI_TIMEOUT 00000001 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON_TBASE 00000003 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON0_LATENCY_MIN 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON0_LATENCY_MAX 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON0_LATENCY_ACC_UPR 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON0_LATENCY_ACC_LWR 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON0_BURST_CNT 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON0_CNT_AND_OFL 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON0_BYTE_CNT_LWR 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON0_CTRL 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON1_LATENCY_MIN 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON1_LATENCY_MAX 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON1_LATENCY_ACC_UPR 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON1_LATENCY_ACC_LWR 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON1_BURST_CNT 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON1_CNT_AND_OFL 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON1_BYTE_CNT_LWR 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_MON1_CTRL 0000000e [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_FLT0_CMP_S0 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_FLT0_CMP_S1 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_FLT0_CMP_S2 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_FLT0_CMP_EN 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_FLT1_CMP_S0 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_FLT1_CMP_S1 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_FLT1_CMP_S2 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PERF_FLT1_CMP_EN 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_PENDING_BURST 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DST_TFC_CHK_CTRL 00001000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DST_TFC_CHK_STAT 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ERR_INJ_MODE 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ERR_INJ_EN 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ERR_INJ_INDEX_0 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ERR_INJ_INDEX_1 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_ERR_INJ_STAT 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_2ND_ERR 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_MBIST_STAT 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DBG_MUX_SEL 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DBG_DATA_SEL 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DBG_TRIG_MVAL_L 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DBG_TRIG_MVAL_U 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DBG_TRIG_MASK_L 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_DBG_TRIG_MASK_U 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
set_property REG_SPARE 00000000 [get_cells axi_noc_0/inst/S00_AXI_nmu]
#IPName : bd_f29c_M01_AXI_nsu_0 PHYS_NAME : NOC_NSU128_X0Y0
set_property REG_PCSR_MASK 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PCSR_CONTROL 010000c4 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PCSR_STATUS 000000c1 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PCSR_LOCK 00000001 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ITR 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ISR 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IMR0 001fffff [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IER0 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IDR0 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IMR1 003fffff [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IER1 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IDR1 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IMR2 003fffff [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IER2 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IDR2 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IMR3 003fffff [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IER3 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IDR3 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_IOR 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_SRC 00000040 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_DWIDTH 00000004 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_MODE_SELECT 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_OUTSTANDING_RD_TXN 00000020 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_OUTSTANDING_WR_TXN 00000020 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_COMP_ID_INDEX0 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_COMP_ID_INDEX1 00000001 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_COMP_ID_MODE 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_FIXED_COMP_ID 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_DISABLE_EX_MON 00000001 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_TBASE_TRK_TIMEOUT 00000002 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_TBASE_AXI_TIMEOUT 00000002 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PAR_CHK 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ODISABLE_AXI_RESP 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ECC_CHK_EN 00000001 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_AXI_LOOPBACK 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_RD_REQ_VC_MAP0 00000004 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_RD_REQ_VC_MAP1 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_WR_REQ_VC_MAP0 00000005 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_WR_REQ_VC_MAP1 00000001 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_RD_RESP_VC_MAP0 00000006 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_RD_RESP_VC_MAP1 00000002 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_WR_RESP_VC_MAP0 00000007 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_WR_RESP_VC_MAP1 00000003 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_RD_VCA_TOKEN0 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_RD_VCA_TOKEN1 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_WR_VCA_TOKEN0 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_WR_VCA_TOKEN1 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_RDTRK_VCA_TOKEN0 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_RDTRK_VCA_TOKEN1 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_WRTRK_VCA_TOKEN0 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_WRTRK_VCA_TOKEN1 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_VMAP_OUT_RD_TOKEN0 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_VMAP_OUT_RD_TOKEN1 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_VMAP_OUT_WR_TOKEN0 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_VMAP_OUT_WR_TOKEN1 00000010 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_FLUSH_MODE 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_NOC_CLK_GATE_DIS 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_FAB_CLK_GATE_DIS 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON0_CTRL 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON1_CTRL 0000000e [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_FLT0_CMP_S0 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_FLT0_CMP_S1 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_FLT0_CMP_S2 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_FLT0_CMP_EN 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_FLT1_CMP_S0 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_FLT1_CMP_S1 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_FLT1_CMP_S2 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_FLT1_CMP_EN 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON_TBASE 00000003 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_SRC_TFC_CHK_CTRL 00001000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_INJ_MODE 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_INJ_EN 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_INJ_INDEX_0 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_INJ_INDEX_1 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_DBG_MUX_SEL 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_DBG_TRIG_MODE 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_DBG_TRIG_SET_EN0 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_DBG_TRIG_SET_EN1 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_DBG_TRIG_SET_VAL0 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_DBG_TRIG_SET_VAL1 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_DBG_TIMESTAMP_IN 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_LOG_EN 00000fff [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_1ST_ERR_NUM 00000020 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON0_LATENCY_MIN 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON0_LATENCY_MAX 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON0_LATENCY_ACC_UPR 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON0_LATENCY_ACC_LWR 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON0_BURST_CNT 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON0_CNT_AND_OFL 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON0_BYTE_CNT_LWR 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON1_LATENCY_MIN 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON1_LATENCY_MAX 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON1_LATENCY_ACC_UPR 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON1_LATENCY_ACC_LWR 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON1_BURST_CNT 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON1_CNT_AND_OFL 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PERF_MON1_BYTE_CNT_LWR 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_SRC_TFC_CHK_STAT 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_LOG_INFO_0 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_LOG_INFO_1 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_LOG_INFO_2 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_LOG_INFO_3 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_LOG_INFO_4 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_LOG_INFO_5 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_LOG_INFO_6 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_LOG_INFO_7 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ECC_1BIT_ERR_2ND 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_ERR_INJ_STAT 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_PENDING_BURST 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_BUSY 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_DBG_STATUS 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_DBG_TIMESTAMP_OUT 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
set_property REG_SPARE 00000000 [get_cells axi_noc_0/inst/M01_AXI_nsu]
#IPName : bd_f29c_M00_AXI_nsu_0 PHYS_NAME : NOC_NSU512_X0Y0
set_property REG_PCSR_MASK 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PCSR_CONTROL 010000c4 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PCSR_STATUS 000000c1 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PCSR_LOCK 00000001 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ITR 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ISR 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IMR0 001fffff [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IER0 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IDR0 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IMR1 003fffff [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IER1 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IDR1 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IMR2 003fffff [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IER2 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IDR2 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IMR3 003fffff [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IER3 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IDR3 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_IOR 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_SRC 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_DWIDTH 00000002 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_MODE_SELECT 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_OUTSTANDING_RD_TXN 00000020 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_OUTSTANDING_WR_TXN 00000020 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_COMP_ID_INDEX0 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_COMP_ID_INDEX1 00000001 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_COMP_ID_MODE 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_FIXED_COMP_ID 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_DISABLE_EX_MON 00000001 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_TBASE_TRK_TIMEOUT 00000002 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_TBASE_AXI_TIMEOUT 00000002 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PAR_CHK 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ODISABLE_AXI_RESP 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ECC_CHK_EN 00000001 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_AXI_LOOPBACK 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_RD_REQ_VC_MAP0 00000004 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_RD_REQ_VC_MAP1 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_WR_REQ_VC_MAP0 00000005 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_WR_REQ_VC_MAP1 00000001 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_RD_RESP_VC_MAP0 00000006 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_RD_RESP_VC_MAP1 00000002 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_WR_RESP_VC_MAP0 00000007 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_WR_RESP_VC_MAP1 00000003 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_RD_VCA_TOKEN0 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_RD_VCA_TOKEN1 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_WR_VCA_TOKEN0 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_WR_VCA_TOKEN1 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_RDTRK_VCA_TOKEN0 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_RDTRK_VCA_TOKEN1 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_WRTRK_VCA_TOKEN0 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_WRTRK_VCA_TOKEN1 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_VMAP_OUT_RD_TOKEN0 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_VMAP_OUT_RD_TOKEN1 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_VMAP_OUT_WR_TOKEN0 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_VMAP_OUT_WR_TOKEN1 00000010 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_FLUSH_MODE 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_NOC_CLK_GATE_DIS 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_FAB_CLK_GATE_DIS 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON0_CTRL 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON1_CTRL 0000000e [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_FLT0_CMP_S0 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_FLT0_CMP_S1 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_FLT0_CMP_S2 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_FLT0_CMP_EN 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_FLT1_CMP_S0 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_FLT1_CMP_S1 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_FLT1_CMP_S2 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_FLT1_CMP_EN 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON_TBASE 00000003 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_SRC_TFC_CHK_CTRL 00001000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_INJ_MODE 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_INJ_EN 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_INJ_INDEX_0 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_INJ_INDEX_1 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_DBG_MUX_SEL 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_DBG_TRIG_MODE 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_DBG_TRIG_SET_EN0 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_DBG_TRIG_SET_EN1 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_DBG_TRIG_SET_VAL0 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_DBG_TRIG_SET_VAL1 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_DBG_TIMESTAMP_IN 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_LOG_EN 00000fff [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_1ST_ERR_NUM 00000020 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON0_LATENCY_MIN 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON0_LATENCY_MAX 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON0_LATENCY_ACC_UPR 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON0_LATENCY_ACC_LWR 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON0_BURST_CNT 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON0_CNT_AND_OFL 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON0_BYTE_CNT_LWR 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON1_LATENCY_MIN 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON1_LATENCY_MAX 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON1_LATENCY_ACC_UPR 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON1_LATENCY_ACC_LWR 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON1_BURST_CNT 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON1_CNT_AND_OFL 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PERF_MON1_BYTE_CNT_LWR 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_SRC_TFC_CHK_STAT 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_LOG_INFO_0 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_LOG_INFO_1 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_LOG_INFO_2 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_LOG_INFO_3 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_LOG_INFO_4 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_LOG_INFO_5 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_LOG_INFO_6 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_LOG_INFO_7 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ECC_1BIT_ERR_2ND 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_ERR_INJ_STAT 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_PENDING_BURST 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_BUSY 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_DBG_STATUS 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_DBG_TIMESTAMP_OUT 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
set_property REG_SPARE 00000000 [get_cells axi_noc_0/inst/M00_AXI_nsu]
#IPName : bd_f29c_S01_AXI_nmu_0 PHYS_NAME : NOC_NMU128_X0Y1
set_property REG_PCSR_MASK 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PCSR_CONTROL 010000c4 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PCSR_STATUS 00000001 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PCSR_LOCK 00000001 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ISR 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ITR 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IMR0 17ffffff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IER0 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IDR0 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IMR1 1fffffff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IER1 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IDR1 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IMR2 1fffffff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IER2 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IDR2 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IMR3 1fffffff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IER3 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IDR3 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_IOR 00000010 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR0 02010000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR1 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR2 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR3 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR4 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR5 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR6 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR7 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR8 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR9 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR10 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR11 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR12 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR13 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR14 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MADDR15 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK0 ffffffff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK1 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK2 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK3 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK4 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK5 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK6 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK7 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK8 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK9 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK10 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK11 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK12 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK13 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK14 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_MASK15 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR0 02010000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR1 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR2 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR3 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR4 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR5 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR6 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR7 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR8 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR9 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR10 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR11 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR12 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR13 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR14 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_RPADDR15 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST0 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST1 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST2 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST3 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST4 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST5 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST6 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST7 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST8 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST9 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST10 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST11 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST12 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST13 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST14 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_DST15 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_ENABLE 00000001 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADDR_REMAP 00000001 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_MODE_SELECT 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_CHOPSIZE 0000000a [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH0 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH1 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH2 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH3 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH4 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH5 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH6 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH7 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH8 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH9 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH10 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH11 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH12 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH13 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH14 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T0_CH15 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH0 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH1 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH2 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH3 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH4 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH5 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH6 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH7 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH8 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH9 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH10 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH11 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH12 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH13 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH14 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T1_CH15 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH0 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH1 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH2 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH3 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH4 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH5 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH6 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH7 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH8 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH9 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH10 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH11 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH12 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH13 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH14 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T2_CH15 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH0 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH1 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH2 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH3 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH4 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH5 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH6 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH7 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH8 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH9 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH10 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH11 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH12 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH13 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH14 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_HBM_MAP_T3_CH15 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_DST_MAP0 00000100 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_DST_MAP1 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_DST_MAP2 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_DST_MAP3 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_DST_MAP4 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_DST_MAP5 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_DST_MAP6 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_DST_MAP7 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_ADR_MAP0 00006000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_ADR_MAP1 00001fff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_ADR_MAP2 00001fff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_ADR_MAP3 00001fff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_ADR_MAP4 00001fff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_ADR_MAP5 00001fff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DDR_ADR_MAP6 00001fff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_XPDS 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_PMC 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_PCIE 00000040 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_CPM 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_LPD_AFI_FS 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_FPD_AFI_0 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_FPD_AFI_1 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_QSPI 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_STM_GIC 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_PMC_ALIAS_0 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_PMC_ALIAS_1 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_PMC_ALIAS_2 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_PMC_ALIAS_3 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_ME_ARRAY_0 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_ME_ARRAY_1 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_ME_ARRAY_2 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ADR_MAP_ME_ARRAY_3 00000fc0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_SRC 000000c0 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DWIDTH 00000004 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_WBUF_LAUNCH_SIZE 00000010 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_SMID_SEL 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_AXI_NON_MOD_DISABLE 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PRIORITY 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_RD_AXPROT_SEL 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_WR_AXPROT_SEL 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_AXI_PAR_CHK 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_OUTSTANDING_RD_TXN 00000040 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_OUTSTANDING_WR_TXN 00000040 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_VC_MAP 00000fac [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_RPOISON_TO_SLVERR 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ECC_CHK_EN 00000001 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_RROB_RAM_SETTING 00000012 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_WBUF_RAM_SETTING 00000012 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_AXI_LOOPBACK 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DYN_PROG_DIS 00000007 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_NOC_CLK_GATE_DIS 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_FAB_CLK_GATE_DIS 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_BUSY 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_1ST_ERR_NUM 00010000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_1ST_ERR_INFO_0 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_1ST_ERR_INFO_1 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_1ST_ERR_INFO_2 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_1ST_ERR_INFO_3 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_1ST_ERR_INFO_4 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_1ST_ERR_INFO_5 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_1ST_ERR_INFO_6 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_1ST_ERR_INFO_7 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ERR_LOG_EN 0000bfff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_RD_RATE_CREDIT_DROP 00000004 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_RD_RATE_CREDIT_LIMIT 00000100 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_WR_RATE_CREDIT_DROP 00000004 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_WR_RATE_CREDIT_LIMIT 00000100 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_RD_VCA_TOKEN0 00000033 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_WR_VCA_TOKEN0 000000ff [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_TBASE_MODE_RLIMIT_RD 00000002 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_TBASE_MODE_RLIMIT_WR 00000002 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_TBASE_TRK_TIMEOUT 00000001 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_TBASE_AXI_TIMEOUT 00000001 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON_TBASE 00000003 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON0_LATENCY_MIN 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON0_LATENCY_MAX 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON0_LATENCY_ACC_UPR 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON0_LATENCY_ACC_LWR 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON0_BURST_CNT 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON0_CNT_AND_OFL 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON0_BYTE_CNT_LWR 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON0_CTRL 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON1_LATENCY_MIN 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON1_LATENCY_MAX 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON1_LATENCY_ACC_UPR 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON1_LATENCY_ACC_LWR 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON1_BURST_CNT 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON1_CNT_AND_OFL 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON1_BYTE_CNT_LWR 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_MON1_CTRL 0000000e [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_FLT0_CMP_S0 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_FLT0_CMP_S1 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_FLT0_CMP_S2 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_FLT0_CMP_EN 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_FLT1_CMP_S0 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_FLT1_CMP_S1 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_FLT1_CMP_S2 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PERF_FLT1_CMP_EN 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_PENDING_BURST 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DST_TFC_CHK_CTRL 00001000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DST_TFC_CHK_STAT 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ERR_INJ_MODE 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ERR_INJ_EN 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ERR_INJ_INDEX_0 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ERR_INJ_INDEX_1 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_ERR_INJ_STAT 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_2ND_ERR 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_MBIST_STAT 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DBG_MUX_SEL 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DBG_DATA_SEL 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DBG_TRIG_MVAL_L 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DBG_TRIG_MVAL_U 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DBG_TRIG_MASK_L 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_DBG_TRIG_MASK_U 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
set_property REG_SPARE 00000000 [get_cells axi_noc_0/inst/S01_AXI_nmu]
