/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] celloutsig_0_0z;
  wire [21:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [55:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_8z & celloutsig_1_9z);
  assign celloutsig_1_9z = ~celloutsig_1_1z;
  assign celloutsig_1_18z = ~celloutsig_1_15z[40];
  assign celloutsig_1_0z = ~((in_data[146] | in_data[128]) & (in_data[186] | in_data[102]));
  assign celloutsig_1_14z = ~(celloutsig_1_10z[7] ^ celloutsig_1_6z);
  assign celloutsig_1_13z = { in_data[174:171], celloutsig_1_4z } / { 1'h1, celloutsig_1_3z[5:2] };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, 1'h0, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } / { 1'h1, in_data[146:144], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_0z, 1'h0, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, in_data[96] };
  assign celloutsig_1_8z = { in_data[172:164], celloutsig_1_1z } == { in_data[143:140], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign { celloutsig_1_15z[55:43], celloutsig_1_15z[41:4], celloutsig_1_15z[2:0] } = celloutsig_1_4z ? { in_data[186:174], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z } : { celloutsig_1_10z[7:4], celloutsig_1_12z, celloutsig_1_8z, 1'h0, celloutsig_1_11z, celloutsig_1_13z, 1'h0, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_1_3z = - { 2'h0, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, 1'h0, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_15z[52:49], celloutsig_1_4z, celloutsig_1_5z } >> { celloutsig_1_10z[14:11], celloutsig_1_8z, celloutsig_1_18z };
  assign celloutsig_0_1z = in_data[71:50] << { in_data[85:75], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_0z << celloutsig_0_1z[17:7];
  assign celloutsig_1_7z = { in_data[190:183], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z } - in_data[147:129];
  assign celloutsig_0_3z = in_data[31:23] ^ celloutsig_0_2z[9:1];
  assign celloutsig_1_11z = ~((celloutsig_1_1z & celloutsig_1_9z) | celloutsig_1_4z);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_0z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[72:62];
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[102]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_1z & celloutsig_1_4z) | (celloutsig_1_4z & in_data[186]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z[2] & celloutsig_1_4z) | (celloutsig_1_4z & celloutsig_1_1z));
  assign { celloutsig_1_15z[42], celloutsig_1_15z[3] } = { celloutsig_1_5z, celloutsig_1_12z };
  assign { out_data[128], out_data[101:96], out_data[42:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
