#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Fri Jun 28 08:45:47 2024
# Process ID: 2342516
# Current directory: /home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_sink_from_aie_0_0_synth_1
# Command line: vivado -log ulp_inst_0_sink_from_aie_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_inst_0_sink_from_aie_0_0.tcl
# Log file: /home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_sink_from_aie_0_0_synth_1/ulp_inst_0_sink_from_aie_0_0.vds
# Journal file: /home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_sink_from_aie_0_0_synth_1/vivado.jou
# Running On: nags27, OS: Linux, CPU Frequency: 3099.929 MHz, CPU Physical cores: 20, Host memory: 405693 MB
#-----------------------------------------------------------
source ulp_inst_0_sink_from_aie_0_0.tcl -notrace
INFO: Dispatch client connection id - 45305
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:01:54 . Memory (MB): peak = 1835.332 ; gain = 89.992 ; free physical = 3132 ; free virtual = 4255
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/software/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Data_Mover_XIP:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/data_mover' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/data_mover
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:adapter_v3_0:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/adapter_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/adapter_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_ic2sgdma:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axis_ic2sgdma_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axis_ic2sgdma_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Event_Pulse:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/event_pulse_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/event_pulse_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sds_lib:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_lib' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_lib
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_sink:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_sink' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_sink
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.1'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_1' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:aximm_tieoff_v1_0:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/aximm_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/aximm_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:maxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/maxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/maxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:saxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/saxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/saxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:ovld_reg:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/ovld_reg_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/ovld_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_fifo_register:3.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axi_fifo_register_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axi_fifo_register_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:stream_gate:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/stream_gate_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/stream_gate_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sgdma2axis_ic:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sgdma2axis_ic_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sgdma2axis_ic_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_source:1.0'. The one found in IP location '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_source' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_source
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2031.074 ; gain = 191.742 ; free physical = 3840 ; free virtual = 4888
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_sink_from_aie_0_0
Command: synth_design -top ulp_inst_0_sink_from_aie_0_0 -part xcvc1902-vsvd1760-2MP-e-S -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Device 21-403] Loading part xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2374151
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3103.105 ; gain = 354.797 ; free physical = 9327 ; free virtual = 11561
Synthesis current peak Physical Memory [PSS] (MB): peak = 2330.819; parent = 2146.703; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4081.484; parent = 3109.047; children = 972.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_sink_from_aie_0_0' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_sink_from_aie_0_0/synth/ulp_inst_0_sink_from_aie_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie.v:10]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_flow_control_loop_pipe_sequential_init' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_flow_control_loop_pipe_sequential_init' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_control_s_axi' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_control_s_axi.v:215]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_control_s_axi' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_store' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_fifo' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_srl' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_srl' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_fifo' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized0' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_mem' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_mem' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized0' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized1' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_srl__parameterized0' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_srl__parameterized0' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized1' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized2' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_srl__parameterized1' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_srl__parameterized1' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized2' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_store' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_load' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized3' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_mem__parameterized0' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_mem__parameterized0' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized3' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_load' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_write' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_reg_slice' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_reg_slice' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized4' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_srl__parameterized2' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_srl__parameterized2' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized4' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_throttle' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_reg_slice__parameterized0' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized5' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_srl__parameterized3' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_srl__parameterized3' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized5' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized6' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_srl__parameterized4' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_srl__parameterized4' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_fifo__parameterized6' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_throttle' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_reg_slice__parameterized1' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_write' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_read' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_gmem1_m_axi_reg_slice__parameterized2' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_reg_slice__parameterized2' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi_read' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_gmem1_m_axi' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'sink_from_aie_regslice_both' [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie_regslice_both' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sink_from_aie' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_sink_from_aie_0_0' (0#1) [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_sink_from_aie_0_0/synth/ulp_inst_0_sink_from_aie_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/7630/hdl/verilog/sink_from_aie_control_s_axi.v:297]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module sink_from_aie_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module sink_from_aie_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module sink_from_aie_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module sink_from_aie_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module sink_from_aie_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module sink_from_aie_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module sink_from_aie_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module sink_from_aie_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_AWREADY in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_ARREADY in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RVALID in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[31] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[30] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[29] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[28] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[27] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[26] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[25] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[24] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[23] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[22] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[21] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[20] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[19] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[18] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[17] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[16] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[15] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[14] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[13] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[12] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[11] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[10] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[9] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[8] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[7] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[6] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[5] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[4] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[3] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[2] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[1] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RDATA[0] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RLAST in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RID[0] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RFIFONUM[8] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RFIFONUM[7] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RFIFONUM[6] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RFIFONUM[5] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RFIFONUM[4] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RFIFONUM[3] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RFIFONUM[2] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RFIFONUM[1] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RFIFONUM[0] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RUSER[0] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RRESP[1] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RRESP[0] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_BVALID in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_BRESP[1] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_BRESP[0] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_BID[0] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_BUSER[0] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[61] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[60] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[59] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[58] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[57] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[56] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[55] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[54] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[53] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[52] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[51] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[50] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[49] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[48] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[47] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[46] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[45] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[44] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[43] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[42] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[41] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[40] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[39] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[38] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[37] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[36] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[35] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[34] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[33] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[32] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[31] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[30] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[29] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[28] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[27] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[26] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[25] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln24[24] in module sink_from_aie_sink_from_aie_Pipeline_VITIS_LOOP_24_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:02:54 . Memory (MB): peak = 3201.012 ; gain = 452.703 ; free physical = 11503 ; free virtual = 13608
Synthesis current peak Physical Memory [PSS] (MB): peak = 2378.845; parent = 2252.365; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4173.453; parent = 3201.016; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:02:57 . Memory (MB): peak = 3218.824 ; gain = 470.516 ; free physical = 14568 ; free virtual = 16674
Synthesis current peak Physical Memory [PSS] (MB): peak = 2378.845; parent = 2252.365; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.266; parent = 3218.828; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:02:58 . Memory (MB): peak = 3218.824 ; gain = 470.516 ; free physical = 14528 ; free virtual = 16634
Synthesis current peak Physical Memory [PSS] (MB): peak = 2378.845; parent = 2252.365; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.266; parent = 3218.828; children = 972.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:02 . Memory (MB): peak = 3218.824 ; gain = 0.000 ; free physical = 13439 ; free virtual = 15556
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_sink_from_aie_0_0/constraints/sink_from_aie_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:12 ; elapsed = 00:02:02 . Memory (MB): peak = 3387.070 ; gain = 13.469 ; free physical = 4204 ; free virtual = 6665
Finished Parsing XDC File [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_sink_from_aie_0_0/constraints/sink_from_aie_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_sink_from_aie_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_sink_from_aie_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3387.070 ; gain = 0.000 ; free physical = 3717 ; free virtual = 6183
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_xdc: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:05 . Memory (MB): peak = 3387.070 ; gain = 0.000 ; free physical = 2458 ; free virtual = 4963
Constraint Validation Runtime : Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:10 . Memory (MB): peak = 3395.008 ; gain = 7.938 ; free physical = 2361 ; free virtual = 4870
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:08:38 . Memory (MB): peak = 3395.008 ; gain = 646.699 ; free physical = 1186 ; free virtual = 2158
Synthesis current peak Physical Memory [PSS] (MB): peak = 2437.164; parent = 2315.479; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4367.449; parent = 3395.012; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:08:40 . Memory (MB): peak = 3395.008 ; gain = 646.699 ; free physical = 1342 ; free virtual = 2187
Synthesis current peak Physical Memory [PSS] (MB): peak = 2437.164; parent = 2315.479; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4367.449; parent = 3395.012; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_sink_from_aie_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:08:42 . Memory (MB): peak = 3395.008 ; gain = 646.699 ; free physical = 1279 ; free virtual = 2049
Synthesis current peak Physical Memory [PSS] (MB): peak = 2437.164; parent = 2315.479; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4367.449; parent = 3395.012; children = 972.438
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'sink_from_aie_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'sink_from_aie_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sink_from_aie_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sink_from_aie_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sink_from_aie_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sink_from_aie_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'sink_from_aie_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'sink_from_aie_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "sink_from_aie_gmem1_m_axi_mem:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 34 for RAM "sink_from_aie_gmem1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sink_from_aie_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sink_from_aie_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sink_from_aie_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sink_from_aie_gmem1_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:11:20 . Memory (MB): peak = 3395.008 ; gain = 646.699 ; free physical = 2849 ; free virtual = 4619
Synthesis current peak Physical Memory [PSS] (MB): peak = 2437.164; parent = 2315.479; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4367.449; parent = 3395.012; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 19    
	   2 Input    4 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 4     
	               64 Bit    Registers := 10    
	               62 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               31 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 90    
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 2     
	  73 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 5     
	   2 Input   31 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 12    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 19    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 17    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 100   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/gmem1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 34 for RAM "inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module sink_from_aie.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module sink_from_aie.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module sink_from_aie_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module sink_from_aie_gmem1_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:14:38 . Memory (MB): peak = 3457.039 ; gain = 708.730 ; free physical = 3191 ; free virtual = 4194
Synthesis current peak Physical Memory [PSS] (MB): peak = 2566.344; parent = 2453.198; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4429.480; parent = 3457.043; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name        | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/gmem1_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(WRITE_FIRST)   |   | R | 15 x 36(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
+-------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:29:46 . Memory (MB): peak = 4027.898 ; gain = 1279.590 ; free physical = 1339 ; free virtual = 11389
Synthesis current peak Physical Memory [PSS] (MB): peak = 3140.063; parent = 3026.918; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5000.340; parent = 4027.902; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:31:33 . Memory (MB): peak = 4060.453 ; gain = 1312.145 ; free physical = 3650 ; free virtual = 13906
Synthesis current peak Physical Memory [PSS] (MB): peak = 3187.130; parent = 3073.984; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5032.895; parent = 4060.457; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name        | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/gmem1_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(WRITE_FIRST)   |   | R | 15 x 36(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
+-------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `sink_from_aie`
   Worst Slack before retiming is 1099 and worst slack after retiming is 1366
   Numbers of local forward move = 1, and local backward move = 0

	Retimed registers names:
		inst/grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret
		inst/grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__0
		inst/grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__1
		inst/grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__2
		inst/grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg_reg_fret__3
 

INFO: [Synth 8-5816] Retiming module `sink_from_aie' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ulp_inst_0_sink_from_aie_0_0`
   Worst Slack before retiming is 1366 and worst slack after retiming is 1366
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ulp_inst_0_sink_from_aie_0_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:38 ; elapsed = 00:32:00 . Memory (MB): peak = 4076.469 ; gain = 1328.160 ; free physical = 2100 ; free virtual = 12494
Synthesis current peak Physical Memory [PSS] (MB): peak = 3190.414; parent = 3077.269; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.910; parent = 4076.473; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin i_950:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_952:I4 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:47 ; elapsed = 00:33:00 . Memory (MB): peak = 4076.469 ; gain = 1328.160 ; free physical = 3161 ; free virtual = 12837
Synthesis current peak Physical Memory [PSS] (MB): peak = 3190.414; parent = 3077.269; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.910; parent = 4076.473; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:47 ; elapsed = 00:33:02 . Memory (MB): peak = 4076.469 ; gain = 1328.160 ; free physical = 3058 ; free virtual = 12749
Synthesis current peak Physical Memory [PSS] (MB): peak = 3190.414; parent = 3077.269; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.910; parent = 4076.473; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:47 ; elapsed = 00:33:06 . Memory (MB): peak = 4076.469 ; gain = 1328.160 ; free physical = 2978 ; free virtual = 12684
Synthesis current peak Physical Memory [PSS] (MB): peak = 3190.414; parent = 3077.269; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.910; parent = 4076.473; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:47 ; elapsed = 00:33:07 . Memory (MB): peak = 4076.469 ; gain = 1328.160 ; free physical = 2889 ; free virtual = 12596
Synthesis current peak Physical Memory [PSS] (MB): peak = 3190.414; parent = 3077.269; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.910; parent = 4076.473; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:48 ; elapsed = 00:33:09 . Memory (MB): peak = 4076.469 ; gain = 1328.160 ; free physical = 2869 ; free virtual = 12573
Synthesis current peak Physical Memory [PSS] (MB): peak = 3190.414; parent = 3077.269; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.910; parent = 4076.473; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:48 ; elapsed = 00:33:11 . Memory (MB): peak = 4076.469 ; gain = 1328.160 ; free physical = 2661 ; free virtual = 12366
Synthesis current peak Physical Memory [PSS] (MB): peak = 3190.414; parent = 3077.269; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.910; parent = 4076.473; children = 972.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[67] | 96     | 96         | 0      | 288     | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[67] | 1      | 1          | 0      | 3       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+


Retiming Report:
+--------------------+---+
|Retiming summary:   |   | 
+--------------------+---+
|Forward Retiming    | 1 | 
|Backward Retiming   | 0 | 
|New registers added | 5 | 
|Registers deleted   | 0 | 
+--------------------+---+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |LOOKAHEAD8   |    40|
|6     |LUT1         |    21|
|7     |LUT2         |    68|
|8     |LUT3         |   462|
|9     |LUT4         |   289|
|10    |LUT5         |   278|
|11    |LUT6         |    72|
|12    |LUT6CY       |   298|
|13    |LUT6         |     3|
|14    |RAMB18E5_INT |     1|
|15    |SRL16E       |   109|
|16    |SRLC32E      |   279|
|17    |FDRE         |  1568|
|18    |FDSE         |     5|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:48 ; elapsed = 00:33:14 . Memory (MB): peak = 4076.469 ; gain = 1328.160 ; free physical = 2423 ; free virtual = 12128
Synthesis current peak Physical Memory [PSS] (MB): peak = 3190.414; parent = 3077.269; children = 201.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.910; parent = 4076.473; children = 972.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:26 ; elapsed = 00:29:49 . Memory (MB): peak = 4076.469 ; gain = 1151.977 ; free physical = 2157 ; free virtual = 11889
Synthesis Optimization Complete : Time (s): cpu = 00:02:48 ; elapsed = 00:33:20 . Memory (MB): peak = 4076.477 ; gain = 1328.160 ; free physical = 2132 ; free virtual = 11874
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4087.438 ; gain = 0.000 ; free physical = 1779 ; free virtual = 11168
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4106.250 ; gain = 0.000 ; free physical = 3026 ; free virtual = 11652
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 302 instances were transformed.
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 298 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3 instances
  RAMB18E5 => RAMB18E5_INT: 1 instance 

Synth Design complete, checksum: 47a0754d
INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:21 ; elapsed = 00:36:46 . Memory (MB): peak = 4106.250 ; gain = 2075.176 ; free physical = 3076 ; free virtual = 11702
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_sink_from_aie_0_0_synth_1/ulp_inst_0_sink_from_aie_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:11 . Memory (MB): peak = 4138.266 ; gain = 32.016 ; free physical = 2486 ; free virtual = 11117
write_vhdl: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:08 . Memory (MB): peak = 4138.266 ; gain = 0.000 ; free physical = 1592 ; free virtual = 10229
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_inst_0_sink_from_aie_0_0, cache-ID = 0fd0340e62909218
INFO: [Coretcl 2-1174] Renamed 31 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_sink_from_aie_0_0_synth_1/ulp_inst_0_sink_from_aie_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:10 . Memory (MB): peak = 4138.266 ; gain = 0.000 ; free physical = 1298 ; free virtual = 9381
INFO: [runtcl-4] Executing : report_utilization -file ulp_inst_0_sink_from_aie_0_0_utilization_synth.rpt -pb ulp_inst_0_sink_from_aie_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:05 . Memory (MB): peak = 4138.266 ; gain = 0.000 ; free physical = 1268 ; free virtual = 8189
write_vhdl: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:07 . Memory (MB): peak = 4138.266 ; gain = 0.000 ; free physical = 1850 ; free virtual = 8208
INFO: [Common 17-206] Exiting Vivado at Fri Jun 28 09:28:36 2024...
