Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar 23 17:12:34 2022
| Host         : DESKTOP-1RRF1ME running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multiplier_ip_v1_0_control_sets_placed.rpt
| Design       : multiplier_ip_v1_0
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             140 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|      Clock Signal     |                             Enable Signal                             |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/axi_arready_i_1_n_0                     | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                1 |              2 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/axi_awaddr[3]_i_2_n_0                   | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                1 |              2 |
|  s_axi_aclk_IBUF_BUFG |                                                                       | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                2 |              5 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/LED_out[7]_i_1_n_0 | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                3 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                    | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                3 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                    | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                2 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                    | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                1 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                    | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                3 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                    | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                3 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                    | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                2 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                     | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                2 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                    | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                4 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                    | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                2 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                     | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                2 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                    | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                1 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                     | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |                3 |              8 |
|  s_axi_aclk_IBUF_BUFG | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/axi_rdata_reg[31]  | multiplier_ip_v1_0_S_AXI_inst/lab4_user_logic_inst/SR[0] |               11 |             32 |
+-----------------------+-----------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 5      |                     1 |
| 8      |                    13 |
| 16+    |                     1 |
+--------+-----------------------+


