// Seed: 2239282024
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wor id_3,
    output wor id_4
);
  assign id_2 = id_1;
endmodule
module module_1 (
    output wand  id_0,
    input  tri   id_1,
    output uwire id_2
);
  wire id_4;
  reg  id_5;
  reg id_6, id_7;
  assign id_0 = 1 == 1;
  wire id_8, id_9;
  integer id_10;
  initial begin
    fork
      id_11(1'b0, id_5, (1), id_11, id_10);
      id_7 = (1);
      id_12;
    join
    id_11 <= id_6;
  end
  module_0(
      id_0, id_1, id_0, id_0, id_0
  );
endmodule
