Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 31 10:13:51 2023
| Host         : MAXWELL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   131 |
|    Minimum number of control sets                        |   131 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   125 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   131 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |    65 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    50 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           54 |
| No           | No                    | Yes                    |             516 |          179 |
| No           | Yes                   | No                     |              32 |           11 |
| Yes          | No                    | No                     |             145 |           78 |
| Yes          | No                    | Yes                    |            1225 |          575 |
| Yes          | Yes                   | No                     |              74 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                 Enable Signal                |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  U8/clkdiv_BUFG[9]                                 |                                              | U9/rst                                      |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]                                |                                              |                                             |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]                                |                                              | U9/rst                                      |                1 |              1 |         1.00 |
|  clk_100mhz_IBUF_BUFG                              | U6/M2/EN_i_1_n_2                             | U9/rst                                      |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]                                 |                                              |                                             |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]                                 |                                              |                                             |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]                                 |                                              | U9/rst                                      |                1 |              2 |         2.00 |
|  U1/u3/u_SCPU_ctrl_more/ALU_Control_reg[3]_i_2_n_2 |                                              |                                             |                2 |              4 |         2.00 |
|  U8/Clk_CPU_BUFG                                   | U1/u4/E[0]                                   | U9/rst                                      |                1 |              4 |         4.00 |
| ~U8/Clk_CPU_BUFG                                   | U7/LED_P2S/shift_count[3]_i_1_n_0            | U9/rst                                      |                1 |              4 |         4.00 |
| ~U8/Clk_CPU_BUFG                                   |                                              | U9/rst                                      |                1 |              4 |         4.00 |
| ~U8/Clk_CPU_BUFG                                   |                                              |                                             |                4 |              5 |         1.25 |
|  clk_100mhz_IBUF_BUFG                              | U6/M2/shift_count[5]_i_1_n_2                 | U9/rst                                      |                2 |              6 |         3.00 |
| ~U8/Clk_CPU_BUFG                                   | U10/counter_Ctrl                             | U9/rst                                      |                3 |              6 |         2.00 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_5    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_6    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_10   |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_9    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_11   |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_12   |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_7    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_4    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_11   |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_7    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_8    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[8]_6     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[6]_rep_1 |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[6]_rep_3 |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[8]_2     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_1    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[6]_rep_5 |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_11    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[7]_0     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_15    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[8]_9     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[8]_5     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[6]_rep_2 |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_14    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[7]_2     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[7]_3     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_4     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_3     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[8]_0     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[8]_1     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[6]_rep_4 |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_7     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_2     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_6     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[6]_rep_6 |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_5     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[8]_4     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_12    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[8]_7     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[8]_3     |                                             |                3 |             10 |         3.33 |
|  U8/clkdiv_BUFG[1]                                 | u_VGA/vga_controller/v_count[9]_i_1_n_2      | U9/rst                                      |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[8]_8     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_8     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_13    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_9     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[9]_10    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_1    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[6]_0     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[6]_1     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[6]_2     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_5    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[7]_1     |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_14   |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_2    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_4    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_9    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_13   |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_3    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_8    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_6    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_10   |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_13   |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_2    |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[10]_12   |                                             |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | u_VGA/vga_debugger/display_addr_reg[11]_3    |                                             |                3 |             10 |         3.33 |
|  U8/clkdiv_BUFG[1]                                 |                                              | U9/rst                                      |                7 |             12 |         1.71 |
|  U1/u2/inst_out_IFID_reg[3]_1                      |                                              |                                             |                6 |             15 |         2.50 |
| ~U8/Clk_CPU_BUFG                                   | U7/LED_P2S/buffer[0]_i_1_n_0                 |                                             |                5 |             16 |         3.20 |
|  clk_100mhz_IBUF_BUFG                              | U9/pulse_out[3]_i_2_n_0                      |                                             |                6 |             17 |         2.83 |
|  U8/Clk_CPU_BUFG                                   | U4/GPIOf0000000_we                           | U9/rst                                      |                7 |             18 |         2.57 |
|  clk_100mhz_IBUF_BUFG                              |                                              | u_VGA/vga_debugger/display_addr[11]_i_1_n_2 |                4 |             20 |         5.00 |
|  clk_100mhz_IBUF_BUFG                              |                                              |                                             |                7 |             24 |         3.43 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_12[0]           | U9/rst                                      |               18 |             32 |         1.78 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_19[0]           | U9/rst                                      |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_17[0]           | U9/rst                                      |               14 |             32 |         2.29 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_29[0]           | U9/rst                                      |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_6[0]            | U9/rst                                      |               21 |             32 |         1.52 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_15[0]           | U9/rst                                      |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_2[0]            | U9/rst                                      |               15 |             32 |         2.13 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_5[0]            | U9/rst                                      |               22 |             32 |         1.45 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_13[0]           | U9/rst                                      |               15 |             32 |         2.13 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_16[0]           | U9/rst                                      |               17 |             32 |         1.88 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_20[0]           | U9/rst                                      |               28 |             32 |         1.14 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_22[0]           | U9/rst                                      |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_14[0]           | U9/rst                                      |               16 |             32 |         2.00 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_7[0]            | U9/rst                                      |               20 |             32 |         1.60 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_4[0]            | U9/rst                                      |               17 |             32 |         1.88 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_3[0]            | U9/rst                                      |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_21[0]           | U9/rst                                      |               18 |             32 |         1.78 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_8[0]            | U9/rst                                      |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_24[0]           | U9/rst                                      |               17 |             32 |         1.88 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_30[0]           | U9/rst                                      |               21 |             32 |         1.52 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_25[0]           | U9/rst                                      |               14 |             32 |         2.29 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_28[0]           | U9/rst                                      |               14 |             32 |         2.29 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_26[0]           | U9/rst                                      |               14 |             32 |         2.29 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_18[0]           | U9/rst                                      |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_23[0]           | U9/rst                                      |               15 |             32 |         2.13 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_9[0]            | U9/rst                                      |               14 |             32 |         2.29 |
| ~U8/Clk_CPU_BUFG                                   | U10/counter2_Lock                            | U9/rst                                      |                7 |             32 |         4.57 |
| ~U8/Clk_CPU_BUFG                                   | U10/counter0_Lock                            | U9/rst                                      |               10 |             32 |         3.20 |
| ~U8/Clk_CPU_BUFG                                   | U10/counter1_Lock                            | U9/rst                                      |                9 |             32 |         3.56 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/E[0]                                   | U9/rst                                      |               13 |             32 |         2.46 |
|  U8/clkdiv_BUFG[6]                                 | U10/counter0[31]                             | U9/rst                                      |               11 |             32 |         2.91 |
|  n_0_1185_BUFG                                     |                                              |                                             |               16 |             32 |         2.00 |
|  n_1_72_BUFG                                       |                                              |                                             |               16 |             32 |         2.00 |
|  clk_100mhz_IBUF_BUFG                              | U9/rst_counter[0]_i_1_n_0                    | U9/counter[0]_i_1_n_0                       |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_1[0]            | U9/rst                                      |               23 |             32 |         1.39 |
|  clk_100mhz_IBUF_BUFG                              | U9/sel                                       | U9/counter[0]_i_1_n_0                       |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_10[0]           | U9/rst                                      |               14 |             32 |         2.29 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_11[0]           | U9/rst                                      |               18 |             32 |         1.78 |
|  U8/Clk_CPU_BUFG                                   | U1/u8/RegWrite_out_MemWB_reg_27[0]           | U9/rst                                      |               18 |             32 |         1.78 |
|  U8/clkdiv_BUFG[11]                                | U10/counter2[32]_i_1_n_0                     | U9/rst                                      |               10 |             33 |         3.30 |
|  U8/clkdiv_BUFG[9]                                 | U10/counter1[32]_i_1_n_0                     | U9/rst                                      |               11 |             33 |         3.00 |
|  clk_100mhz_IBUF_BUFG                              |                                              | U9/rst                                      |               10 |             35 |         3.50 |
| ~U8/Clk_CPU_BUFG                                   | U4/GPIOe0000000_we                           |                                             |               35 |             48 |         1.37 |
|  clk_100mhz_IBUF_BUFG                              | U6/M2/buffer[63]_i_1_n_2                     |                                             |               32 |             64 |         2.00 |
|  U8/Clk_CPU_BUFG                                   |                                              | U9/rst                                      |              165 |            473 |         2.87 |
+----------------------------------------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


