ARM GAS  /tmp/ccyRNjiC.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.map_speed,"ax",%progbits
  16              		.align	1
  17              		.global	map_speed
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	map_speed:
  25              	.LVL0:
  26              	.LFB70:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** #include <stdio.h>
  30:Core/Src/main.c **** #include <string.h>
  31:Core/Src/main.c **** #include <stdbool.h>
ARM GAS  /tmp/ccyRNjiC.s 			page 2


  32:Core/Src/main.c **** #include "stm32f1xx_it.h"
  33:Core/Src/main.c **** #include "stm32f103xb.h"
  34:Core/Src/main.c **** #include "stm32f1xx_hal.h"
  35:Core/Src/main.c **** #include "PID.h"
  36:Core/Src/main.c **** #include "config.h"
  37:Core/Src/main.c **** #include "frame_resolve.h"
  38:Core/Src/main.c **** #include "retarget.h"
  39:Core/Src/main.c **** #include "math.h"
  40:Core/Src/main.c **** /* USER CODE END Includes */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PTD */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  48:Core/Src/main.c **** /* USER CODE BEGIN PD */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** #define TF_UPDATE // Enable update TF packages through UART
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** #define FALSE   0
  53:Core/Src/main.c **** #define TRUE    1
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** // #define UART_DEBUG  
  56:Core/Src/main.c **** // #define DEBUG_TF_UPDATE 
  57:Core/Src/main.c **** // #define TEST_HARDWARE 
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PD */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  62:Core/Src/main.c **** /* USER CODE BEGIN PM */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PM */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE BEGIN PV */
  69:Core/Src/main.c **** // Arrays
  70:Core/Src/main.c **** uint8_t MSG[500] = "Init";
  71:Core/Src/main.c **** uint8_t linear_a[100] = "\n";
  72:Core/Src/main.c **** uint8_t angular_a[100] = "\n";
  73:Core/Src/main.c **** uint8_t rx_buffer[RX_BUFFER_SIZE];
  74:Core/Src/main.c **** uint8_t dummy_buffer[RX_BUFFER_SIZE];
  75:Core/Src/main.c **** uint8_t tx_buffer[TX_BUFFER_SIZE];
  76:Core/Src/main.c **** uint8_t data[8];
  77:Core/Src/main.c **** uint8_t tx_state_frame[32];
  78:Core/Src/main.c **** uint8_t prev_rx, last_rx;
  79:Core/Src/main.c **** // Cross processes values 
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** #ifdef TEST_HARDWARE
  82:Core/Src/main.c **** volatile uint16_t cnt = 0;
  83:Core/Src/main.c **** volatile uint16_t last_cnt = 0;
  84:Core/Src/main.c **** volatile double enc_cnt = 0.0f;
  85:Core/Src/main.c **** volatile double last_enc_cnt = 0.0f;
  86:Core/Src/main.c **** #endif
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** volatile double right_set_speed = 0.0f; // RPM
ARM GAS  /tmp/ccyRNjiC.s 			page 3


  89:Core/Src/main.c **** volatile double left_set_speed = 0.0f; // RPM
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** #ifdef ENABLE_PID
  92:Core/Src/main.c **** /* PID Init Variables */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** double right_pid_params[3] = {RIGHT_MOTOR_KP , RIGHT_MOTOR_KI, RIGHT_MOTOR_KD};
  95:Core/Src/main.c **** double left_pid_params[3] = {LEFT_MOTOR_KP , LEFT_MOTOR_KI, LEFT_MOTOR_KD};
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** // Custom typedef
  98:Core/Src/main.c **** MOTOR_TypeDef str_right_motor;
  99:Core/Src/main.c **** PID_TypeDef str_right_pid;
 100:Core/Src/main.c **** MOTOR_TypeDef str_left_motor;
 101:Core/Src/main.c **** PID_TypeDef str_left_pid;
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** #endif
 104:Core/Src/main.c **** /* Other definitions*/
 105:Core/Src/main.c **** volatile bool cmd_vel_ready_flag = false; // Those volatile variable is used inside UART callback
 106:Core/Src/main.c **** volatile bool vel_update_flag = false;
 107:Core/Src/main.c **** uint8_t tf_publish_ready_flag = TRUE;
 108:Core/Src/main.c **** uint8_t pid_flag = FALSE;
 109:Core/Src/main.c **** float left_rpm;
 110:Core/Src/main.c **** float right_rpm;
 111:Core/Src/main.c **** float last_l_rpm, last_r_rpm;
 112:Core/Src/main.c **** uint32_t tick, last_tick, last_update;
 113:Core/Src/main.c **** /* USER CODE END PV */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 116:Core/Src/main.c **** void SystemClock_Config(void);
 117:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** /* USER CODE END PFP */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 122:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /* USER CODE END 0 */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** /**
 127:Core/Src/main.c ****   * @brief  The application entry point.
 128:Core/Src/main.c ****   * @retval int
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c **** int main(void)
 131:Core/Src/main.c **** {
 132:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* USER CODE END 1 */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 139:Core/Src/main.c ****   HAL_Init();
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE END Init */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* Configure the system clock */
ARM GAS  /tmp/ccyRNjiC.s 			page 4


 146:Core/Src/main.c ****   SystemClock_Config();
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE END SysInit */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* Initialize all configured peripherals */
 153:Core/Src/main.c ****   MX_GPIO_Init();
 154:Core/Src/main.c ****   MX_DMA_Init();
 155:Core/Src/main.c ****   MX_TIM1_Init();
 156:Core/Src/main.c ****   MX_TIM2_Init();
 157:Core/Src/main.c ****   MX_TIM3_Init();
 158:Core/Src/main.c ****   MX_TIM4_Init();
 159:Core/Src/main.c ****   MX_USART1_UART_Init();
 160:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 161:Core/Src/main.c ****   //RetargetInit(&huart1);
 162:Core/Src/main.c ****   HAL_UART_Receive_DMA(&huart1, dummy_buffer, 1);
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   #ifdef ENABLE_PID
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   PID_MotorInit(&str_right_motor, &str_right_pid, GPIOB, GPIO_PIN_6 , GPIO_PIN_7, 100.0f, 15.0f, &(
 167:Core/Src/main.c ****   PID_MotorInit(&str_left_motor, &str_left_pid, GPIOB, GPIO_PIN_4 , GPIO_PIN_5, 100.0f, 15.0f, &(TI
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   // Start Timer4 for PWM function on channel 3 and channel 4
 170:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 171:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   // Reset PWM Duty Cycle to zero on TIM 4 output channel 3 and channel 4
 174:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 175:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 176:Core/Src/main.c ****   
 177:Core/Src/main.c ****   // Start Timer3 for RIGHT Encoder Interfacing.
 178:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 179:Core/Src/main.c ****   // Start Timer2 for LEFT Encoder Interfacing.
 180:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   // Start Timer1 for control loop interrupt
 183:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1);
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   #else 
 186:Core/Src/main.c ****   //Test PWM
 187:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1);
 188:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 189:Core/Src/main.c ****   // Start Timer4 for PWM function on channel 3 and channel 4
 190:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 191:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 192:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 30);
 193:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 30);
 194:Core/Src/main.c ****   //Test PI control motor loop
 195:Core/Src/main.c ****   // Start Timer1 for sampling loop interrupt
 196:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1);
 197:Core/Src/main.c ****   #endif
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   // Last update time in tick
 200:Core/Src/main.c ****   tick = HAL_GetTick();
 201:Core/Src/main.c ****   last_tick = HAL_GetTick();
 202:Core/Src/main.c ****   /* USER CODE END 2 */
ARM GAS  /tmp/ccyRNjiC.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* Infinite loop */
 205:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 206:Core/Src/main.c ****   while (1)
 207:Core/Src/main.c ****   {
 208:Core/Src/main.c ****     /* USER CODE END WHILE */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****       #ifdef ENABLE_PID
 213:Core/Src/main.c ****       if (vel_update_flag)
 214:Core/Src/main.c ****       {    
 215:Core/Src/main.c ****           resolveRxFrame(rx_buffer, &left_rpm, &right_rpm);
 216:Core/Src/main.c ****           vel_update_flag = false;
 217:Core/Src/main.c ****   
 218:Core/Src/main.c ****           left_set_speed = left_rpm ; 
 219:Core/Src/main.c ****           right_set_speed = right_rpm;
 220:Core/Src/main.c ****           #ifdef UART_DEBUG
 221:Core/Src/main.c ****           if (left_rpm != last_l_rpm || right_rpm != last_r_rpm)
 222:Core/Src/main.c ****           {
 223:Core/Src/main.c ****               sprintf((char *)MSG, "R: %.5f | L: %.5f \n", left_rpm, right_rpm);
 224:Core/Src/main.c ****               HAL_UART_Transmit_DMA(&huart1 ,MSG, sizeof(MSG));
 225:Core/Src/main.c ****           }
 226:Core/Src/main.c ****           // HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_6);
 227:Core/Src/main.c ****           #endif
 228:Core/Src/main.c ****           last_update = HAL_GetTick();
 229:Core/Src/main.c ****       }
 230:Core/Src/main.c ****       else
 231:Core/Src/main.c ****       {
 232:Core/Src/main.c ****           if ( ((HAL_GetTick() - last_update) > 2000) && ((left_set_speed != 0) || (right_set_speed
 233:Core/Src/main.c ****           {
 234:Core/Src/main.c ****             left_set_speed = 0; 
 235:Core/Src/main.c ****             right_set_speed = 0;
 236:Core/Src/main.c ****             HAL_UART_Receive_DMA(&huart1, dummy_buffer, 1);
 237:Core/Src/main.c ****           }
 238:Core/Src/main.c ****       }
 239:Core/Src/main.c ****       #endif
 240:Core/Src/main.c ****       // Send 
 241:Core/Src/main.c ****       #ifdef TF_UPDATE
 242:Core/Src/main.c ****       if (tf_publish_ready_flag == TRUE)
 243:Core/Src/main.c ****       {
 244:Core/Src/main.c ****         tick = HAL_GetTick();
 245:Core/Src/main.c ****         uint32_t dtick = tick - last_tick;
 246:Core/Src/main.c ****         if (dtick > 20)
 247:Core/Src/main.c ****         {
 248:Core/Src/main.c ****             #ifndef DEBUG_TF_UPDATE
 249:Core/Src/main.c ****             double dt = (double)dtick;
 250:Core/Src/main.c ****             // Publish odometry data
 251:Core/Src/main.c ****             double left_speed =  (str_left_motor.dir == 0) ? str_left_motor.speed : (- str_left_mot
 252:Core/Src/main.c ****             double right_speed =  (str_right_motor.dir == 0) ? str_right_motor.speed : (- str_right
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****             parseTxStateFrame(tx_state_frame, left_speed, right_speed, dt);         
 255:Core/Src/main.c ****             HAL_UART_Transmit_DMA(&huart1 ,tx_state_frame, 32);
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****             #else 
 258:Core/Src/main.c ****             // double vx = 0.1; // M
 259:Core/Src/main.c ****             // double vth = 0.5; // Rad
ARM GAS  /tmp/ccyRNjiC.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****             // double left_speed =  (str_left_motor.dir == 0) ? str_left_motor.speed : (- str_left_
 262:Core/Src/main.c ****             // double right_speed =  (str_right_motor.dir == 0) ? str_right_motor.speed : (- str_ri
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****             // double vx = (right_speed + left_speed) * ( PI * ROBOT_WHEEL_DIAMETER ) / (2 * 60) ; 
 265:Core/Src/main.c ****             // double vth = (right_speed - left_speed) * ( PI * ROBOT_WHEEL_DIAMETER ) / (ROBOT_WHE
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****             sprintf((char *)MSG, "\nL: %.5f | R: %.5f", left_set_speed, right_set_speed);
 268:Core/Src/main.c ****             HAL_UART_Transmit_DMA(&huart1 ,MSG, sizeof(MSG));
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****             // sprintf((char *)MSG, tx_state_frame);
 271:Core/Src/main.c ****             // HAL_UART_Transmit_DMA(&huart1 ,MSG, 32);
 272:Core/Src/main.c ****             #endif
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****             last_tick = tick;
 275:Core/Src/main.c ****         }
 276:Core/Src/main.c ****       }
 277:Core/Src/main.c ****       #endif
 278:Core/Src/main.c ****     }
 279:Core/Src/main.c ****   /* USER CODE END 3 */
 280:Core/Src/main.c **** }
 281:Core/Src/main.c **** 
 282:Core/Src/main.c **** /**
 283:Core/Src/main.c ****   * @brief System Clock Configuration
 284:Core/Src/main.c ****   * @retval None
 285:Core/Src/main.c ****   */
 286:Core/Src/main.c **** void SystemClock_Config(void)
 287:Core/Src/main.c **** {
 288:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 289:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 292:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 293:Core/Src/main.c ****   */
 294:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 295:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 296:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 297:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 301:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 302:Core/Src/main.c ****   {
 303:Core/Src/main.c ****     Error_Handler();
 304:Core/Src/main.c ****   }
 305:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 306:Core/Src/main.c ****   */
 307:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 308:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 309:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 310:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 311:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 312:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 315:Core/Src/main.c ****   {
 316:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccyRNjiC.s 			page 7


 317:Core/Src/main.c ****   }
 318:Core/Src/main.c **** }
 319:Core/Src/main.c **** 
 320:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c **** void map_speed(float a_vel, float l_vel, double *r_set_rpm, double *r_set_lpm)
 323:Core/Src/main.c **** {
  28              		.loc 1 323 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 324:Core/Src/main.c ****     __NOP();
  33              		.loc 1 324 5 view .LVU1
  34              		.syntax unified
  35              	@ 324 "Core/Src/main.c" 1
  36 0000 00BF     		nop
  37              	@ 0 "" 2
 325:Core/Src/main.c **** }
  38              		.loc 1 325 1 is_stmt 0 view .LVU2
  39              		.thumb
  40              		.syntax unified
  41 0002 7047     		bx	lr
  42              		.cfi_endproc
  43              	.LFE70:
  45              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
  46              		.align	1
  47              		.global	HAL_TIM_PeriodElapsedCallback
  48              		.syntax unified
  49              		.thumb
  50              		.thumb_func
  51              		.fpu softvfp
  53              	HAL_TIM_PeriodElapsedCallback:
  54              	.LVL1:
  55              	.LFB71:
 326:Core/Src/main.c **** 
 327:Core/Src/main.c **** /* Timer Interrupt for PID control*/
 328:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 329:Core/Src/main.c **** {
  56              		.loc 1 329 1 is_stmt 1 view -0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60              		.loc 1 329 1 is_stmt 0 view .LVU4
  61 0000 38B5     		push	{r3, r4, r5, lr}
  62              	.LCFI0:
  63              		.cfi_def_cfa_offset 16
  64              		.cfi_offset 3, -16
  65              		.cfi_offset 4, -12
  66              		.cfi_offset 5, -8
  67              		.cfi_offset 14, -4
 330:Core/Src/main.c ****   if (htim == &htim1)
  68              		.loc 1 330 3 is_stmt 1 view .LVU5
  69              		.loc 1 330 6 is_stmt 0 view .LVU6
  70 0002 0F4B     		ldr	r3, .L6
  71 0004 8342     		cmp	r3, r0
  72 0006 00D0     		beq	.L5
ARM GAS  /tmp/ccyRNjiC.s 			page 8


  73              	.LVL2:
  74              	.L2:
 331:Core/Src/main.c ****   {
 332:Core/Src/main.c ****     #ifdef TEST_HARDWARE
 333:Core/Src/main.c ****     // Do sampling and calculate stuff
 334:Core/Src/main.c ****     cnt++;
 335:Core/Src/main.c ****     if (cnt == 100)
 336:Core/Src/main.c ****     {
 337:Core/Src/main.c ****         
 338:Core/Src/main.c ****         enc_cnt = TIM3->CNT;
 339:Core/Src/main.c ****         HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 340:Core/Src/main.c ****         if (enc_cnt!=last_enc_cnt)
 341:Core/Src/main.c ****         {
 342:Core/Src/main.c ****           sprintf((char *)period, "-> %d pulses/sec\n", (enc_cnt-last_enc_cnt));
 343:Core/Src/main.c ****           HAL_UART_Transmit_DMA(&huart1, period, sizeof(period));
 344:Core/Src/main.c ****         }
 345:Core/Src/main.c ****         cnt = 0;
 346:Core/Src/main.c ****         last_enc_cnt = enc_cnt;        
 347:Core/Src/main.c ****     }
 348:Core/Src/main.c ****     #endif
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****     #ifdef ENABLE_PID
 351:Core/Src/main.c ****     /* =================
 352:Core/Src/main.c ****     * MAIN PID CLOSE-LOOP SAMPLING AND COMPUTE
 353:Core/Src/main.c ****     *  =================== */
 354:Core/Src/main.c ****     PID_PreProcess(&str_right_motor, right_set_speed);
 355:Core/Src/main.c ****     PID_PreProcess(&str_left_motor, left_set_speed);
 356:Core/Src/main.c ****     PID_ComputeOutput(&str_right_motor);
 357:Core/Src/main.c ****     PID_ComputeOutput(&str_left_motor);
 358:Core/Src/main.c ****     PID_SetDuty(&str_right_motor );
 359:Core/Src/main.c ****     PID_SetDuty(&str_left_motor );
 360:Core/Src/main.c ****     #else 
 361:Core/Src/main.c ****     // Test encoder, blink LED every 100 pulses
 362:Core/Src/main.c ****     static uint32_t counter = 0;
 363:Core/Src/main.c ****     if (counter >= 100)
 364:Core/Src/main.c ****     {
 365:Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 366:Core/Src/main.c ****       counter = 0;
 367:Core/Src/main.c ****     }
 368:Core/Src/main.c ****     counter++;  
 369:Core/Src/main.c ****     #endif
 370:Core/Src/main.c ****   }
 371:Core/Src/main.c **** }
  75              		.loc 1 371 1 view .LVU7
  76 0008 38BD     		pop	{r3, r4, r5, pc}
  77              	.LVL3:
  78              	.L5:
 354:Core/Src/main.c ****     PID_PreProcess(&str_left_motor, left_set_speed);
  79              		.loc 1 354 5 is_stmt 1 view .LVU8
  80 000a 0E4D     		ldr	r5, .L6+4
  81 000c 0E4B     		ldr	r3, .L6+8
  82 000e D3E90023 		ldrd	r2, [r3]
  83 0012 2846     		mov	r0, r5
  84              	.LVL4:
 354:Core/Src/main.c ****     PID_PreProcess(&str_left_motor, left_set_speed);
  85              		.loc 1 354 5 is_stmt 0 view .LVU9
  86 0014 FFF7FEFF 		bl	PID_PreProcess
ARM GAS  /tmp/ccyRNjiC.s 			page 9


  87              	.LVL5:
 355:Core/Src/main.c ****     PID_ComputeOutput(&str_right_motor);
  88              		.loc 1 355 5 is_stmt 1 view .LVU10
  89 0018 0C4C     		ldr	r4, .L6+12
  90 001a 0D4B     		ldr	r3, .L6+16
  91 001c D3E90023 		ldrd	r2, [r3]
  92 0020 2046     		mov	r0, r4
  93 0022 FFF7FEFF 		bl	PID_PreProcess
  94              	.LVL6:
 356:Core/Src/main.c ****     PID_ComputeOutput(&str_left_motor);
  95              		.loc 1 356 5 view .LVU11
  96 0026 2846     		mov	r0, r5
  97 0028 FFF7FEFF 		bl	PID_ComputeOutput
  98              	.LVL7:
 357:Core/Src/main.c ****     PID_SetDuty(&str_right_motor );
  99              		.loc 1 357 5 view .LVU12
 100 002c 2046     		mov	r0, r4
 101 002e FFF7FEFF 		bl	PID_ComputeOutput
 102              	.LVL8:
 358:Core/Src/main.c ****     PID_SetDuty(&str_left_motor );
 103              		.loc 1 358 5 view .LVU13
 104 0032 2846     		mov	r0, r5
 105 0034 FFF7FEFF 		bl	PID_SetDuty
 106              	.LVL9:
 359:Core/Src/main.c ****     #else 
 107              		.loc 1 359 5 view .LVU14
 108 0038 2046     		mov	r0, r4
 109 003a FFF7FEFF 		bl	PID_SetDuty
 110              	.LVL10:
 111              		.loc 1 371 1 is_stmt 0 view .LVU15
 112 003e E3E7     		b	.L2
 113              	.L7:
 114              		.align	2
 115              	.L6:
 116 0040 00000000 		.word	htim1
 117 0044 00000000 		.word	str_right_motor
 118 0048 00000000 		.word	.LANCHOR0
 119 004c 00000000 		.word	str_left_motor
 120 0050 00000000 		.word	.LANCHOR1
 121              		.cfi_endproc
 122              	.LFE71:
 124              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 125              		.align	1
 126              		.global	HAL_UART_RxCpltCallback
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 130              		.fpu softvfp
 132              	HAL_UART_RxCpltCallback:
 133              	.LVL11:
 134              	.LFB72:
 372:Core/Src/main.c **** 
 373:Core/Src/main.c **** // UART RX callback for cmd_vel receive
 374:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 375:Core/Src/main.c **** {
 135              		.loc 1 375 1 is_stmt 1 view -0
 136              		.cfi_startproc
ARM GAS  /tmp/ccyRNjiC.s 			page 10


 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		.loc 1 375 1 is_stmt 0 view .LVU17
 140 0000 08B5     		push	{r3, lr}
 141              	.LCFI1:
 142              		.cfi_def_cfa_offset 8
 143              		.cfi_offset 3, -8
 144              		.cfi_offset 14, -4
 376:Core/Src/main.c ****     if (cmd_vel_ready_flag == true)
 145              		.loc 1 376 5 is_stmt 1 view .LVU18
 146              		.loc 1 376 28 is_stmt 0 view .LVU19
 147 0002 1A4B     		ldr	r3, .L15
 148 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 149              		.loc 1 376 8 view .LVU20
 150 0006 A3B9     		cbnz	r3, .L13
 377:Core/Src/main.c ****     {
 378:Core/Src/main.c ****         cmd_vel_ready_flag = false;
 379:Core/Src/main.c ****         vel_update_flag = true; 
 380:Core/Src/main.c ****         HAL_UART_Receive_DMA(&huart1, dummy_buffer, 1);
 381:Core/Src/main.c ****     }
 382:Core/Src/main.c ****     else
 383:Core/Src/main.c ****     {
 384:Core/Src/main.c ****         if (dummy_buffer[0] == 0x16 && prev_rx == 0x16 && last_rx == 0x16) // SYN
 151              		.loc 1 384 9 is_stmt 1 view .LVU21
 152              		.loc 1 384 25 is_stmt 0 view .LVU22
 153 0008 194B     		ldr	r3, .L15+4
 154 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 155              		.loc 1 384 12 view .LVU23
 156 000c 162B     		cmp	r3, #22
 157 000e 03D1     		bne	.L11
 158              		.loc 1 384 48 discriminator 1 view .LVU24
 159 0010 184B     		ldr	r3, .L15+8
 160 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 161              		.loc 1 384 37 discriminator 1 view .LVU25
 162 0014 162B     		cmp	r3, #22
 163 0016 17D0     		beq	.L14
 164              	.L11:
 385:Core/Src/main.c ****         {
 386:Core/Src/main.c ****             cmd_vel_ready_flag = true;
 387:Core/Src/main.c ****             memset(rx_buffer, 0, RX_BUFFER_SIZE);
 388:Core/Src/main.c ****             HAL_UART_Receive_DMA(&huart1, rx_buffer, RX_BUFFER_SIZE);  
 389:Core/Src/main.c ****         }
 390:Core/Src/main.c ****         else
 391:Core/Src/main.c ****         {
 392:Core/Src/main.c ****             HAL_UART_Receive_DMA(&huart1, dummy_buffer, 1);
 165              		.loc 1 392 13 is_stmt 1 view .LVU26
 166 0018 0122     		movs	r2, #1
 167 001a 1549     		ldr	r1, .L15+4
 168 001c 1648     		ldr	r0, .L15+12
 169              	.LVL12:
 170              		.loc 1 392 13 is_stmt 0 view .LVU27
 171 001e FFF7FEFF 		bl	HAL_UART_Receive_DMA
 172              	.LVL13:
 173              	.L10:
 393:Core/Src/main.c ****         }
 394:Core/Src/main.c ****     } 
 395:Core/Src/main.c ****     // This session for enabling TX Velocity after receive signal from PI
ARM GAS  /tmp/ccyRNjiC.s 			page 11


 396:Core/Src/main.c ****     // Note: Without snippet, PI gonna be spamed on TX pin and wont boot
 397:Core/Src/main.c ****     // if (tf_publish_ready_flag == FALSE)
 398:Core/Src/main.c ****     // {
 399:Core/Src/main.c ****     //     if (rx_buffer[0] == 0x16 && prev_rx == 0x02 && last_rx == 0x16)
 400:Core/Src/main.c ****     //     {
 401:Core/Src/main.c ****     //         tf_publish_ready_flag = TRUE;
 402:Core/Src/main.c ****     //     }
 403:Core/Src/main.c ****     // }
 404:Core/Src/main.c ****     last_rx = prev_rx;
 174              		.loc 1 404 5 is_stmt 1 view .LVU28
 175              		.loc 1 404 13 is_stmt 0 view .LVU29
 176 0022 144B     		ldr	r3, .L15+8
 177 0024 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 178 0026 154A     		ldr	r2, .L15+16
 179 0028 1170     		strb	r1, [r2]
 405:Core/Src/main.c ****     prev_rx = dummy_buffer[0];
 180              		.loc 1 405 5 is_stmt 1 view .LVU30
 181              		.loc 1 405 27 is_stmt 0 view .LVU31
 182 002a 114A     		ldr	r2, .L15+4
 183 002c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 184              		.loc 1 405 13 view .LVU32
 185 002e 1A70     		strb	r2, [r3]
 406:Core/Src/main.c **** }
 186              		.loc 1 406 1 view .LVU33
 187 0030 08BD     		pop	{r3, pc}
 188              	.LVL14:
 189              	.L13:
 378:Core/Src/main.c ****         vel_update_flag = true; 
 190              		.loc 1 378 9 is_stmt 1 view .LVU34
 378:Core/Src/main.c ****         vel_update_flag = true; 
 191              		.loc 1 378 28 is_stmt 0 view .LVU35
 192 0032 0E4B     		ldr	r3, .L15
 193 0034 0022     		movs	r2, #0
 194 0036 1A70     		strb	r2, [r3]
 379:Core/Src/main.c ****         HAL_UART_Receive_DMA(&huart1, dummy_buffer, 1);
 195              		.loc 1 379 9 is_stmt 1 view .LVU36
 379:Core/Src/main.c ****         HAL_UART_Receive_DMA(&huart1, dummy_buffer, 1);
 196              		.loc 1 379 25 is_stmt 0 view .LVU37
 197 0038 0122     		movs	r2, #1
 198 003a 114B     		ldr	r3, .L15+20
 199 003c 1A70     		strb	r2, [r3]
 380:Core/Src/main.c ****     }
 200              		.loc 1 380 9 is_stmt 1 view .LVU38
 201 003e 0C49     		ldr	r1, .L15+4
 202 0040 0D48     		ldr	r0, .L15+12
 203              	.LVL15:
 380:Core/Src/main.c ****     }
 204              		.loc 1 380 9 is_stmt 0 view .LVU39
 205 0042 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 206              	.LVL16:
 207 0046 ECE7     		b	.L10
 208              	.LVL17:
 209              	.L14:
 384:Core/Src/main.c ****         {
 210              		.loc 1 384 67 discriminator 2 view .LVU40
 211 0048 0C4B     		ldr	r3, .L15+16
 212 004a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  /tmp/ccyRNjiC.s 			page 12


 384:Core/Src/main.c ****         {
 213              		.loc 1 384 56 discriminator 2 view .LVU41
 214 004c 162B     		cmp	r3, #22
 215 004e E3D1     		bne	.L11
 386:Core/Src/main.c ****             memset(rx_buffer, 0, RX_BUFFER_SIZE);
 216              		.loc 1 386 13 is_stmt 1 view .LVU42
 386:Core/Src/main.c ****             memset(rx_buffer, 0, RX_BUFFER_SIZE);
 217              		.loc 1 386 32 is_stmt 0 view .LVU43
 218 0050 064B     		ldr	r3, .L15
 219 0052 0122     		movs	r2, #1
 220 0054 1A70     		strb	r2, [r3]
 387:Core/Src/main.c ****             HAL_UART_Receive_DMA(&huart1, rx_buffer, RX_BUFFER_SIZE);  
 221              		.loc 1 387 13 is_stmt 1 view .LVU44
 222 0056 0B49     		ldr	r1, .L15+24
 223 0058 0023     		movs	r3, #0
 224 005a 0B60     		str	r3, [r1]	@ unaligned
 225 005c 4B60     		str	r3, [r1, #4]	@ unaligned
 226 005e 8B60     		str	r3, [r1, #8]	@ unaligned
 227 0060 CB60     		str	r3, [r1, #12]	@ unaligned
 388:Core/Src/main.c ****         }
 228              		.loc 1 388 13 view .LVU45
 229 0062 1022     		movs	r2, #16
 230 0064 0448     		ldr	r0, .L15+12
 231              	.LVL18:
 388:Core/Src/main.c ****         }
 232              		.loc 1 388 13 is_stmt 0 view .LVU46
 233 0066 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 234              	.LVL19:
 235 006a DAE7     		b	.L10
 236              	.L16:
 237              		.align	2
 238              	.L15:
 239 006c 00000000 		.word	.LANCHOR2
 240 0070 00000000 		.word	dummy_buffer
 241 0074 00000000 		.word	prev_rx
 242 0078 00000000 		.word	huart1
 243 007c 00000000 		.word	last_rx
 244 0080 00000000 		.word	.LANCHOR3
 245 0084 00000000 		.word	rx_buffer
 246              		.cfi_endproc
 247              	.LFE72:
 249              		.section	.text.Error_Handler,"ax",%progbits
 250              		.align	1
 251              		.global	Error_Handler
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu softvfp
 257              	Error_Handler:
 258              	.LFB73:
 407:Core/Src/main.c **** /* USER CODE END 4 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c **** /**
 410:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 411:Core/Src/main.c ****   * @retval None
 412:Core/Src/main.c ****   */
 413:Core/Src/main.c **** void Error_Handler(void)
ARM GAS  /tmp/ccyRNjiC.s 			page 13


 414:Core/Src/main.c **** {
 259              		.loc 1 414 1 is_stmt 1 view -0
 260              		.cfi_startproc
 261              		@ Volatile: function does not return.
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		@ link register save eliminated.
 415:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 416:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 417:Core/Src/main.c ****   __disable_irq();
 265              		.loc 1 417 3 view .LVU48
 266              	.LBB4:
 267              	.LBI4:
 268              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
ARM GAS  /tmp/ccyRNjiC.s 			page 14


  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
ARM GAS  /tmp/ccyRNjiC.s 			page 15


 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 269              		.loc 2 140 27 view .LVU49
 270              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 271              		.loc 2 142 3 view .LVU50
 272              		.syntax unified
 273              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 274 0000 72B6     		cpsid i
 275              	@ 0 "" 2
 276              		.thumb
 277              		.syntax unified
 278              	.L18:
 279              	.LBE5:
 280              	.LBE4:
 418:Core/Src/main.c ****   while (1)
 281              		.loc 1 418 3 discriminator 1 view .LVU51
 419:Core/Src/main.c ****   {
ARM GAS  /tmp/ccyRNjiC.s 			page 16


 420:Core/Src/main.c ****   }
 282              		.loc 1 420 3 discriminator 1 view .LVU52
 418:Core/Src/main.c ****   while (1)
 283              		.loc 1 418 9 discriminator 1 view .LVU53
 284 0002 FEE7     		b	.L18
 285              		.cfi_endproc
 286              	.LFE73:
 288              		.section	.text.SystemClock_Config,"ax",%progbits
 289              		.align	1
 290              		.global	SystemClock_Config
 291              		.syntax unified
 292              		.thumb
 293              		.thumb_func
 294              		.fpu softvfp
 296              	SystemClock_Config:
 297              	.LFB69:
 287:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 298              		.loc 1 287 1 view -0
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 64
 301              		@ frame_needed = 0, uses_anonymous_args = 0
 302 0000 00B5     		push	{lr}
 303              	.LCFI2:
 304              		.cfi_def_cfa_offset 4
 305              		.cfi_offset 14, -4
 306 0002 91B0     		sub	sp, sp, #68
 307              	.LCFI3:
 308              		.cfi_def_cfa_offset 72
 288:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 309              		.loc 1 288 3 view .LVU55
 288:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 310              		.loc 1 288 22 is_stmt 0 view .LVU56
 311 0004 0023     		movs	r3, #0
 312 0006 0993     		str	r3, [sp, #36]
 313 0008 0B93     		str	r3, [sp, #44]
 314 000a 0C93     		str	r3, [sp, #48]
 289:Core/Src/main.c **** 
 315              		.loc 1 289 3 is_stmt 1 view .LVU57
 289:Core/Src/main.c **** 
 316              		.loc 1 289 22 is_stmt 0 view .LVU58
 317 000c 0193     		str	r3, [sp, #4]
 318 000e 0293     		str	r3, [sp, #8]
 319 0010 0393     		str	r3, [sp, #12]
 320 0012 0493     		str	r3, [sp, #16]
 321 0014 0593     		str	r3, [sp, #20]
 294:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 322              		.loc 1 294 3 is_stmt 1 view .LVU59
 294:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 323              		.loc 1 294 36 is_stmt 0 view .LVU60
 324 0016 0121     		movs	r1, #1
 325 0018 0691     		str	r1, [sp, #24]
 295:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 326              		.loc 1 295 3 is_stmt 1 view .LVU61
 295:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 327              		.loc 1 295 30 is_stmt 0 view .LVU62
 328 001a 4FF48032 		mov	r2, #65536
 329 001e 0792     		str	r2, [sp, #28]
ARM GAS  /tmp/ccyRNjiC.s 			page 17


 296:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 330              		.loc 1 296 3 is_stmt 1 view .LVU63
 296:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 331              		.loc 1 296 36 is_stmt 0 view .LVU64
 332 0020 0893     		str	r3, [sp, #32]
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 333              		.loc 1 297 3 is_stmt 1 view .LVU65
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 334              		.loc 1 297 30 is_stmt 0 view .LVU66
 335 0022 0A91     		str	r1, [sp, #40]
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 336              		.loc 1 298 3 is_stmt 1 view .LVU67
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 337              		.loc 1 298 34 is_stmt 0 view .LVU68
 338 0024 0223     		movs	r3, #2
 339 0026 0D93     		str	r3, [sp, #52]
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 340              		.loc 1 299 3 is_stmt 1 view .LVU69
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 341              		.loc 1 299 35 is_stmt 0 view .LVU70
 342 0028 0E92     		str	r2, [sp, #56]
 300:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 343              		.loc 1 300 3 is_stmt 1 view .LVU71
 300:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 344              		.loc 1 300 32 is_stmt 0 view .LVU72
 345 002a 4FF4E013 		mov	r3, #1835008
 346 002e 0F93     		str	r3, [sp, #60]
 301:Core/Src/main.c ****   {
 347              		.loc 1 301 3 is_stmt 1 view .LVU73
 301:Core/Src/main.c ****   {
 348              		.loc 1 301 7 is_stmt 0 view .LVU74
 349 0030 06A8     		add	r0, sp, #24
 350 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
 351              	.LVL20:
 301:Core/Src/main.c ****   {
 352              		.loc 1 301 6 view .LVU75
 353 0036 80B9     		cbnz	r0, .L23
 307:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 354              		.loc 1 307 3 is_stmt 1 view .LVU76
 307:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 355              		.loc 1 307 31 is_stmt 0 view .LVU77
 356 0038 0F23     		movs	r3, #15
 357 003a 0193     		str	r3, [sp, #4]
 309:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 358              		.loc 1 309 3 is_stmt 1 view .LVU78
 309:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 359              		.loc 1 309 34 is_stmt 0 view .LVU79
 360 003c 0221     		movs	r1, #2
 361 003e 0291     		str	r1, [sp, #8]
 310:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 362              		.loc 1 310 3 is_stmt 1 view .LVU80
 310:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 363              		.loc 1 310 35 is_stmt 0 view .LVU81
 364 0040 0023     		movs	r3, #0
 365 0042 0393     		str	r3, [sp, #12]
 311:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 366              		.loc 1 311 3 is_stmt 1 view .LVU82
ARM GAS  /tmp/ccyRNjiC.s 			page 18


 311:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 367              		.loc 1 311 36 is_stmt 0 view .LVU83
 368 0044 4FF48062 		mov	r2, #1024
 369 0048 0492     		str	r2, [sp, #16]
 312:Core/Src/main.c **** 
 370              		.loc 1 312 3 is_stmt 1 view .LVU84
 312:Core/Src/main.c **** 
 371              		.loc 1 312 36 is_stmt 0 view .LVU85
 372 004a 0593     		str	r3, [sp, #20]
 314:Core/Src/main.c ****   {
 373              		.loc 1 314 3 is_stmt 1 view .LVU86
 314:Core/Src/main.c ****   {
 374              		.loc 1 314 7 is_stmt 0 view .LVU87
 375 004c 01A8     		add	r0, sp, #4
 376 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 377              	.LVL21:
 314:Core/Src/main.c ****   {
 378              		.loc 1 314 6 view .LVU88
 379 0052 20B9     		cbnz	r0, .L24
 318:Core/Src/main.c **** 
 380              		.loc 1 318 1 view .LVU89
 381 0054 11B0     		add	sp, sp, #68
 382              	.LCFI4:
 383              		.cfi_remember_state
 384              		.cfi_def_cfa_offset 4
 385              		@ sp needed
 386 0056 5DF804FB 		ldr	pc, [sp], #4
 387              	.L23:
 388              	.LCFI5:
 389              		.cfi_restore_state
 303:Core/Src/main.c ****   }
 390              		.loc 1 303 5 is_stmt 1 view .LVU90
 391 005a FFF7FEFF 		bl	Error_Handler
 392              	.LVL22:
 393              	.L24:
 316:Core/Src/main.c ****   }
 394              		.loc 1 316 5 view .LVU91
 395 005e FFF7FEFF 		bl	Error_Handler
 396              	.LVL23:
 397              		.cfi_endproc
 398              	.LFE69:
 400              		.global	__aeabi_f2d
 401              		.global	__aeabi_dcmpeq
 402              		.global	__aeabi_ui2d
 403              		.section	.text.main,"ax",%progbits
 404              		.align	1
 405              		.global	main
 406              		.syntax unified
 407              		.thumb
 408              		.thumb_func
 409              		.fpu softvfp
 411              	main:
 412              	.LFB68:
 131:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 413              		.loc 1 131 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccyRNjiC.s 			page 19


 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 418              	.LCFI6:
 419              		.cfi_def_cfa_offset 36
 420              		.cfi_offset 4, -36
 421              		.cfi_offset 5, -32
 422              		.cfi_offset 6, -28
 423              		.cfi_offset 7, -24
 424              		.cfi_offset 8, -20
 425              		.cfi_offset 9, -16
 426              		.cfi_offset 10, -12
 427              		.cfi_offset 11, -8
 428              		.cfi_offset 14, -4
 429 0004 8DB0     		sub	sp, sp, #52
 430              	.LCFI7:
 431              		.cfi_def_cfa_offset 88
 139:Core/Src/main.c **** 
 432              		.loc 1 139 3 view .LVU93
 433 0006 FFF7FEFF 		bl	HAL_Init
 434              	.LVL24:
 146:Core/Src/main.c **** 
 435              		.loc 1 146 3 view .LVU94
 436 000a FFF7FEFF 		bl	SystemClock_Config
 437              	.LVL25:
 153:Core/Src/main.c ****   MX_DMA_Init();
 438              		.loc 1 153 3 view .LVU95
 439 000e FFF7FEFF 		bl	MX_GPIO_Init
 440              	.LVL26:
 154:Core/Src/main.c ****   MX_TIM1_Init();
 441              		.loc 1 154 3 view .LVU96
 442 0012 FFF7FEFF 		bl	MX_DMA_Init
 443              	.LVL27:
 155:Core/Src/main.c ****   MX_TIM2_Init();
 444              		.loc 1 155 3 view .LVU97
 445 0016 FFF7FEFF 		bl	MX_TIM1_Init
 446              	.LVL28:
 156:Core/Src/main.c ****   MX_TIM3_Init();
 447              		.loc 1 156 3 view .LVU98
 448 001a FFF7FEFF 		bl	MX_TIM2_Init
 449              	.LVL29:
 157:Core/Src/main.c ****   MX_TIM4_Init();
 450              		.loc 1 157 3 view .LVU99
 451 001e FFF7FEFF 		bl	MX_TIM3_Init
 452              	.LVL30:
 158:Core/Src/main.c ****   MX_USART1_UART_Init();
 453              		.loc 1 158 3 view .LVU100
 454 0022 FFF7FEFF 		bl	MX_TIM4_Init
 455              	.LVL31:
 159:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 456              		.loc 1 159 3 view .LVU101
 457 0026 FFF7FEFF 		bl	MX_USART1_UART_Init
 458              	.LVL32:
 162:Core/Src/main.c **** 
 459              		.loc 1 162 3 view .LVU102
 460 002a 0122     		movs	r2, #1
 461 002c 6D49     		ldr	r1, .L39
 462 002e 6E48     		ldr	r0, .L39+4
ARM GAS  /tmp/ccyRNjiC.s 			page 20


 463 0030 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 464              	.LVL33:
 166:Core/Src/main.c ****   PID_MotorInit(&str_left_motor, &str_left_pid, GPIOB, GPIO_PIN_4 , GPIO_PIN_5, 100.0f, 15.0f, &(TI
 465              		.loc 1 166 3 view .LVU103
 466 0034 6D4C     		ldr	r4, .L39+8
 467 0036 6E4B     		ldr	r3, .L39+12
 468 0038 0893     		str	r3, [sp, #32]
 469 003a 6E4B     		ldr	r3, .L39+16
 470 003c 0793     		str	r3, [sp, #28]
 471 003e A3F58363 		sub	r3, r3, #1048
 472 0042 0693     		str	r3, [sp, #24]
 473 0044 4FF00008 		mov	r8, #0
 474 0048 DFF8FC91 		ldr	r9, .L39+100
 475 004c CDE90489 		strd	r8, [sp, #16]
 476 0050 4FF0000A 		mov	r10, #0
 477 0054 DFF8F4B1 		ldr	fp, .L39+104
 478 0058 CDE902AB 		strd	r10, [sp, #8]
 479 005c 8023     		movs	r3, #128
 480 005e 0093     		str	r3, [sp]
 481 0060 4023     		movs	r3, #64
 482 0062 2246     		mov	r2, r4
 483 0064 6449     		ldr	r1, .L39+20
 484 0066 6548     		ldr	r0, .L39+24
 485 0068 FFF7FEFF 		bl	PID_MotorInit
 486              	.LVL34:
 167:Core/Src/main.c **** 
 487              		.loc 1 167 3 view .LVU104
 488 006c 644B     		ldr	r3, .L39+28
 489 006e 0893     		str	r3, [sp, #32]
 490 0070 644B     		ldr	r3, .L39+32
 491 0072 0793     		str	r3, [sp, #28]
 492 0074 A3F61C03 		subw	r3, r3, #2076
 493 0078 0693     		str	r3, [sp, #24]
 494 007a CDE90489 		strd	r8, [sp, #16]
 495 007e CDE902AB 		strd	r10, [sp, #8]
 496 0082 2023     		movs	r3, #32
 497 0084 0093     		str	r3, [sp]
 498 0086 1023     		movs	r3, #16
 499 0088 2246     		mov	r2, r4
 500 008a 5F49     		ldr	r1, .L39+36
 501 008c 5F48     		ldr	r0, .L39+40
 502 008e FFF7FEFF 		bl	PID_MotorInit
 503              	.LVL35:
 170:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 504              		.loc 1 170 3 view .LVU105
 505 0092 DFF8BC81 		ldr	r8, .L39+108
 506 0096 0821     		movs	r1, #8
 507 0098 4046     		mov	r0, r8
 508 009a FFF7FEFF 		bl	HAL_TIM_PWM_Start
 509              	.LVL36:
 171:Core/Src/main.c **** 
 510              		.loc 1 171 3 view .LVU106
 511 009e 0C21     		movs	r1, #12
 512 00a0 4046     		mov	r0, r8
 513 00a2 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 514              	.LVL37:
 174:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
ARM GAS  /tmp/ccyRNjiC.s 			page 21


 515              		.loc 1 174 3 view .LVU107
 516 00a6 D8F80030 		ldr	r3, [r8]
 517 00aa 0022     		movs	r2, #0
 518 00ac DA63     		str	r2, [r3, #60]
 175:Core/Src/main.c ****   
 519              		.loc 1 175 3 view .LVU108
 520 00ae 1A64     		str	r2, [r3, #64]
 178:Core/Src/main.c ****   // Start Timer2 for LEFT Encoder Interfacing.
 521              		.loc 1 178 3 view .LVU109
 522 00b0 3C21     		movs	r1, #60
 523 00b2 5748     		ldr	r0, .L39+44
 524 00b4 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 525              	.LVL38:
 180:Core/Src/main.c **** 
 526              		.loc 1 180 3 view .LVU110
 527 00b8 3C21     		movs	r1, #60
 528 00ba 5648     		ldr	r0, .L39+48
 529 00bc FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 530              	.LVL39:
 183:Core/Src/main.c **** 
 531              		.loc 1 183 3 view .LVU111
 532 00c0 5548     		ldr	r0, .L39+52
 533 00c2 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 534              	.LVL40:
 200:Core/Src/main.c ****   last_tick = HAL_GetTick();
 535              		.loc 1 200 3 view .LVU112
 200:Core/Src/main.c ****   last_tick = HAL_GetTick();
 536              		.loc 1 200 10 is_stmt 0 view .LVU113
 537 00c6 FFF7FEFF 		bl	HAL_GetTick
 538              	.LVL41:
 200:Core/Src/main.c ****   last_tick = HAL_GetTick();
 539              		.loc 1 200 8 view .LVU114
 540 00ca 544B     		ldr	r3, .L39+56
 541 00cc 1860     		str	r0, [r3]
 201:Core/Src/main.c ****   /* USER CODE END 2 */
 542              		.loc 1 201 3 is_stmt 1 view .LVU115
 201:Core/Src/main.c ****   /* USER CODE END 2 */
 543              		.loc 1 201 15 is_stmt 0 view .LVU116
 544 00ce FFF7FEFF 		bl	HAL_GetTick
 545              	.LVL42:
 201:Core/Src/main.c ****   /* USER CODE END 2 */
 546              		.loc 1 201 13 view .LVU117
 547 00d2 534B     		ldr	r3, .L39+60
 548 00d4 1860     		str	r0, [r3]
 549 00d6 28E0     		b	.L30
 550              	.L26:
 232:Core/Src/main.c ****           {
 551              		.loc 1 232 11 is_stmt 1 view .LVU118
 232:Core/Src/main.c ****           {
 552              		.loc 1 232 18 is_stmt 0 view .LVU119
 553 00d8 FFF7FEFF 		bl	HAL_GetTick
 554              	.LVL43:
 232:Core/Src/main.c ****           {
 555              		.loc 1 232 32 view .LVU120
 556 00dc 514B     		ldr	r3, .L39+64
 557 00de 1B68     		ldr	r3, [r3]
 558 00e0 C01A     		subs	r0, r0, r3
ARM GAS  /tmp/ccyRNjiC.s 			page 22


 232:Core/Src/main.c ****           {
 559              		.loc 1 232 14 view .LVU121
 560 00e2 B0F5FA6F 		cmp	r0, #2000
 561 00e6 1CD9     		bls	.L27
 232:Core/Src/main.c ****           {
 562              		.loc 1 232 55 discriminator 1 view .LVU122
 563 00e8 0022     		movs	r2, #0
 564 00ea 0023     		movs	r3, #0
 565 00ec 4E49     		ldr	r1, .L39+68
 566 00ee D1E90001 		ldrd	r0, [r1]
 567 00f2 FFF7FEFF 		bl	__aeabi_dcmpeq
 568              	.LVL44:
 569 00f6 38B1     		cbz	r0, .L28
 232:Core/Src/main.c ****           {
 570              		.loc 1 232 81 discriminator 2 view .LVU123
 571 00f8 0022     		movs	r2, #0
 572 00fa 0023     		movs	r3, #0
 573 00fc 4B49     		ldr	r1, .L39+72
 574 00fe D1E90001 		ldrd	r0, [r1]
 575 0102 FFF7FEFF 		bl	__aeabi_dcmpeq
 576              	.LVL45:
 577 0106 60B9     		cbnz	r0, .L27
 578              	.L28:
 234:Core/Src/main.c ****             right_set_speed = 0;
 579              		.loc 1 234 13 is_stmt 1 view .LVU124
 234:Core/Src/main.c ****             right_set_speed = 0;
 580              		.loc 1 234 28 is_stmt 0 view .LVU125
 581 0108 0022     		movs	r2, #0
 582 010a 0023     		movs	r3, #0
 583 010c 4649     		ldr	r1, .L39+68
 584 010e C1E90023 		strd	r2, [r1]
 235:Core/Src/main.c ****             HAL_UART_Receive_DMA(&huart1, dummy_buffer, 1);
 585              		.loc 1 235 13 is_stmt 1 view .LVU126
 235:Core/Src/main.c ****             HAL_UART_Receive_DMA(&huart1, dummy_buffer, 1);
 586              		.loc 1 235 29 is_stmt 0 view .LVU127
 587 0112 4649     		ldr	r1, .L39+72
 588 0114 C1E90023 		strd	r2, [r1]
 236:Core/Src/main.c ****           }
 589              		.loc 1 236 13 is_stmt 1 view .LVU128
 590 0118 0122     		movs	r2, #1
 591 011a 3249     		ldr	r1, .L39
 592 011c 3248     		ldr	r0, .L39+4
 593 011e FFF7FEFF 		bl	HAL_UART_Receive_DMA
 594              	.LVL46:
 595              	.L27:
 242:Core/Src/main.c ****       {
 596              		.loc 1 242 7 view .LVU129
 242:Core/Src/main.c ****       {
 597              		.loc 1 242 33 is_stmt 0 view .LVU130
 598 0122 434B     		ldr	r3, .L39+76
 599 0124 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 242:Core/Src/main.c ****       {
 600              		.loc 1 242 10 view .LVU131
 601 0126 012B     		cmp	r3, #1
 602 0128 1ED0     		beq	.L38
 603              	.L30:
 206:Core/Src/main.c ****   {
ARM GAS  /tmp/ccyRNjiC.s 			page 23


 604              		.loc 1 206 3 is_stmt 1 view .LVU132
 213:Core/Src/main.c ****       {    
 605              		.loc 1 213 7 view .LVU133
 213:Core/Src/main.c ****       {    
 606              		.loc 1 213 11 is_stmt 0 view .LVU134
 607 012a 424B     		ldr	r3, .L39+80
 608 012c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 213:Core/Src/main.c ****       {    
 609              		.loc 1 213 10 view .LVU135
 610 012e 002B     		cmp	r3, #0
 611 0130 D2D0     		beq	.L26
 215:Core/Src/main.c ****           vel_update_flag = false;
 612              		.loc 1 215 11 is_stmt 1 view .LVU136
 613 0132 414C     		ldr	r4, .L39+84
 614 0134 414D     		ldr	r5, .L39+88
 615 0136 2246     		mov	r2, r4
 616 0138 2946     		mov	r1, r5
 617 013a 4148     		ldr	r0, .L39+92
 618 013c FFF7FEFF 		bl	resolveRxFrame
 619              	.LVL47:
 216:Core/Src/main.c ****   
 620              		.loc 1 216 11 view .LVU137
 216:Core/Src/main.c ****   
 621              		.loc 1 216 27 is_stmt 0 view .LVU138
 622 0140 3C4B     		ldr	r3, .L39+80
 623 0142 0022     		movs	r2, #0
 624 0144 1A70     		strb	r2, [r3]
 218:Core/Src/main.c ****           right_set_speed = right_rpm;
 625              		.loc 1 218 11 is_stmt 1 view .LVU139
 218:Core/Src/main.c ****           right_set_speed = right_rpm;
 626              		.loc 1 218 26 is_stmt 0 view .LVU140
 627 0146 2868     		ldr	r0, [r5]	@ float
 628 0148 FFF7FEFF 		bl	__aeabi_f2d
 629              	.LVL48:
 630 014c 364B     		ldr	r3, .L39+68
 631 014e C3E90001 		strd	r0, [r3]
 219:Core/Src/main.c ****           #ifdef UART_DEBUG
 632              		.loc 1 219 11 is_stmt 1 view .LVU141
 219:Core/Src/main.c ****           #ifdef UART_DEBUG
 633              		.loc 1 219 27 is_stmt 0 view .LVU142
 634 0152 2068     		ldr	r0, [r4]	@ float
 635 0154 FFF7FEFF 		bl	__aeabi_f2d
 636              	.LVL49:
 637 0158 344B     		ldr	r3, .L39+72
 638 015a C3E90001 		strd	r0, [r3]
 228:Core/Src/main.c ****       }
 639              		.loc 1 228 11 is_stmt 1 view .LVU143
 228:Core/Src/main.c ****       }
 640              		.loc 1 228 25 is_stmt 0 view .LVU144
 641 015e FFF7FEFF 		bl	HAL_GetTick
 642              	.LVL50:
 228:Core/Src/main.c ****       }
 643              		.loc 1 228 23 view .LVU145
 644 0162 304B     		ldr	r3, .L39+64
 645 0164 1860     		str	r0, [r3]
 646 0166 DCE7     		b	.L27
 647              	.L38:
ARM GAS  /tmp/ccyRNjiC.s 			page 24


 648              	.LBB6:
 244:Core/Src/main.c ****         uint32_t dtick = tick - last_tick;
 649              		.loc 1 244 9 is_stmt 1 view .LVU146
 244:Core/Src/main.c ****         uint32_t dtick = tick - last_tick;
 650              		.loc 1 244 16 is_stmt 0 view .LVU147
 651 0168 FFF7FEFF 		bl	HAL_GetTick
 652              	.LVL51:
 244:Core/Src/main.c ****         uint32_t dtick = tick - last_tick;
 653              		.loc 1 244 14 view .LVU148
 654 016c 2B4B     		ldr	r3, .L39+56
 655 016e 1860     		str	r0, [r3]
 245:Core/Src/main.c ****         if (dtick > 20)
 656              		.loc 1 245 9 is_stmt 1 view .LVU149
 245:Core/Src/main.c ****         if (dtick > 20)
 657              		.loc 1 245 31 is_stmt 0 view .LVU150
 658 0170 2B4B     		ldr	r3, .L39+60
 659 0172 1B68     		ldr	r3, [r3]
 245:Core/Src/main.c ****         if (dtick > 20)
 660              		.loc 1 245 18 view .LVU151
 661 0174 C01A     		subs	r0, r0, r3
 662              	.LVL52:
 246:Core/Src/main.c ****         {
 663              		.loc 1 246 9 is_stmt 1 view .LVU152
 246:Core/Src/main.c ****         {
 664              		.loc 1 246 12 is_stmt 0 view .LVU153
 665 0176 1428     		cmp	r0, #20
 666 0178 D7D9     		bls	.L30
 667              	.LBB7:
 249:Core/Src/main.c ****             // Publish odometry data
 668              		.loc 1 249 13 is_stmt 1 view .LVU154
 249:Core/Src/main.c ****             // Publish odometry data
 669              		.loc 1 249 20 is_stmt 0 view .LVU155
 670 017a FFF7FEFF 		bl	__aeabi_ui2d
 671              	.LVL53:
 251:Core/Src/main.c ****             double right_speed =  (str_right_motor.dir == 0) ? str_right_motor.speed : (- str_right
 672              		.loc 1 251 13 is_stmt 1 view .LVU156
 251:Core/Src/main.c ****             double right_speed =  (str_right_motor.dir == 0) ? str_right_motor.speed : (- str_right
 673              		.loc 1 251 49 is_stmt 0 view .LVU157
 674 017e 234B     		ldr	r3, .L39+40
 675 0180 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 251:Core/Src/main.c ****             double right_speed =  (str_right_motor.dir == 0) ? str_right_motor.speed : (- str_right
 676              		.loc 1 251 83 view .LVU158
 677 0184 F3B9     		cbnz	r3, .L32
 251:Core/Src/main.c ****             double right_speed =  (str_right_motor.dir == 0) ? str_right_motor.speed : (- str_right
 678              		.loc 1 251 83 discriminator 1 view .LVU159
 679 0186 214B     		ldr	r3, .L39+40
 680 0188 18CB     		ldmia	r3, {r3-r4}
 681 018a CDE90A34 		strd	r3, [sp, #40]
 682              	.L33:
 683              	.LVL54:
 252:Core/Src/main.c **** 
 684              		.loc 1 252 13 is_stmt 1 discriminator 4 view .LVU160
 252:Core/Src/main.c **** 
 685              		.loc 1 252 51 is_stmt 0 discriminator 4 view .LVU161
 686 018e 1B4B     		ldr	r3, .L39+24
 687 0190 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 252:Core/Src/main.c **** 
ARM GAS  /tmp/ccyRNjiC.s 			page 25


 688              		.loc 1 252 86 discriminator 4 view .LVU162
 689 0194 F3B9     		cbnz	r3, .L34
 252:Core/Src/main.c **** 
 690              		.loc 1 252 86 discriminator 1 view .LVU163
 691 0196 194B     		ldr	r3, .L39+24
 692 0198 D3E90067 		ldrd	r6, [r3]
 693              	.L35:
 694              	.LVL55:
 254:Core/Src/main.c ****             HAL_UART_Transmit_DMA(&huart1 ,tx_state_frame, 32);
 695              		.loc 1 254 13 is_stmt 1 discriminator 4 view .LVU164
 696 019c 294C     		ldr	r4, .L39+96
 697 019e CDE90201 		strd	r0, [sp, #8]
 698 01a2 CDE90067 		strd	r6, [sp]
 699 01a6 DDE90A23 		ldrd	r2, [sp, #40]
 700 01aa 2046     		mov	r0, r4
 701              	.LVL56:
 254:Core/Src/main.c ****             HAL_UART_Transmit_DMA(&huart1 ,tx_state_frame, 32);
 702              		.loc 1 254 13 is_stmt 0 discriminator 4 view .LVU165
 703 01ac FFF7FEFF 		bl	parseTxStateFrame
 704              	.LVL57:
 255:Core/Src/main.c **** 
 705              		.loc 1 255 13 is_stmt 1 discriminator 4 view .LVU166
 706 01b0 2022     		movs	r2, #32
 707 01b2 2146     		mov	r1, r4
 708 01b4 0C48     		ldr	r0, .L39+4
 709 01b6 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 710              	.LVL58:
 274:Core/Src/main.c ****         }
 711              		.loc 1 274 13 discriminator 4 view .LVU167
 274:Core/Src/main.c ****         }
 712              		.loc 1 274 23 is_stmt 0 discriminator 4 view .LVU168
 713 01ba 184B     		ldr	r3, .L39+56
 714 01bc 1A68     		ldr	r2, [r3]
 715 01be 184B     		ldr	r3, .L39+60
 716 01c0 1A60     		str	r2, [r3]
 717 01c2 B2E7     		b	.L30
 718              	.LVL59:
 719              	.L32:
 251:Core/Src/main.c ****             double right_speed =  (str_right_motor.dir == 0) ? str_right_motor.speed : (- str_right
 720              		.loc 1 251 102 discriminator 2 view .LVU169
 721 01c4 114B     		ldr	r3, .L39+40
 722 01c6 D3E90023 		ldrd	r2, [r3]
 251:Core/Src/main.c ****             double right_speed =  (str_right_motor.dir == 0) ? str_right_motor.speed : (- str_right
 723              		.loc 1 251 83 discriminator 2 view .LVU170
 724 01ca 0A92     		str	r2, [sp, #40]
 725 01cc 03F10043 		add	r3, r3, #-2147483648
 726 01d0 0B93     		str	r3, [sp, #44]
 727 01d2 DCE7     		b	.L33
 728              	.LVL60:
 729              	.L34:
 252:Core/Src/main.c **** 
 730              		.loc 1 252 106 discriminator 2 view .LVU171
 731 01d4 094B     		ldr	r3, .L39+24
 732 01d6 D3E90023 		ldrd	r2, [r3]
 252:Core/Src/main.c **** 
 733              		.loc 1 252 86 discriminator 2 view .LVU172
 734 01da 1646     		mov	r6, r2
ARM GAS  /tmp/ccyRNjiC.s 			page 26


 735 01dc 03F10047 		add	r7, r3, #-2147483648
 736 01e0 DCE7     		b	.L35
 737              	.L40:
 738 01e2 00BF     		.align	2
 739              	.L39:
 740 01e4 00000000 		.word	dummy_buffer
 741 01e8 00000000 		.word	huart1
 742 01ec 000C0140 		.word	1073810432
 743 01f0 00000000 		.word	.LANCHOR4
 744 01f4 3C080040 		.word	1073743932
 745 01f8 00000000 		.word	str_right_pid
 746 01fc 00000000 		.word	str_right_motor
 747 0200 00000000 		.word	.LANCHOR5
 748 0204 40080040 		.word	1073743936
 749 0208 00000000 		.word	str_left_pid
 750 020c 00000000 		.word	str_left_motor
 751 0210 00000000 		.word	htim3
 752 0214 00000000 		.word	htim2
 753 0218 00000000 		.word	htim1
 754 021c 00000000 		.word	tick
 755 0220 00000000 		.word	last_tick
 756 0224 00000000 		.word	last_update
 757 0228 00000000 		.word	.LANCHOR1
 758 022c 00000000 		.word	.LANCHOR0
 759 0230 00000000 		.word	.LANCHOR6
 760 0234 00000000 		.word	.LANCHOR3
 761 0238 00000000 		.word	right_rpm
 762 023c 00000000 		.word	left_rpm
 763 0240 00000000 		.word	rx_buffer
 764 0244 00000000 		.word	tx_state_frame
 765 0248 00002E40 		.word	1076756480
 766 024c 00005940 		.word	1079574528
 767 0250 00000000 		.word	htim4
 768              	.LBE7:
 769              	.LBE6:
 770              		.cfi_endproc
 771              	.LFE68:
 773              		.comm	last_update,4,4
 774              		.comm	last_tick,4,4
 775              		.comm	tick,4,4
 776              		.comm	last_r_rpm,4,4
 777              		.comm	last_l_rpm,4,4
 778              		.comm	right_rpm,4,4
 779              		.comm	left_rpm,4,4
 780              		.global	pid_flag
 781              		.global	tf_publish_ready_flag
 782              		.global	vel_update_flag
 783              		.global	cmd_vel_ready_flag
 784              		.comm	str_left_pid,80,8
 785              		.comm	str_left_motor,64,8
 786              		.comm	str_right_pid,80,8
 787              		.comm	str_right_motor,64,8
 788              		.global	left_pid_params
 789              		.global	right_pid_params
 790              		.global	left_set_speed
 791              		.global	right_set_speed
 792              		.comm	last_rx,1,1
ARM GAS  /tmp/ccyRNjiC.s 			page 27


 793              		.comm	prev_rx,1,1
 794              		.comm	tx_state_frame,32,4
 795              		.comm	data,8,4
 796              		.comm	tx_buffer,16,4
 797              		.comm	dummy_buffer,16,4
 798              		.comm	rx_buffer,16,4
 799              		.global	angular_a
 800              		.global	linear_a
 801              		.global	MSG
 802              		.section	.bss.cmd_vel_ready_flag,"aw",%nobits
 803              		.set	.LANCHOR2,. + 0
 806              	cmd_vel_ready_flag:
 807 0000 00       		.space	1
 808              		.section	.bss.left_set_speed,"aw",%nobits
 809              		.align	3
 810              		.set	.LANCHOR1,. + 0
 813              	left_set_speed:
 814 0000 00000000 		.space	8
 814      00000000 
 815              		.section	.bss.pid_flag,"aw",%nobits
 818              	pid_flag:
 819 0000 00       		.space	1
 820              		.section	.bss.right_set_speed,"aw",%nobits
 821              		.align	3
 822              		.set	.LANCHOR0,. + 0
 825              	right_set_speed:
 826 0000 00000000 		.space	8
 826      00000000 
 827              		.section	.bss.vel_update_flag,"aw",%nobits
 828              		.set	.LANCHOR3,. + 0
 831              	vel_update_flag:
 832 0000 00       		.space	1
 833              		.section	.data.MSG,"aw"
 834              		.align	2
 837              	MSG:
 838 0000 496E6974 		.ascii	"Init\000"
 838      00
 839 0005 00000000 		.space	495
 839      00000000 
 839      00000000 
 839      00000000 
 839      00000000 
 840              		.section	.data.angular_a,"aw"
 841              		.align	2
 844              	angular_a:
 845 0000 0A00     		.ascii	"\012\000"
 846 0002 00000000 		.space	98
 846      00000000 
 846      00000000 
 846      00000000 
 846      00000000 
 847              		.section	.data.left_pid_params,"aw"
 848              		.align	3
 849              		.set	.LANCHOR5,. + 0
 852              	left_pid_params:
 853 0000 00000000 		.word	0
 854 0004 00000840 		.word	1074266112
ARM GAS  /tmp/ccyRNjiC.s 			page 28


 855 0008 00000040 		.word	1073741824
 856 000c 3333C33F 		.word	1069757235
 857 0010 00000000 		.word	0
 858 0014 00000000 		.word	0
 859              		.section	.data.linear_a,"aw"
 860              		.align	2
 863              	linear_a:
 864 0000 0A00     		.ascii	"\012\000"
 865 0002 00000000 		.space	98
 865      00000000 
 865      00000000 
 865      00000000 
 865      00000000 
 866              		.section	.data.right_pid_params,"aw"
 867              		.align	3
 868              		.set	.LANCHOR4,. + 0
 871              	right_pid_params:
 872 0000 00000000 		.word	0
 873 0004 00000840 		.word	1074266112
 874 0008 00000040 		.word	1073741824
 875 000c 3333C33F 		.word	1069757235
 876 0010 00000000 		.word	0
 877 0014 00000000 		.word	0
 878              		.section	.data.tf_publish_ready_flag,"aw"
 879              		.set	.LANCHOR6,. + 0
 882              	tf_publish_ready_flag:
 883 0000 01       		.byte	1
 884              		.text
 885              	.Letext0:
 886              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 887              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 888              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 889              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 890              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 891              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 892              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 893              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 894              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 895              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 896              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 897              		.file 14 "Core/Inc/tim.h"
 898              		.file 15 "Core/Inc/usart.h"
 899              		.file 16 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 900              		.file 17 "/usr/include/newlib/sys/_types.h"
 901              		.file 18 "/usr/include/newlib/sys/reent.h"
 902              		.file 19 "/usr/include/newlib/sys/lock.h"
 903              		.file 20 "Core/Inc/PID.h"
 904              		.file 21 "/usr/include/newlib/time.h"
 905              		.file 22 "/usr/include/newlib/math.h"
 906              		.file 23 "Core/Inc/frame_resolve.h"
 907              		.file 24 "Core/Inc/gpio.h"
 908              		.file 25 "Core/Inc/dma.h"
ARM GAS  /tmp/ccyRNjiC.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccyRNjiC.s:16     .text.map_speed:0000000000000000 $t
     /tmp/ccyRNjiC.s:24     .text.map_speed:0000000000000000 map_speed
     /tmp/ccyRNjiC.s:46     .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccyRNjiC.s:53     .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccyRNjiC.s:116    .text.HAL_TIM_PeriodElapsedCallback:0000000000000040 $d
                            *COM*:0000000000000040 str_right_motor
                            *COM*:0000000000000040 str_left_motor
     /tmp/ccyRNjiC.s:125    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/ccyRNjiC.s:132    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/ccyRNjiC.s:239    .text.HAL_UART_RxCpltCallback:000000000000006c $d
                            *COM*:0000000000000010 dummy_buffer
                            *COM*:0000000000000001 prev_rx
                            *COM*:0000000000000001 last_rx
                            *COM*:0000000000000010 rx_buffer
     /tmp/ccyRNjiC.s:250    .text.Error_Handler:0000000000000000 $t
     /tmp/ccyRNjiC.s:257    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccyRNjiC.s:289    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccyRNjiC.s:296    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccyRNjiC.s:404    .text.main:0000000000000000 $t
     /tmp/ccyRNjiC.s:411    .text.main:0000000000000000 main
     /tmp/ccyRNjiC.s:740    .text.main:00000000000001e4 $d
                            *COM*:0000000000000050 str_right_pid
                            *COM*:0000000000000050 str_left_pid
                            *COM*:0000000000000004 tick
                            *COM*:0000000000000004 last_tick
                            *COM*:0000000000000004 last_update
                            *COM*:0000000000000004 right_rpm
                            *COM*:0000000000000004 left_rpm
                            *COM*:0000000000000020 tx_state_frame
                            *COM*:0000000000000004 last_r_rpm
                            *COM*:0000000000000004 last_l_rpm
     /tmp/ccyRNjiC.s:818    .bss.pid_flag:0000000000000000 pid_flag
     /tmp/ccyRNjiC.s:882    .data.tf_publish_ready_flag:0000000000000000 tf_publish_ready_flag
     /tmp/ccyRNjiC.s:831    .bss.vel_update_flag:0000000000000000 vel_update_flag
     /tmp/ccyRNjiC.s:806    .bss.cmd_vel_ready_flag:0000000000000000 cmd_vel_ready_flag
     /tmp/ccyRNjiC.s:852    .data.left_pid_params:0000000000000000 left_pid_params
     /tmp/ccyRNjiC.s:871    .data.right_pid_params:0000000000000000 right_pid_params
     /tmp/ccyRNjiC.s:813    .bss.left_set_speed:0000000000000000 left_set_speed
     /tmp/ccyRNjiC.s:825    .bss.right_set_speed:0000000000000000 right_set_speed
                            *COM*:0000000000000008 data
                            *COM*:0000000000000010 tx_buffer
     /tmp/ccyRNjiC.s:844    .data.angular_a:0000000000000000 angular_a
     /tmp/ccyRNjiC.s:863    .data.linear_a:0000000000000000 linear_a
     /tmp/ccyRNjiC.s:837    .data.MSG:0000000000000000 MSG
     /tmp/ccyRNjiC.s:807    .bss.cmd_vel_ready_flag:0000000000000000 $d
     /tmp/ccyRNjiC.s:809    .bss.left_set_speed:0000000000000000 $d
     /tmp/ccyRNjiC.s:819    .bss.pid_flag:0000000000000000 $d
     /tmp/ccyRNjiC.s:821    .bss.right_set_speed:0000000000000000 $d
     /tmp/ccyRNjiC.s:832    .bss.vel_update_flag:0000000000000000 $d
     /tmp/ccyRNjiC.s:834    .data.MSG:0000000000000000 $d
     /tmp/ccyRNjiC.s:841    .data.angular_a:0000000000000000 $d
     /tmp/ccyRNjiC.s:848    .data.left_pid_params:0000000000000000 $d
     /tmp/ccyRNjiC.s:860    .data.linear_a:0000000000000000 $d
     /tmp/ccyRNjiC.s:867    .data.right_pid_params:0000000000000000 $d

ARM GAS  /tmp/ccyRNjiC.s 			page 30


UNDEFINED SYMBOLS
PID_PreProcess
PID_ComputeOutput
PID_SetDuty
htim1
HAL_UART_Receive_DMA
huart1
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_f2d
__aeabi_dcmpeq
__aeabi_ui2d
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_TIM1_Init
MX_TIM2_Init
MX_TIM3_Init
MX_TIM4_Init
MX_USART1_UART_Init
PID_MotorInit
HAL_TIM_PWM_Start
HAL_TIM_Encoder_Start
HAL_TIM_Base_Start_IT
HAL_GetTick
resolveRxFrame
parseTxStateFrame
HAL_UART_Transmit_DMA
htim3
htim2
htim4
