############################################################
## This file is generated automatically by AutoESL.
## Please DO NOT edit it.
## Copyright (C) 2012 Xilinx Inc. All rights reserved.
############################################################
set_directive_pipeline "distance_squared/dimension_loop"
set_directive_unroll "distance_squared/sum_loop"
set_directive_top "top_n_outlier_pruning_block"
