S'<!DOCTYPE html><html lang="en"><head>\n\t<title>One Stop Shop Reports</title>\n\t<meta charset="utf-8">\n\t<meta name="description" content="">\n    <meta http-equiv="X-UA-Compatible" content="IE=edge">\n    <meta name="viewport" content="width=device-width, initial-scale=1">\n    <link rel="stylesheet" type="text/css" href="./5917_BKC_files/bootstrap.css">\n\t<script src="./5917_BKC_files/jquery.min.js"></script>\n    <link href="/templates/css/showLoading.css" rel="stylesheet" type="text/css">\n    <script type="text/javascript" src="/templates/js/jquery.showLoading.min.js"></script>\n    <script>\n        \n    </script>\n</head>\n<body>\n\t<div id="content">\n\n<meta http-equiv="Content-Type" content="text/html; charset=utf-8"><title>Test Report</title>\n<link rel="stylesheet" type="text/css" href="./5917_BKC_files/report_frame.css">\n<script src="./5917_BKC_files/jquery.min.js"></script>\n<script src="./5917_BKC_files/highcharts.js"></script>\n<script src="./5917_BKC_files/table.js"></script>\n<script src="./5917_BKC_files/bootstrap.min.js"></script>\n<style type="text/css">\n    .stable,.sh1,.sh2,.sh3 {font-family:\'Intel Clear\',Arial,sans-serif;}\n    .sh2{font-size: 15px;font-weight:bold;overflow: hidden;color: #000000;}\n    .sh3{font-size: 13px;overflow: hidden;color: #000000;}\n    .MsoNormalTable .sh2{font-size: 15px;font-weight:bold;overflow: hidden;text-align: left;margin: 4px 0;color: #000000}\n    .DetailHeardTable .sh2{font-size: 15px;font-weight:bold;overflow: hidden;text-align: left;margin: 4px 0;color: #000000}\n    .ReportHead{font-size: 22px;font-weight: bold;background: #ffffff;color: #0071c5;margin: 12px 0;overflow: hidden; text-align:center;}\n    .MsoNormalTable{font-size:10.0pt;border-width: 1px;border-color:Black;border-style:solid;border-collapse: collapse;width:100%;}\n    .MsoNormalTable td{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:9.5pt;padding-left:5px;padding-right:5px;text-align:center;padding-bottom:5px;padding-top:5px;}\n    .MsoNormalTable th{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:9.5pt;padding-left:5px;padding-right:5px;background-color:#A3CBFF;color:#000000;font-weight:bold;text-align:center;padding-bottom:5px;padding-top:5px;}\n    .DetailTable{font-size:10.0pt;border-width: 1px;border-color:Black;border-style:solid;border-collapse: collapse;width:100%;}\n    .DetailTable td{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:10.0pt;padding-left:10px;padding-right: 10px;text-align: left;padding-bottom:5px;padding-top:5px;}\n    .DetailTable th{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:10.0pt;padding-left:10px;background-color:#A3CBFF;color:#000000;font-weight:bold;padding-right: 10px;text-align: left;padding-bottom:5px;padding-top:5px;}\n    .NormalTable td{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:10.0pt;}\n    .DetailHeardTable{font-size:10.0pt;border-width: 1px;border-collapse: collapse;}\n    .DetailHeardTable td{ border-width: 1px;border-color:Black;border-style:solid;border-collapse:collapse;text-align:center;font-size:10.0pt;}\n    .td-center {text-align:center;}\n    table a:link,table a:focus,table a:visited ,table a:active,table a:hover {text-decoration:underline;}\n    a{color: #0071c5}\n    table{background-color: #FFFFFF;font-family:\'Intel Clear\',Arial,sans-serif;}\n    td{padding-bottom: 5px;padding-top: 5px}\n    .ReportHead{background-color: transparent}\n</style>\n\n\n    <div class="panel-group" id="main-panel-group">\n        <script>\n            $(function () {\n                if(\'True\' == \'True\' && \'0\' == \'1\' ){\n                uniteTable(sw_table, 2);\n                autoRowSpan(sw_table, 0);\n                }\n            });\n\n            $(\'.CollapseBtn\').click(function(){\n                var btn = $(this),\n                on = \'not-collapsed\',\n                off = \'collapsed\';\n                console.log("CollapseBtn!")\n                //\xe8\xbf\x99\xe9\x87\x8c\xe9\x80\x9a\xe8\xbf\x87\xe5\x88\x87\xe6\x8d\xa2\xe6\x8c\x89\xe9\x92\xae\xe4\xb8\xad\xe5\x9b\xbe\xe6\xa0\x87\xe7\x9a\x84\xe7\xb1\xbb\xe6\x9d\xa5\xe6\x8e\xa7\xe5\x88\xb6\xe5\x87\xba\xe7\x8e\xb0\xe4\xb8\x8d\xe5\x90\x8c\xe7\x9a\x84\xe6\x8c\x89\xe9\x92\xae\xe5\x9b\xbe\xe6\xa0\x87\xef\xbc\x8c\xe6\xaf\x8f\xe6\xac\xa1\xe7\x82\xb9\xe5\x87\xbb\xe6\x9d\xa5\xe5\x9b\x9e\xe5\x88\x87\xe6\x8d\xa2\xe5\xa3\xb0\xe9\x9f\xb3\xe5\xbc\x80\xe5\x85\xb3\xe5\x9b\xbe\xe6\xa0\x87\n                if(btn.hasClass(\'not-collapsed\')) {\n                    btn.removeClass(\'not-collapsed\');\n                    btn.addClass(\'collapsed\');\n                }else if(btn.hasClass(\'collapsed\')) {\n                    btn.removeClass(\'collapsed\');\n                    btn.addClass(\'not-collapsed\');\n                }else {\n                    btn.addClass(\'not-collapsed\');\n                }\n            });\n            function init_cases_domain_bars(div_id){\n                if(div_id == \'cases_domain_chart\'){\n                    var domains = \'Power Management,Networking,USB,FPGA,Video,Storage,PCIe,Manageability,Virtualization,DPDK_FVL_10G,Stress and Stability,Security,DPDK,Processor,RAS\';\n                    var pass_data = \'7,13,8,6,1,0,2,7,7,1,4,23,10,2,6\';\n                    var fail_data = \'4,0,0,0,0,1,0,0,0,0,0,0,0,0,0\';\n                    var block_data = \'0,0,0,0,0,0,0,0,0,0,0,0,0,0,0\';\n                    var norun_data = \'0,0,0,0,0,0,0,0,0,0,0,0,0,0,0\';}\n                else{\n                    var domains = \'\';\n                    var pass_data = \'\';\n                    var fail_data = \'\';\n                    var block_data = \'\';\n                    var norun_data = \'\';\n                }\n                domains = domains.split(\',\');\n                pass_data = pass_data.split(\',\');\n                fail_data = fail_data.split(\',\');\n                block_data = block_data.split(\',\');\n                norun_data = norun_data.split(\',\');\n\n                for(var j=0; j<pass_data.length; j++){\n                    pass_data[j] = parseInt(pass_data[j]);\n                }\n\n                for(var j=0; j<fail_data.length; j++){\n                    fail_data[j] = parseInt(fail_data[j]);\n                }\n\n                for(var j=0; j<block_data.length; j++){\n                    block_data[j] = parseInt(block_data[j]);\n                }\n\n                for(var j=0; j<norun_data.length; j++){\n                    norun_data[j] = parseInt(norun_data[j]);\n                }\n\n                series = [\n                             {name:\'NoRun\',data:norun_data,color:\'#717171\'},\n                             {name:\'Block\',data:block_data,color:\'#ffae00\'},\n                             {name:\'Fail\',data:fail_data,color:\'#fd4f02\'},\n                             {name:\'Pass\',data:pass_data,color:\'#6fd007\'}\n                         ];\n                if (1 == 2){\n                    if(div_id == \'cases_domain_chart\'){\n                        var title_name = \'Purley_FPGA BKC Validation Result\'\n                    }else{\n                        var title_name = \' BKC Validation Result\'\n                    }\n                }else{\n                    var title_name = \'Purley-FPGA Server SKX H0/LBG B1 BKC Validation Result\'\n                }\n                $(\'#\'+div_id).highcharts({\n                    chart: {\n                        type: \'column\'\n                    },\n                    title: {\n                        text: title_name\n                    },\n                    credits:{enabled: false},\n                    xAxis: {\n                        categories: domains\n                    },\n                    yAxis: {\n                        min: 0,\n                        title: {\n                            text: \'Pass Rate\'\n                        }\n                    },\n                    tooltip: {\n                        pointFormat: \'<span style="color:{series.color}">{series.name}</span>: <b>{point.y}</b> ({point.percentage:.0f}%)<br/>\',\n                        shared: true\n                    },\n                    plotOptions: {\n                        column: {\n                            stacking: \'percent\'\n                        }\n                    },\n                    series: series\n                });\n            }\n\n            function init_cases_pie(div_id){\n                if(div_id == \'cases_pie_chart\'){\n                    var pie_data = [\n                                    {name:\'Pass\',y:parseInt(\'97\'),selected:true,sliced:true,color:\'#6fd007\'},\n                                    {name:\'Fail\',y:parseInt(\'5\'),color:\'#fd4f02\'},\n                                    {name:\'Block\',y:parseInt(\'0\'),color:\'#ffae00\'},\n                                    {name:\'NoRun\',y:parseInt(\'0\'),color:\'#717171\'}\n                               ];\n                }\n                else{\n                    var pie_data = [\n                                    {name:\'Pass\',y:parseInt(\'\'),selected:true,sliced:true,color:\'#6fd007\'},\n                                    {name:\'Fail\',y:parseInt(\'\'),color:\'#fd4f02\'},\n                                    {name:\'Block\',y:parseInt(\'\'),color:\'#ffae00\'},\n                                    {name:\'NoRun\',y:parseInt(\'\'),color:\'#717171\'}\n                               ];\n                }\n                if (1 == 2){\n                    if(div_id == \'cases_pie_chart\'){\n                        var title_name = \'Purley_FPGA BKC Validation Result\'\n                    }else{\n                        var title_name = \' BKC Validation Result\'\n                    }\n                }else{\n                    var title_name = \'Purley-FPGA Server SKX H0/LBG B1 BKC Validation Status\'\n                }\n                $(\'#\'+div_id).highcharts({\n                    chart: {\n                        plotBackgroundColor: null,\n                        plotBorderWidth: null,\n                        plotShadow: false,\n                        type: \'pie\'\n                    },\n                    title: {\n                        text: title_name\n                    },\n                    credits:{enabled: false},\n                    tooltip: {\n                        pointFormat: \'{series.name}: <b>{point.percentage:.1f}</b>\'\n                    },\n                    plotOptions: {\n                        pie: {\n                            allowPointSelect: true,\n                            cursor: \'pointer\',\n                            dataLabels: {\n                                enabled: false\n                            },\n                            showInLegend: true\n                        }\n                    },\n                    series: [{\n                        name: \'Cases\',\n                        colorByPoint: true,\n                        data: pie_data\n                    }]\n                });\n            }\n\n            function init_whql_cases_pie(div_id){\n                var pie_data = [\n                                    {name:\'Pass\',y:parseInt(\'\'),selected:true,sliced:true,color:\'#6fd007\'},\n                                    {name:\'Fail\',y:parseInt(\'\'),color:\'#fd4f02\'},\n                                    {name:\'Block\',y:parseInt(\'\'),color:\'#ffae00\'},\n                                    {name:\'NoRun\',y:parseInt(\'\'),color:\'#717171\'}\n                               ];\n                title_name = \'Purley-FPGA WHQL Validation Status\'\n\n                $(\'#\'+div_id).highcharts({\n                    chart: {\n                        plotBackgroundColor: null,\n                        plotBorderWidth: null,\n                        plotShadow: false,\n                        type: \'pie\',\n                        height: 300\n                    },\n                    title: {\n                        text: title_name\n                    },\n                    legend: {\n                        align: "right",\n                        verticalAlign: "middle",\n                        layout:"vertical"\n                    },\n                    credits:{enabled: false},\n                    tooltip: {\n                        pointFormat: \'{series.name}: <b>{point.percentage:.1f}</b>\'\n                    },\n                    plotOptions: {\n                        pie: {\n                            allowPointSelect: true,\n                            cursor: \'pointer\',\n                            dataLabels: {\n                                enabled: false\n                            },\n                            showInLegend: true\n                        }\n                    },\n                    series: [{\n                        name: \'Cases\',\n                        colorByPoint: true,\n                        data: pie_data\n                    }]\n                });\n            }\n\n            function init_cases_pass_rate_history(div_id){\n\n                if(div_id == \'cases_history_chart\'){\n                    var ww_names = \'2016 WW40,2016 WW42,2016 WW43,2016 WW44,2016 WW45,2016 WW46,2016 WW47,2016 WW48,2016 WW49,2016 WW50,2016 WW51,2016 WW52,2016 WW53,2017 WW01,2017 WW02,2017 WW03,2017 WW04,2017 WW06,2017 WW07,2017 WW08,2017 WW09,2017 WW10,2017 WW11,2017 WW12,2017 WW13,2017 WW15,2017 WW16,2017 WW17\';\n                    var history_passrate = \'42.86%,85.96%,80.36%,89.29%,86.30%,92.11%,85.71%,85.71%,84.42%,88.31%,85.71%,84.62%,91.03%,91.14%,92.16%,80.36%,84.52%,85.71%,88.24%,89.34%,89.06%,88.57%,91.67%,92.97%,92.21%,93.75%,95.56%,95.10%\';\n                }else{\n                     var ww_names = \'\';\n                    var history_passrate = \'\';\n                }\n                ww_names = ww_names.split(\',\');\n                history_passrate = history_passrate.split(\',\');\n                for(var j=0; j<history_passrate.length; j++){\n                    if(history_passrate[j]==\'null\'){\n                        history_passrate[j] = null;\n                    }else{\n                        history_passrate[j] = parseFloat(history_passrate[j]);\n                    }\n                }\n                if (1 == 2){\n                    if(div_id == \'cases_history_chart\'){\n                        var title_name = \'Purley_FPGA BKC Analysis PASS%\'\n                    }else{\n                        var title_name = \' BKC Analysis PASS%\'\n                    }\n                }else{\n                    var title_name = \'Purley-FPGA Server SKX H0/LBG B1 BKC Analysis PASS%\'\n                }\n                $(\'#\'+div_id).highcharts({\n                    chart: {\n                        type: \'line\'\n                    },\n                    title: {\n                        text: title_name\n                    },\n                    credits:{enabled: false},\n                    xAxis: {\n                        categories: ww_names\n                    },\n                    yAxis: {\n                        title: {\n                            text: \'Pass Rate\'\n                        },\n                        min:0,\n                        max:100,\n                        labels: {formatter:function(){return this.value + " %";}},\n                    },\n                    plotOptions: {\n                        line: {\n                            dataLabels: {\n                            enabled: true\n                            },\n                        enableMouseTracking: false,\n                        },\n                        series: { connectNulls: true}\n                    },\n                    tooltip: {valueSuffix: \'%\'},\n                    series: [{\n                        name: \'BKC\',\n                        data: history_passrate\n                    }]\n                });\n            }\n\n            $(function () {\n                init_cases_domain_bars(\'cases_domain_chart\');\n                init_cases_pie(\'cases_pie_chart\');\n                init_cases_pass_rate_history(\'cases_history_chart\');\n                if(\'0\' == \'1\'){\n                    init_whql_cases_pie(\'whql_pie_chart\')\n                }\n                if (1 == 2)\n                {\n                    init_cases_domain_bars(\'cases_domain_chart_2\');\n                    init_cases_pie(\'cases_pie_chart_2\');\n                    init_cases_pass_rate_history(\'cases_history_chart_2\');\n                }\n                if(1 == 1)\n                {\n                    var pnp_result = {"Linux-QM38": {}, "Linux-QM39": {"Purley_FPGA_Power": {"target_ww": "WW00", "ratio": [[100.0, 107.77, 109.36, 109.28, 110.22, 110.22, 111.66, 112.47, 110.55, 110.77, 112.19], [100.0, 85.5, 86.89, 86.37, 87.36, 87.36, 88.09, 89.07, 88.7, 88.42, 88.39]], "dashboard": 1, "target_cpu": ["cpu"], "cpu_num": 11, "case_name": ["Idle power (Watt)", "System power with NLB loading (Watt)"], "target_case_result": [["Idle power (Watt)", "W", "216", "200.43", "197.52", "197.65", "195.97", "195.97", "193.45", "192.05", "195.38", "195", "192.53"], ["System power with NLB loading (Watt)", "W", "267", "312.27", "307.29", "309.15", "305.62", "305.62", "303.09", "299.77", "301.02", "301.98", "302.08"]], "target_data": [["0000 WW00", "WW00", "Linux-QM39"], ["2017 WW08", "WW08", "Linux-QM39"], ["2017 WW09", "WW09", "Linux-QM39"], ["2017 WW10", "WW10", "Linux-QM39"], ["2017 WW11", "WW11", "Linux-QM39"], ["2017 WW12", "WW12", "Linux-QM39"], ["2017 WW13", "WW13", "Linux-QM39"], ["2017 WW14", "WW14", "Linux-QM39"], ["2017 WW15", "WW15", "Linux-QM39"], ["2017 WW16", "WW16", "Linux-QM39"], ["2017 WW17", "WW17", "Linux-QM39"]], "categories": ["Target /Target", "WW08 Linux-QM39/Target", "WW09 Linux-QM39/Target", "WW10 Linux-QM39/Target", "WW11 Linux-QM39/Target", "WW12 Linux-QM39/Target", "WW13 Linux-QM39/Target", "WW14 Linux-QM39/Target", "WW15 Linux-QM39/Target", "WW16 Linux-QM39/Target", "WW17 Linux-QM39/Target"], "cpu": [["WW00", "Linux-QM39"], ["WW08", "Linux-QM39"], ["WW09", "Linux-QM39"], ["WW10", "Linux-QM39"], ["WW11", "Linux-QM39"], ["WW12", "Linux-QM39"], ["WW13", "Linux-QM39"], ["WW14", "Linux-QM39"], ["WW15", "Linux-QM39"], ["WW16", "Linux-QM39"], ["WW17", "Linux-QM39"]]}}}\n                    for (var cpu in pnp_result){\n                        for (var object  in pnp_result[cpu])\n                        {\n                            var ratio = pnp_result[cpu][object].ratio;\n                            var case_name =  pnp_result[cpu][object].case_name;\n\n                            var categories_data = pnp_result[cpu][object].categories\n                            var series_data = new Array();\n                            if(ratio==null){break;}\n                            for(var i=0; i<ratio.length; i++)\n                            {\n                                var is_null = 1\n                                dict = {};\n\n                                dict[\'name\'] = case_name[i];\n                                for(var k=0; k < ratio[i].length; k++)\n                                {\n                                    if(ratio[i][k] == -1)\n                                    {\n                                        ratio[i][k] = null;\n                                    }else{\n                                        is_null = 0\n                                    }\n                                }\n                                dict[\'data\'] = ratio[i];\n                                if(is_null == 0){\n                                    series_data.push(dict)}\n                            }\n                            var chart1;\n                            var xAxis_list = new Array();\n                            if(pnp_result[cpu][object].target_ww == \'WW00\'){\n                                title_content = object + \' Trend-- WWn to Target Ratio\'\n                            }else{\n                                title_content = object + \' Trend-- WWn to \' + pnp_result[cpu][object].target_ww + \' \' +  pnp_result[cpu][object].target_cpu +\' Ratio\'\n                            }\n                            $(\'#\'+cpu+\'_\'+ object + \'_highcharts\').highcharts({\n                                title:  {text: title_content},\n                                xAxis: {categories: categories_data ,\n                                        labels: {rotation:30,y:45}\n                                },\n                                yAxis: {title: {text: object},\n\n                                                        labels: {formatter:function(){return this.value + " %";}},\n                                                        plotLines: [{value: 0, width: 1, color: \'#808080\'}]\n                                                        },\n                                tooltip: {valueSuffix: \'%\'},\n                                credits:{enabled: false},\n                                plotOptions: {series: { connectNulls: true}, spline : {dataLabels: {enabled: true},enableMouseTracking: true}},\n                                series: series_data\n                            });\n                        }\n                    }\n                }\n            });\n            $(document).ready(function () {\n                \n                    $("#title_banner").load(\'/test_report/title_banner/Purley-FPGA/BKC/\');\n                \n            });\n\n        </script>\n        <div id="title_banner" style="margin-left:-4px">\n            <!--<img src="cid:Purley-FPGA_BKC.png">-->\n        </div>\n        <div style="width:600px">\n        \n        <table class="DetailTable">\n            <tbody><tr>\n                \n                \n                \n                <td width="200px">Silver: Basic Test Coverage</td>\n                <td width="200px">Gold: Medium Test Coverage</td>\n                <td width="200px" style="background-color:#0071c5;">BKC: Full Test Coverage</td>\n                \n            </tr>\n        </tbody></table>\n        \n        </div>\n        <table width="100%" class="ReportHead">\n            <tbody><tr>\n                \n                    <td>\n\n                \n                \n                    \n                     <!--<p style="text-align:left;margin-bottom:0px">Purley-FPGA Server SKX H0/LBG B1 BKC Release Announcement - 2017 WW17 (BKC #19)</p>-->\n                    <p style="text-align:left;margin-bottom:0px">2017 WW17 Purley-FPGA Server SKX H0/LBG B1 BKC Release Announcement (\n                        BKC #19)</p>\n                    \n                \n                <p style="color:black;font-size:13px;text-align:left">DEG Platform Integration Team</p>\n                \n                </td>\n            </tr>\n        </tbody></table>\n        <p class="sh3" style="width:100%">The DEG platform Integration team announces the release of <font style="font-weight:bold">2017 WW17 Purley-FPGA Server SKX H0/LBG B1 BKC release package</font> for Intel internal use. The release is based on OS of\n            \n                RHEL7.3\n             server. The auto-installer packages are available in the Artifactory server (both SH site and OR site). Any questions please contact <a href="mailto:ling.bei@intel.com">Bei, Ling</a>.</p>\n        <table class="DetailTable" width="100%">\n            <tbody><tr>\n                <th width="20%">Auto Installer</th>\n                <th width="40%">SH Artifactory Server</th>\n                <th width="40%">OR Artifactory Server</th>\n            </tr>\n            \n            <tr>\n                <td width="20%">RHEL7.3</td>\n                <td width="40%"><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/Purley_FPGA/2017WW17/WithoutOS_BKC-FPGA_RHEL7.3_96.118515.118512-2017WW17.zip" style="color:#0071c5">WithoutOS_BKC-FPGA_RHEL7.3_96.118515.118512-2017WW17.zip</a>\n               \n                                <br><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/OS/RHEL/RHEL7.3Serverx86_64.zip" style="color:#0071c5">RHEL7.3Serverx86_64.zip</a>\n                                </td>\n                <td width="40%"><a href="https://ubit-artifactory-or.intel.com/artifactory/DEG-Purley-sh-cache/Release/Purley_FPGA/2017WW17/WithoutOS_BKC-FPGA_RHEL7.3_96.118515.118512-2017WW17.zip" style="color:#0071c5">WithoutOS_BKC-FPGA_RHEL7.3_96.118515.118512-2017WW17.zip</a>\n                   \n                                <br><a href="https://ubit-artifactory-or.intel.com/artifactory/DEG-Purley-sh-cache/Release/OS/RHEL/RHEL7.3Serverx86_64.zip" style="color:#0071c5">RHEL7.3Serverx86_64.zip</a>\n                                </td>\n            </tr>\n            \n            \n        </tbody></table>\n        <div><p class="sh3" style="width:100%">*Note: Please select the server which is closer to your region to get the better data accessing/downloading performance</p></div>\n        <br>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Summary </span>\n                <div class="FoldIcon" style="display: none">\n                    <div class="CollapseBtn not-collapsed" data-toggle="collapse" href="#collapseSummary"></div>\n                </div>\n            </div>\n            <div id="collapseSummary" class="panel-collapse collapse in">\n                <div class="panel-body">\n                    <table class="DetailTable" width="100%">\n                        \n                        <tbody><tr>\n                            <td>\n                                <h4 style="margin: 0in 0in 0pt; line-height: 15.55pt; font-family: &quot;Intel Clear&quot;, Arial, sans-serif;"><span style="line-height: 15.55pt; font-family: inherit;"><span lang="EN-GB" style="font-family: Calibri, sans-serif;"><p class="wordsection1" style="margin: 0in 0in 0pt; line-height: 15.55pt; text-indent: 1.2pt;"><u style="color: inherit; line-height: 15.55pt; text-indent: 1.2pt; font-family: inherit;"><span lang="EN-GB">Test Result:</span></u><br></p></span></span></h4><h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;"><span style="font-family: &quot;Intel Clear&quot;,sans-serif; mso-fareast-font-family: &quot;Times New Roman&quot;;"></span></h4><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">Finish BKC test execution\non RHEL7.3-BU2. Please visit<span class="apple-converted-space">&nbsp;</span></span><span style="font-family: &quot;Intel Clear&quot;, sans-serif;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2554437"><span style="font-family: Calibri, sans-serif;">HPQC</span></a></span><span class="apple-converted-space"><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">&nbsp;</span></span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">for test details. Refer to the <a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/Purley/InstallationGuide/" target="_blank">installation guide</a> for\nthe BKC package installation</span></h4><h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;">\n\n\n\n<p class="MsoNormal"><i><span style="font-family: &quot;Calibri&quot;,sans-serif; font-size: 10pt;">&nbsp;</span><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">&nbsp; &nbsp;</span></i><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: Calibri, sans-serif;">Purley<span class="apple-converted-space">&nbsp;FPGA</span>&nbsp;(RP</span><span class="apple-converted-space" style="color: inherit; text-indent: -0.25in; font-family: inherit;"><span style="color: rgb(31, 73, 125); font-family: Calibri, sans-serif;">&nbsp;</span></span><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: Calibri, sans-serif;">Board:</span><span class="apple-converted-space" style="color: inherit; text-indent: -0.25in; font-family: inherit;"><span style="color: rgb(31, 73, 125); font-family: Calibri, sans-serif;">&nbsp;</span></span><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: Calibri, sans-serif;">Neon City FPGA)</span></p></h4><h4 style="margin: 0in 0in 0pt 72.6pt; line-height: 15.55pt; text-indent: -18.6pt;"><span style="color: rgb(51, 51, 51); font-family: &quot;Courier New&quot;;">o</span><span style="color: rgb(51, 51, 51); font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 7pt;">&nbsp;&nbsp; </span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">Total test cases: 102</span><span style="font-family: Calibri, sans-serif;">; Passed test  cases is 97 and pass rate is 95.10<span style="color: rgb(51, 51, 51);">%.&nbsp;</span></span></h4><h4 style="margin: 0in 0in 0pt 72.6pt; line-height: 15.55pt; text-indent: -18.6pt;"><span style="font-family: &quot;Intel Clear&quot;, sans-serif;"></span></h4><h4 style="margin: 0in 0in 0pt 72.6pt; line-height: 15.55pt; text-indent: -18.6pt;"><span style="color: rgb(51, 51, 51); font-family: &quot;Courier New&quot;;">o</span><span style="color: rgb(51, 51, 51); font-size: 7pt;">&nbsp;&nbsp;\n</span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">Test coverage:&nbsp;&nbsp;</span><span style="font-family: &quot;Intel Clear&quot;, sans-serif;"></span></h4><h4 style="margin: 0in 0in 0pt 1in; line-height: 15.55pt; text-indent: -3.3pt;"><span style="color: rgb(51, 51, 51); font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">SKX-FPGA H0 VIS/LBG-4&nbsp;</span><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">B1:<span style="color: rgb(51, 51, 51);">&nbsp;</span>Run full BKC test case &nbsp;and P&amp;P test<span style="color: rgb(31, 73, 125);"></span></span></h4><div><h4 style="margin: 0in 0in 0pt 1in; color: rgb(34, 34, 34); line-height: 15.55pt; text-indent: -3.3pt; font-family: &quot;Intel Clear&quot;, Arial, sans-serif;"><span style="color: rgb(51, 51, 51); font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">SKX-FPGA H0 VIS/LBG-T&nbsp;</span><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">B1:<span style="color: rgb(51, 51, 51);">&nbsp;</span>Run QAT test case</span></h4></div><div><h4 style="margin: 0in 0in 0pt 1in; color: rgb(34, 34, 34); line-height: 15.55pt; text-indent: -3.3pt; font-family: &quot;Intel Clear&quot;, Arial, sans-serif;"><span style="color: rgb(51, 51, 51); font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">SKX-FPGA B0 ES2/LBG-4&nbsp;</span><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">B1:<span style="color: rgb(51, 51, 51);">&nbsp;</span>Run boot up test and AAL test case</span></h4></div><div><div><h4 style="margin: 0in 0in 0pt 72.6pt; color: rgb(34, 34, 34); line-height: 15.55pt; text-indent: -18.6pt; font-family: &quot;Intel Clear&quot;, Arial, sans-serif;"><span style="background-color: rgb(255, 255, 255);"><span style="color: rgb(51, 51, 51); font-family: &quot;Courier New&quot;;">o</span><span style="color: rgb(51, 51, 51); font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 7pt;">&nbsp; &nbsp;</span><span style="color: rgb(51, 51, 51); line-height: 15.55pt; text-indent: -18.6pt; font-family: Calibri, sans-serif;">Power cycling (G3/S5/Warm-reboot) are not covered in BKC test due to the key sighting&nbsp;</span><span style="line-height: 15.55pt; text-indent: -18.6pt; font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;"><a style="line-height: 15.55pt; text-indent: -18.6pt; text-decoration: underline;" href="http://targetmailer.intel.com/TMService/Redir.aspx?ID=2744622">5345509</a>, &nbsp;FPGA team is working on the fix.</span></span></h4></div><div><br></div><p class="MsoNormal" style="line-height: 15.55pt;"><b style="color: inherit; line-height: 15.55pt; font-family: inherit; font-size: 18px;"><u><span lang="EN-GB" style="color: rgb(51, 51, 51); font-family: &quot;Calibri&quot;,sans-serif; font-size: 13.5pt; mso-ansi-language: EN-GB;">Sighting Update:</span></u></b><br></p></div><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;">Key Sightings:</h4>\n\n<br><h4 style="margin: 0in 0in 0pt 55.8pt; line-height: 15.55pt; text-indent: -18.6pt;"><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">[2016_WW44\nBKC][BIOS:106_D11][Neon city FPGA]Occasionally cat error and hang at code \'A9\'\nduring warmboot cycling tests </span><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2744622">5345509</a></span><o:p></o:p></h4><h4 style="margin: 0in 0in 0pt 55.8pt; line-height: 15.55pt; text-indent: -18.6pt;"><br></h4><h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;">\n\n\n\n\n\n\n\n</h4><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">Full sighting list can be found<span class="apple-converted-space">&nbsp;</span></span><span style="color: rgb(51, 51, 51);"><a style="font-family: Calibri, sans-serif;" href="http://targetmailer.intel.com/TMService/Redir.aspx?ID=2554441">in HSD</a></span></h4><div><br></div><div><p class="MsoNormal" style="line-height: 15.55pt;"><b><u><span lang="EN-GB" style="color: rgb(51, 51, 51); font-family: &quot;Calibri&quot;,sans-serif; font-size: 13.5pt; mso-ansi-language: EN-GB;">Known Issue/Errata:<o:p></o:p></span></u></b></p></div><div><p class="MsoListParagraph" style="margin: 0in 0in 0pt; text-indent: -0.25in;"><span style="font-family: Symbol; font-size: 10pt;">\xc2\xb7</span><span style="font-family: &quot;Times New Roman&quot;,serif; font-size: 7pt;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n</span><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701996">5345546</a> [2016_WW45 BKC][BIOS:107_D07][Neon\ncity FPGA]WOL function is still working when disabled in BIOS. &nbsp; <o:p></o:p></span></p>\n\n<p class="MsoListParagraph" style="margin: 0in 0in 0pt;"><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;">Status: &nbsp;No\nfix .&nbsp;Purley-FPGA is aligned with Purley-2S/4S Launch collateral. Details\ncan be found <a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701996">5345546</a>&nbsp;in HSD<o:p></o:p></span></p>\n\n<p class="MsoListParagraph" style="margin: 0in 0in 0pt;"><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;"><o:p>&nbsp;</o:p></span></p>\n\n<p class="MsoListParagraph" style="margin: 0in 0in 0pt; text-indent: -0.25in;"><span style="font-family: Symbol; font-size: 10pt;">\xc2\xb7</span><span style="font-family: &quot;Times New Roman&quot;,serif; font-size: 7pt;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n</span><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701997">5345493</a> [2016_WW43 BKC][BIOS:105_D11][Neon\ncity FPGA] Entering "Platform Configuration -&gt; PCH Configuration"\nresets other saved change.&nbsp; <o:p></o:p></span></p>\n\n<p class="MsoListParagraph" style="margin: 0in 0in 0pt;"><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;">Status: &nbsp;No\nfix .&nbsp;Purley-FPGA is aligned with Purley2S/4S Launch collateral. Details\ncan be found&nbsp;<a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701997">5345493</a>&nbsp;in HSD<o:p></o:p></span></p>\n\n<p class="MsoListParagraph" style="margin: 0in 0in 0pt;"><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;"><o:p>&nbsp;</o:p></span></p>\n\n<p class="MsoListParagraph" style="margin: 0in 0in 0pt;"><span style="font-family: &quot;Times New Roman&quot;,serif; font-size: 7pt;">&nbsp;</span><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701998"><span>5345843</span></a> [2017_WW03\nBKC][BIOS:118_R01][Neon city FPGA] P3V3 voltage on Purley-FPGA boards is 1.1V\nwhen system under S5 state&nbsp;<o:p></o:p></span></p>\n\n<span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt; mso-fareast-font-family: Gulim; mso-ansi-language: EN-US; mso-bidi-font-family: \xe5\xae\x8b\xe4\xbd\x93; mso-fareast-language: KO; mso-bidi-language: AR-SA;">Status: No fix. Details can be found&nbsp;<a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701998">5345843</a>&nbsp;in HSD &nbsp;</span><br></div><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><br></h4><div><span style="color: rgb(51, 51, 51); font-family: &quot;Intel Clear&quot;, sans-serif;"><br></span></div> <span style="font-weight:bold;font-size: 15px;">P&amp;P Update:</span><p class="wordsection1" style="margin: 0in 0in 7.5pt 0.25in; text-align: justify; text-indent: -0.25in;"><span style="font-family: &quot;Intel Clear&quot;, sans-serif;">1. Changed CPU from B0 to H0 for power and performance test from WW04.</span></p><p class="wordsection1" style="margin: 0in 0in 7.5pt 0.25in; text-align: justify; text-indent: -0.25in;"><span style="font-size: 10pt; font-family: &quot;Intel Clear&quot;, sans-serif;">2. Run NLB with Linux kernel 4.7.0, other tests are running with Linux Kernel 3.10.0<o:p></o:p></span></p><p class="wordsection1" style="margin: 0in 0in 7.5pt 0.25in; text-align: justify; text-indent: -0.25in;"><span style="font-size: 10pt; font-family: &quot;Intel Clear&quot;, sans-serif;">3.&nbsp;<span style="color: black;">Runing&nbsp;NLB GBS mode 0&nbsp;lpbk1&nbsp;to exercise 2 sockets simultaneously for NLB loading power test.</span><o:p></o:p></span></p><p class="wordsection1" style="margin: 0in 0in 7.5pt 0.25in; text-align: justify; text-indent: -0.25in;"><span style="font-size: 10.5pt; font-family: &quot;Intel Clear&quot;, sans-serif;">4. Target for all test items are not ready, But OSS need target to generate report, so we just use WW43\'s data as target.</span><span style="font-size: 10pt; font-family: &quot;Intel Clear&quot;, sans-serif;"><o:p></o:p></span></p><p class="wordsection1" style="margin: 0in 0in 7.5pt 0.25in; text-align: justify; text-indent: -0.25in;"><span style="font-size: 10.5pt; font-family: &quot;Intel Clear&quot;, sans-serif;">5. FPGA power workload: NLB</span><span style="font-size: 10pt; font-family: &quot;Intel Clear&quot;, sans-serif;"><o:p></o:p></span></p><p class="wordsection1" style="margin: 0in 0in 7.5pt 0.25in; text-align: justify; text-indent: -0.25in;"><span style="font-size: 10.5pt; font-family: &quot;Intel Clear&quot;, sans-serif;">6. Core performance workloads: Mlc, Linpack, Stream.</span><span style="font-size: 10pt; font-family: &quot;Intel Clear&quot;, sans-serif;"><o:p></o:p></span></p><p class="wordsection1" style="margin: 0in 0in 7.5pt 0.25in; text-align: justify; text-indent: -0.25in;"><span style="font-size: 10.5pt; font-family: &quot;Intel Clear&quot;, sans-serif;">WW17:</span></p><p class="wordsection1" style="margin: 0in 0in 7.5pt 0.25in; text-align: justify; text-indent: -0.25in;"><span style="font-family: &quot;Intel Clear&quot;, sans-serif;">a)&nbsp;</span><span style="font-family: &quot;Intel Clear&quot;, sans-serif;">No new regression issue found.</span><br></p><p class="wordsection1" style="margin: 0in 0in 7.5pt 0.25in; text-align: justify; text-indent: -0.25in;"><span style="font-family: &quot;Intel Clear&quot;, sans-serif;">b) For latest status of existing sightings, pls refer to the existing sightings table.</span></p><p><br></p>\n                                </td>\n                        </tr>\n                        \n                     </tbody></table>\n                </div>\n            </div>\n        </div>\n        <br>\n    <!--     <span class="sh2">&nbsp Key Sightings: </span>\n             <table class="MsoNormalTable">\n                 <tr>\n                    <th width="7%">ID</th>\n                    <th width="93%">Title</th>\n                 </tr>\n                 \n                 <tr >\n                     \n                        <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345509">5345509</a></td>\n                     \n                     <td style="text-align:left;">[2016_WW44 BKC][BIOS:106_D11][Neon city FPGA]Cat error and hang at code &#39;A9&#39; during warmboot cycling tests</td>\n                 </tr>\n                 \n                 \n             </table><br/> -->\n        \n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Key Sightings </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseKeySightings"></div>\n                </div>\n            </div>\n            <div id="collapseKeySightings" class="panel-collapse collapse ">\n                <div class="panel-body">\n                    \n                    <table class="MsoNormalTable">\n                        <tbody><tr>\n                            <th width="5%">ID</th>\n                            <th width="25%">Title</th>\n                            <th width="7%">Priority</th>\n                            <th width="7%">Severity</th>\n                            <th width="7%">Owner</th>\n                            <th width="20%">Note</th>\n                            <th width="7%">Status</th>\n                            <th width="10%">Subsystem</th>\n                            <th width="12%">Promoted ID</th>\n                        </tr>\n                        \n                            \n                                <tr style="background-color:#eb9316">\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345509">5345509</a></td>\n                                \n                                <td style="text-align:left;">[2016_WW44 BKC][BIOS:106_D11][Neon city FPGA]Cat error and hang at code \'A9\' during warmboot cycling tests</td>\n                                <td>P1</td>\n                                <td>2 High</td>\n                                <td>aneishen</td>\n                                <td>Pending for FPGA BBS debugging.</td>\n                                <td>Assigned</td>\n                                <td>FPGA</td>\n                                <td>\n                                    \n                                        <a href="https://vthsd.sc.intel.com/hsd/skylake_server/default.aspx#sighting/default.aspx?sighting_id=5353692&amp;hsdmsgstr=3">5353692</a><br><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id="></a>\n                                    \n                                </td>\n                                </tr>\n                            \n                        \n                    </tbody></table><br>\n                    \n                </div>\n            </div>\n        </div>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; New Sightings </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseNewSightings"></div>\n                </div>\n            </div>\n            <div id="collapseNewSightings" class="panel-collapse collapse ">\n                <div class="panel-body">\n                    \n                    <p>&nbsp; N/A</p>\n                    \n                </div>\n            </div>\n        </div>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Existing Sightings </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseExistingSightings"></div>\n                </div>\n            </div>\n            <div id="collapseExistingSightings" class="panel-collapse collapse ">\n                <div class="panel-body">\n                \n                <table class="MsoNormalTable" width="100%">\n                    <tbody><tr>\n                        <th width="5%">ID</th>\n                        <th width="45%">Title</th>\n                        <th width="7%">Priority</th>\n                        <th width="7%">Severity</th>\n                        <th width="7%">Owner</th>\n                        <th width="7%">Status</th>\n                        <th width="10%">Subsystem</th>\n                        <th width="12%">Promoted ID</th>\n                    </tr>\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345509">5345509</a></td>\n                                \n                                <td style="text-align:left;">[2016_WW44 BKC][BIOS:106_D11][Neon city FPGA]Cat error and hang at code \'A9\' during warmboot cycling tests</td>\n                                <td>P1</td>\n                                <td>2 High</td>\n                                <td>aneishen</td>\n                                <td>Assigned</td>\n                                <td>FPGA</td>\n                                <td>\n                                    \n                                        <a href="https://vthsd.sc.intel.com/hsd/skylake_server/default.aspx#sighting/default.aspx?sighting_id=5353692&amp;hsdmsgstr=3">5353692</a><br><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id="></a>\n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5346017">5346017</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW11 BKC][BIOS:126_R06][Neon city FPGA]Caterr and POST code displaying 72 when boot from S5 with FPGA disabled.</td>\n                                <td>P2</td>\n                                <td>3 Medium</td>\n                                <td>emichel</td>\n                                <td>Assigned</td>\n                                <td>Silicon</td>\n                                <td>\n                                    \n                                        <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id="></a>\n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5346049">5346049</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW13 BKC][BIOS:128.R08][Neon city FPGA]System can not enter S4 on VMD Raid mode. </td>\n                                <td>P2</td>\n                                <td>3 Medium</td>\n                                <td>oanalla</td>\n                                <td>Assigned</td>\n                                <td>OS/Driver</td>\n                                <td>\n                                    \n                                        <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id="></a>\n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345803">5345803</a></td>\n                                \n                                <td style="text-align:left;">[2016_WW52 BKC][BIOS:114_R09][Neon city FPGA]MCE error found after system reboot</td>\n                                <td>P3</td>\n                                <td>3 Medium</td>\n                                <td>bgbest</td>\n                                <td>Assigned</td>\n                                <td>Silicon</td>\n                                <td>\n                                    \n                                        <a href="https://vthsd.sc.intel.com/hsd/skylake_server/sighting/default.aspx?sighting_id=5353983&amp;hsdmsgstr=1">Promoted to SKX Server HSD</a><br><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345847">5345847</a>\n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345917">5345917</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW07 BKC][BIOS 0122.R07][Neon City FPGA] System occasionally stopped at text mode and can\'t boot into RHEL7.3 GUI during power cycling test</td>\n                                <td>P3</td>\n                                <td>3 Medium</td>\n                                <td>xuewenxi</td>\n                                <td>Pending</td>\n                                <td>OS/Driver</td>\n                                <td>\n                                    \n                                        <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345919">5345919</a>\n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5346123">5346123</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW16 BKC][BIOS:131.R09][Neon city FPGA] System will cat error and reboot,when we insert memory to both socket and disable Numa.</td>\n                                <td>P3</td>\n                                <td>3 Medium</td>\n                                <td>yanghe1</td>\n                                <td>Assigned</td>\n                                <td></td>\n                                <td>\n                                    \n                                        <a href="https://vthsd.sc.intel.com/hsd/skylake_server/default.aspx#sighting/default.aspx?sighting_id=5354118&amp;hsdmsgstr=1"> 5354118 </a><br><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id="></a>\n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345420">5345420</a></td>\n                                \n                                <td style="text-align:left;">[2016_WW40 BKC][BIOS:102_D12][Neon city FPGA]CPLD 1 version show\xe2\x80\x98F.F\xe2\x80\x99 after flash CPLD 0x11_0x22</td>\n                                <td>P3</td>\n                                <td>4 Low</td>\n                                <td>jdbolano</td>\n                                <td>Pending</td>\n                                <td>Board</td>\n                                <td>\n                                    \n                                        <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id="></a>\n                                    \n                                </td>\n                                </tr>\n\n                        \n                </tbody></table><br>\n                 \n                </div>\n            </div>\n        </div>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Closed Sightings </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseClosedSightings"></div>\n                </div>\n            </div>\n            <div id="collapseClosedSightings" class="panel-collapse collapse ">\n                <div class="panel-body">\n                    \n                    <table class="MsoNormalTable" width="100%">\n                        <tbody><tr>\n                            <th width="5%">ID</th>\n                            <th width="45%">Title</th>\n                            <th width="7%">Priority</th>\n                            <th width="7%">Severity</th>\n                            <th width="6%">Owner</th>\n                            <th width="8%">Closed Reason</th>\n                            <th width="5%">Status</th>\n                            <th width="5%">Subsystem</th>\n                            <th width="12%">Promoted ID</th>\n                        </tr>\n                        \n                        <tr>\n                            \n                                <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345719">5345719</a></td>\n                            \n                            <td style="text-align:left;">[2016_WW50 BKC][BIOS:112_D10][Neon city FPGA]After running CPU workload with PTU , CPU QL66 and QM38\'s frequency is stuck@800MHz and it is lower than Pn.</td>\n                            <td>P2</td>\n                            <td>3 Medium</td>\n                            <td>kdakdemi</td>\n                            <td>Feature/Fix Implemented</td>\n                            <td>Closed</td>\n                            <td>Silicon</td>\n                            <td>\n                                \n                                    <a href="https://vthsd.sc.intel.com/hsd/skylake_server/default.aspx#sighting/default.aspx?sighting_id=5353854&amp;hsdmsgstr=1">5353854</a><br><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id="></a>\n                                \n                            </td>\n                        </tr>\n                        \n                        <tr>\n                            \n                                <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5346054">5346054</a></td>\n                            \n                            <td style="text-align:left;">[2017_WW13 BKC][BIOS 128.R08][P&amp;P][Neon City FPGA] Tested with this IFWI, the MP Linpack score dropped over 43% (from 1354.2Gflops/s to 769.6 Gflops/s)</td>\n                            <td>P2</td>\n                            <td>3 Medium</td>\n                            <td>bgbest</td>\n                            <td></td>\n                            <td>Closed</td>\n                            <td>Board</td>\n                            <td>\n                                \n                                    <a href="https://vthsd.sc.intel.com/hsd/skylake_server/sighting/default.aspx?sighting_id=5354065">5354065</a><br><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345866">5345866</a>\n                                \n                            </td>\n                        </tr>\n                        \n                        <tr>\n                            \n                                <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345961">5345961</a></td>\n                            \n                            <td style="text-align:left;">[2017_WW09 BKC][BIOS:124_R07][Neon city FPGA]Link width recognized incorrect, when  plug PCI X710 network card (x8)in slot 1(  x8) .</td>\n                            <td>P3</td>\n                            <td>3 Medium</td>\n                            <td>xuewenxi</td>\n                            <td>Workaround</td>\n                            <td>Closed</td>\n                            <td>Board</td>\n                            <td>\n                                \n                                    <a href="https://vthsd.png.intel.com/hsd/[u\'bios_purley\']/sighting/default.aspx?sighting_id=[u\'5385511\']">bios_purley_5385511</a>\n                                \n                            </td>\n                        </tr>\n                        \n                    </tbody></table><br>\n                    \n                </div>\n            </div>\n        </div>\n        \n        <br>\n        \n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; HW Rework </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseHWRework"></div>\n                </div>\n            </div>\n            <div id="collapseHWRework" class="panel-collapse collapse ">\n                <div class="panel-body">\n                <table class="DetailTable" width="100%">\n                    <tbody><tr>\n                        <td> \n                                <h4 style="margin: 0cm 0cm 0pt;"><u><span lang="EN-GB" style="font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">Key Workaround</span></u><span class="apple-converted-space"><span lang="EN-GB" style="font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">&nbsp;</span></span><span lang="EN-GB" style="font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">(detail guide is<span class="apple-converted-space">&nbsp;</span></span><span lang="EN-US" style="font-family: \'Intel Clear\', sans-serif; font-size: 11pt;"><a href="https://dcg-oss.intel.com/document_download/16/?file_id=33" target="_blank" style="text-decoration: underline;">here</a></span><span lang="EN-GB" style="font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">)</span><u1:p></u1:p><span lang="EN-US" style="font-family: \'Intel Clear\', sans-serif; font-size: 11pt;"><o:p></o:p></span></h4><h4 style="margin: 0in 0in 0pt;"><p class="default" style="margin: 0cm 0cm 0pt 36pt; line-height: 15.55pt; text-indent: -18pt;"><span lang="EN-US" style="font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">Please use PCIe Video card instead of onboard BMC video due to known BMC issue</span><o:p></o:p><u2:p></u2:p></p></h4><h4 style="margin: 0cm 0cm 0pt;"><span lang="EN-US" style="font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">&nbsp;<u1:p></u1:p></span><o:p></o:p></h4><h4 style="line-height: 15.55pt; margin: 0cm 0cm 0pt;"><u><span lang="EN-GB" style="color: black; font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">Pedigree and Board Jumper Settings:</span></u><span lang="EN-US" style="font-family: \'Intel Clear\', sans-serif; font-size: 11pt;"><a href="https://dcg-oss.intel.com/document_download/16/?file_id=60" style="text-decoration: underline;"><span class="apple-converted-space"><span style="color: rgb(31, 73, 125);">&nbsp;</span></span>guide</a><u1:p></u1:p></span><o:p></o:p></h4><h4 style="margin: 0in 0in 0pt;"><p class="MsoNormal" style="margin-bottom: 7.5pt; line-height: 12.1pt;"><i><span lang="EN-US" style="color: black; font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">Note: Only mandatory and necessary rework is implemented by BKC team</span></i><u2:p></u2:p><u1:p></u1:p><span lang="EN-US" style="font-family: \'Intel Clear\', sans-serif; font-size: 11pt;"><o:p></o:p></span></p><p class="MsoListParagraph" style="margin-left: 21pt; text-indent: -21pt;"><span lang="EN-US" style="color: black; font-family: Wingdings; font-size: 7.5pt;">l<span style="line-height: normal; font-family: \'Times New Roman\'; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;</span></span><span lang="EN-US" style="color: black; font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">Mandatory rework FPGA JTAG chain missing CPU1 TCK resistor</span><o:p></o:p></p><p class="MsoListParagraph" style="margin-left: 21pt; text-indent: -21pt;"><span style="color: inherit;"><span lang="EN-US" style="color: black; font-family: Wingdings; font-size: 7.5pt;">l<span style="line-height: normal; font-family: \'Times New Roman\'; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;</span></span><span lang="EN-US" style="color: black; font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">Mandatory rework to replace FPGA KR RX AC Caps</span><o:p></o:p></span></p><p class="MsoListParagraph" style="margin-left: 21pt; text-indent: -21pt;"><span style="color: inherit;"><span lang="EN-US" style="color: black; font-family: Wingdings; font-size: 7.5pt;">l<span style="line-height: normal; font-family: \'Times New Roman\'; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;</span></span><span lang="EN-US" style="color: black; font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">Mandatory rework add a pull down to RSMRST</span><o:p></o:p></span></p><p class="MsoListParagraph" style="margin-left: 21pt; text-indent: -21pt;"><span style="color: inherit;"><span lang="EN-US" style="color: black; font-family: Wingdings; font-size: 7.5pt;">l<span style="line-height: normal; font-family: \'Times New Roman\'; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;</span></span><span lang="EN-US" style="color: black; font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">Mandatory rework to update VR FW</span><o:p></o:p></span></p><p class="MsoListParagraph" style="margin-left: 21pt; text-indent: -21pt;"><span style="color: inherit;"><span lang="EN-US" style="color: black; font-family: Wingdings; font-size: 7.5pt;">l<span style="line-height: normal; font-family: \'Times New Roman\'; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;</span></span><span lang="EN-US" style="color: black; font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">CPLD updates to address IFWI issue with 2 SKX FPGA CPUs populated</span><o:p></o:p></span></p><p class="MsoListParagraph" style="margin-left: 21pt; text-indent: -21pt;"><span style="color: inherit;"><span lang="EN-US" style="color: black; font-family: Wingdings; font-size: 7.5pt;">l<span style="line-height: normal; font-family: \'Times New Roman\'; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;</span></span><span lang="EN-US" style="color: black; font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">Required CPLD updates to address reset and FSC issues</span><o:p></o:p></span></p><p class="MsoListParagraph" style="margin-left: 21pt; text-indent: -21pt;"><span lang="EN-US" style="color: black; font-family: Wingdings; font-size: 7.5pt;">l<span style="line-height: normal; font-family: \'Times New Roman\'; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;</span></span><span lang="EN-US" style="color: black; font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">Required VR FW update to address VMCP current misreporting issues<o:p></o:p></span></p><p class="MsoListParagraph" style="margin-left: 21pt; text-indent: -21pt;"><span lang="EN-US" style="color: black; font-family: Wingdings; font-size: 7.5pt;">l<span style="line-height: normal; font-family: \'Times New Roman\'; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;</span></span><span lang="EN-US" style="color: black; font-family: \'Intel Clear\', sans-serif; font-size: 11pt;">Required VR FW update for boards -301 to address VMCP current misreporting issues<o:p></o:p></span></p><p class="MsoNormal"><br></p></h4>\n                            \n                        </td>\n                    </tr>\n                </tbody></table><br>\n                </div>\n            </div>\n        </div>\n        \n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; HW Configuration </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseHWConfiguration"></div>\n                </div>\n            </div>\n            <div id="collapseHWConfiguration" class="panel-collapse collapse ">\n                <div class="panel-body">\n                \n                    \n                        <table border="0" cellpadding="0" cellspacing="0" class="DetailTable">\n<colgroup><col span="6" style="width: 152pt; mso-width-source: userset; mso-width-alt: 6496;" width="203">\n</colgroup><tbody><tr height="29">\n<td height="48" rowspan="2"><span style="font-weight: bold;">\xe3\x80\x80</span></td>\n<td rowspan="2"><span style="font-weight: bold;">System 1~3</span></td>\n<td rowspan="2"><span style="font-weight: bold;">System 4~5</span></td>\n<td rowspan="2"><span style="font-weight: bold;">System 6</span></td>\n<td rowspan="2"><span style="font-weight: bold;">System 7 ~8(cycling test)</span></td>\n<td rowspan="2"><span style="font-weight: bold;">System 9~11 (cycling test)</span></td>\n</tr>\n<tr height="19">\n</tr>\n<tr height="30">\n<td height="30"><span style="font-weight: bold;">Ingredient</span></td>\n<td>HW/SW Version Details</td>\n<td>HW/SW Version Details</td>\n<td>HW/SW Version Details</td>\n<td>HW/SW Version Details</td>\n<td>HW/SW Version Details</td>\n</tr>\n<tr height="25">\n<td height="25"><span style="font-weight: bold;">CPU 0/1</span></td>\n<td>QM3A ( H0 )</td>\n<td>QM3A ( H0 )</td>\n<td>QLG7 ( B0 )</td>\n<td>QM3A ( H0 )</td>\n<td>QM3A ( H0 )</td>\n</tr>\n<tr height="25">\n<td height="25"><span style="font-weight: bold;">PCH</span></td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n<td>QLJ9 (LBG&nbsp; B1)</td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n</tr>\n<tr height="47">\n<td height="47"><span style="font-weight: bold;">Memory<font class="font6">&nbsp;</font><font class="font5">Type</font></span></td>\n<td>&nbsp;Samsung M393A2K43BB1-CTD6Q 16GB 2Rx8\n  PC4-2666V-RE1-11-MA0</td>\n<td>micron MTA18ASF2G72PDZ-2G6B1QK\n  16GB 2RX8 PC4-2666V-RE1-11</td>\n<td>micron MTA18ASF2G72PDZ-2G6B1QK\n  16GB 2RX8 PC4-2666V-RE1-11</td>\n<td>&nbsp;Samsung M393A2K43BB1-CTD6Q 16GB 2Rx8\n  PC4-2666V-RE1-11-MA0</td>\n<td>micron MTA18ASF2G72PDZ-2G6B1QK\n  16GB 2RX8 PC4-2666V-RE1-11</td>\n</tr>\n<tr height="48">\n<td height="48"><span style="font-weight: bold;">Memory Amount</span></td>\n<td>12*16GB</td>\n<td>12*16GB</td>\n<td>2*16GB</td>\n<td>2*16GB</td>\n<td>2*16GB</td>\n</tr>\n<tr height="43">\n<td height="43"><span style="font-weight: bold;">Base\n  Board</span></td>\n<td>Neon City FPGA PBA H90983-300</td>\n<td>Neon City FPGA PBA H90983-300</td>\n<td>Neon City FPGA PBA H90983-300</td>\n<td>Neon City FPGA PBA H90983-200</td>\n<td>Neon City FPGA PBA H90983-300</td>\n</tr>\n<tr height="25">\n<td height="25"><span style="font-weight: bold;">Chassis</span></td>\n<td>ASSEMBLY NO.H36149-004</td>\n<td>ASSEMBLY NO.H48593-003</td>\n<td>ASSEMBLY NO.H36149-004</td>\n<td>ASSEMBLY NO.H48593-003</td>\n<td>ASSEMBLY NO.H48593-003</td>\n</tr>\n<tr height="25">\n<td height="25"><span style="font-weight: bold;">Video\n  Card</span></td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n</tr></tbody></table>\n                    \n                \n                </div>\n            </div>\n        </div>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; SW Configuration </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseSWConfiguration"></div>\n                </div>\n            </div>\n            <div id="collapseSWConfiguration" class="panel-collapse collapse ">\n                <div class="panel-body">\n                \n                    \n                        <table border="0" cellpadding="0" cellspacing="0" class="DetailTable">\n<tbody><tr>\n<th colspan="2"></th>\n<th>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span style="">Ingredient</span></b><span style="mso-fareast-font-family:\xe5\xae\x8b\xe4\xbd\x93;mso-fareast-theme-font:\n  minor-fareast"><o:p></o:p></span></div>\n</th>\n<th>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span style="">SW\n  Version Details</span></b><o:p></o:p></div>\n</th>\n<th>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span style="">Changed(last\n  release)</span></b><o:p></o:p></div>\n</th>\n<th>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span style="">Release\n  Notes</span></b><o:p></o:p></div>\n</th>\n</tr>\n<tr>\n<td colspan="2" rowspan="3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">APPs</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">hw_rework</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794106"><span style="">2017WW02</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">HSSI_pkg</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794107"><span style="">6.3</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794108"><span style="">AAL\n  doc</span></a><o:p></o:p></div>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794109"><span style="">Release Notes</span></a><o:p></o:p></div>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">\xe2\x80\x9csheiman_CPL_skx-p_630-withHSSI_m1877_d1294_f1920_170303_0630.GREEN.gbs\xe2\x80\x9d\n  &nbsp;is internal only</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td></td>\n<td></td>\n<td></td>\n<td></td>\n</tr>\n<tr>\n<td colspan="2" rowspan="12">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Firmwares</span><span style="mso-fareast-font-family:\xe5\xae\x8b\xe4\xbd\x93;mso-fareast-theme-font:\n  minor-fareast"><o:p></o:p></span></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">SPS</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/SPS/SPS_E5_04.00.03.199.0.zip"><span style="">SPS_E5_04.00.03.199.0</span></a><o:p></o:p></span></div>\n</td>\n<td id="3_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(SPS_E5_04.00.03.195.0-&gt;SPS_E5_04.00.03.199.0)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/SPS/SPS_SPS_E5_04.00.03.199.0_ReleaseNotes.txt"><span style="background-image: initial;background-position: initial;background-size: initial;background-repeat: initial;background-attachment: initial;background-origin: initial;background-clip: initial;">Release Notes</span></a><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">SPS_Config</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/SPS_Config/SPS_E5_04.00.03.199_ConfigFile_WW16.zip"><span style="">SPS_E5_04.00.03.199.0_ConfigFile_WW16</span></a><o:p></o:p></span></div>\n</td>\n<td id="4_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(SPS_E5_04.00.03.195.0_ConfigFile_WW15-&gt;SPS_E5_04.00.03.199.0_ConfigFile_WW16)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">RSTe-PreOS</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794113"><span style="">5.0.0.1217</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">ACM</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794114"><span style="">1.20</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794115"><span style="">Release\n  Notes</span></a><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Omni-Path</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794116"><span style="">1.3.1.0.0_2017WW13</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">IFWI</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/IFWI/2017.16.4.17-FPGA.zip"><span style="">2017.16.4.17</span></a><o:p></o:p></span></div>\n</td>\n<td id="9_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(2017.15.4.07-&gt;2017.16.4.17)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td>\n<a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/IFWI/2017.16.4.17%20Blue%20Release%20Notes.docx" style="background-color: rgb(255, 255, 255); font-size: 13.3333px; text-align: -webkit-center;" target="_blank">Release Notes</a><br><br><br></td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">BIOSGuard</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794119"><span style="">PC20_201607248</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794120"><span style="">Release\n  Notes</span></a><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">BMC</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/BMC/NC_BMC_PO_79_21_r10651.zip"><span style="">79.21.r10651</span></a><o:p></o:p></span></div>\n</td>\n<td id="10_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(79.20.r10373-&gt;79.21.r10651)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">CPLD</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794123"><span style="">0d12_0x22</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">SKX_CPLD</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794124"><span style="">0430_1209</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">FPGA</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794125"><span style="">6.3.0_08.12.4</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:#333333">Internal\n  Use Only</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">VR</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794126"><span style="">0x04</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td rowspan="19">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">RHEL7.3</span><o:p></o:p></div>\n</td>\n<td rowspan="5">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">APPs</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">SST</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794127"><span style="">3.0.1044</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794128"><span style="">Release\n  Notes</span></a><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">DPDK</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794129"><span style="">16.11</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">SPS_Tool</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/app/SPS_Tool/SPS_Tools_4.2.64.3.zip"><span style="">4.2.64.3</span></a><o:p></o:p></span></div>\n</td>\n<td id="17_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(4.2.61.75-&gt;4.2.64.3)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">IDK</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794131"><span style="">3.22</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794132"><span style="">Release\n  Notes</span></a><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">IPMI</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794133"><span style="">3.0.0</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:#333333">Internal\n  Use Only</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td rowspan="6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Configs</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">qemu</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794134"><span style="">2.6.1</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td valign="top">\n<div align="center" class="MsoNormal"><span style="color:#333333">Internal\n  Use Only (for the FPGA test in Virtualization)</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">FPGA_XEN</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794135"><span style="">FPGA-XEN-4.7.0_4.6.3.tgz</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td valign="top">\n<div align="center" class="MsoNormal"><span style="color:#333333">Internal\n  Use Only (for the FPGA test in Virtualization)</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">FPGA_KVM</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794136"><span style="">FPGA-KVM-4.7.0</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td valign="top">\n<div align="center" class="MsoNormal"><span style="color:#333333">Internal\n  Use Only (for the FPGA test in Virtualization)</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">auto_install_script</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794137"><span style="">v1.2</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td valign="top">\n<div align="center" class="MsoNormal"><span style="color:#333333">Internal\n  Use Only (for auto-installer script)</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">menu</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794138"><span style="">0.0.2_disableQAT</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td valign="top">\n<div align="center" class="MsoNormal"><span style="color:#333333">Internal\n  Use Only (for auto-installer script)</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">kernel_update</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794139"><span style="">RH7.3_3.10.0-514_BU2-signed</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:#333333">Internal\n  Use Only</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td rowspan="7">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Drivers</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">lan-driver-RHEL7.3_3.10.0</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794140"><span style="">RH7.3_3.10.0-514_rev0.6</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:#333333">Internal\n  Use Only (for auto-installer script)</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">LOM_Jacksonville</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794141"><span style="">3.3.5.2</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">LOM_FortPark</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794142"><span style="">2017.WW14</span></a><o:p></o:p></div>\n</td>\n<td valign="top">\n<div align="center" class="MsoNormal"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794143"><span style="">Release\n  Notes</span></a><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">NIC_FM10K</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794144"><span style="">0.21.7</span></a><o:p></o:p></div>\n</td>\n<td valign="top">\n<div align="center" class="MsoNormal"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">RSTe</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794145"><span style="">5.1-RC2</span></a><o:p></o:p></div>\n</td>\n<td valign="top">\n<div align="center" class="MsoNormal"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">IntelOPA-IFS</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794146"><span style="">10.3.0.0.81</span></a><o:p></o:p></div>\n</td>\n<td valign="top">\n<div align="center" class="MsoNormal"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">QAT</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794147"><span style="">1.0.2</span></a><o:p></o:p></div>\n</td>\n<td valign="top">\n<div align="center" class="MsoNormal"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A</span><o:p></o:p></div>\n</td>\n</tr>\n<tr>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">OSes</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">RHEL</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2794074"><span style="">7.3</span></a><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N</span><o:p></o:p></div>\n</td>\n<td>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:#333333">Internal\n  Use Only</span><o:p></o:p></div>\n</td>\n</tr>\n</tbody></table>\n<p class="MsoNormal"><span style="mso-ascii-font-family:Calibri;mso-ascii-theme-font:\nminor-latin;mso-fareast-font-family:\xe5\xae\x8b\xe4\xbd\x93;mso-fareast-theme-font:minor-fareast;\nmso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin;mso-bidi-font-family:\n&quot;Times New Roman&quot;;mso-bidi-theme-font:minor-bidi;color:#1F497D;mso-no-proof:\nyes">&nbsp;</span></p>\n                    \n                    <br>\n                \n                </div>\n            </div>\n        </div>\n\n        \n        \n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; IFWI Configuration </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseIFWIConfiguration"></div>\n                </div>\n            </div>\n            <div id="collapseIFWIConfiguration" class="panel-collapse collapse ">\n                <div class="panel-body">\n                \n                    <table class="DetailTable" width="100%">\n                        <tbody><tr>\n                            <th width="40%">Ingredient</th>\n                            <th width="30%">Version</th>\n                            <th width="30%">Changed (VS 2017 WW16)</th>\n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">IFWI File</td>\n                            <td width="35%">PLYDCRB.86B.BR.64.2017.16.4.17.2037_LBG_SPS_FPGA.bin</td>\n                            \n                                <td style="color:red">Y (PLYDCRB.86B.BR.64.2017.15.4.07.1634_LBG_SPS_FPGA.bin-&gt;PLYDCRB.86B.BR.64.2017.16.4.17.2037_LBG_SPS_FPGA.bin)</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">BiosID</td>\n                            <td width="35%">PLYDCRB1.86B.0132.R08.1704202037</td>\n                            \n                                <td style="color:red">Y (PLYDCRB1.86B.0131.R09.1704131634-&gt;PLYDCRB1.86B.0132.R08.1704202037)</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">10GNicEFI</td>\n                            <td width="35%">v4.2.22</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">1GNicEFI</td>\n                            <td width="35%">v00.00.11</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">ASTVBIOS</td>\n                            <td width="35%">800</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">AspeedVideo</td>\n                            <td width="35%">PrePO</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">BIOSACM</td>\n                            <td width="35%">Production_NT,v1.2.0_LBG</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">BiosGuard</td>\n                            <td width="35%">PC v09</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">FPGABBS_GBE</td>\n                            <td width="35%">v6.3.0</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">FPGAN4PE</td>\n                            <td width="35%">v081204_signed</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">FpkSi</td>\n                            <td width="35%">v3.37_800009E0</td>\n                            \n                                <td style="color:red">Y (v3.37_800009B4-&gt;v3.37_800009E0)</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">FpkSiLR</td>\n                            <td width="35%">v3.37_800009B3</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">GBE</td>\n                            <td width="35%">_I219_Nahum7_Purley_LM_No-LAN-Switch_Rev0.2</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">HfiPcieGen3</td>\n                            <td width="35%">v1.3.1.0.0</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">IccOverClocking</td>\n                            <td width="35%">PrePO</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">JacksonvillePxe</td>\n                            <td width="35%">v1.07</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">ME</td>\n                            <td width="35%">SPS/4.0.3.199</td>\n                            \n                                <td style="color:red">Y (SPS/4.0.3.195-&gt;SPS/4.0.3.199)</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">Mebx</td>\n                            <td width="35%">v11.0.0.0005</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">MebxSetupBrowser</td>\n                            <td width="35%">PrePo</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">Microcode1</td>\n                            <td width="35%">M1350651_8000002B.inc</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">Microcode2</td>\n                            <td width="35%">M9750652_80000034.inc</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">Microcode3</td>\n                            <td width="35%">M9750653_01000136.inc</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">Microcode4</td>\n                            <td width="35%">M9750654_0200001a.inc</td>\n                            \n                                <td style="color:red">Y (M9750654_02000018.inc-&gt;M9750654_0200001a.inc)</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">NvmDimmDriver</td>\n                            <td width="35%">v01.00.01.1018</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">NvmDimmHii</td>\n                            <td width="35%">v01.00.01.1018</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">RSTeSataEfi</td>\n                            <td width="35%">v5.0.0.1217</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">RSTeSataLegacy</td>\n                            <td width="35%">v5.0.0.1217</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">RSTesSataEfi</td>\n                            <td width="35%">v5.0.0.1217</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">RSTesSataLegacy</td>\n                            <td width="35%">v5.0.0.1217</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">SINIT</td>\n                            <td width="35%">Production,v1.2.0_LBG</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">SataAHCI</td>\n                            <td width="35%">v2.00i</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                        <tr>\n                            <td width="40%">iBMCVideo</td>\n                            <td width="35%">v3.8SQ</td>\n                            \n                                <td>N</td>\n                            \n                        </tr>\n                        \n                    </tbody></table><br>\n                \n                </div>\n            </div>\n        </div>\n        <br>\n        \n        \n\n        \n        \n            \n        \n        <br>\n\n        \n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Platform Integration Validation Result </span>\n                <div class="FoldIcon">\n                    <div id="PlatformIntegrationValidationResultBtn" class="CollapseBtn not-collapsed" data-toggle="collapse" href="#collapsePlatformIntegrationValidationResult">\n</div>\n                </div>\n            </div>\n\n            <div id="collapsePlatformIntegrationValidationResult" class="panel-collapse collapse in">\n                <div class="panel-body">\n                    <table class="MsoNormalTable" width="100%">\n                        <tbody><tr>\n                            <th rowspan="17" width="9%">Purley_FPGA Test Execution Status</th>\n                            <th width="9%">Domains</th>\n                            <th width="8%">Attempted</th>\n                            <th width="8%">Blocked</th>\n                            <th width="8%">No Run</th>\n                            <th width="8%">Failed</th>\n                            <th width="8%">Passed</th>\n                            <th width="8%">Total</th>\n                            <th width="8%">% Attempted</th>\n                            <th width="8%">Passed% (per attempted)</th>\n                            <th width="8%">Pass%</th>\n                            <th width="10%">Key Sightings</th>\n                        </tr>\n                        \n                        \n                        <tr>\n                            \n                             <td>Power Management</td>\n                            \n                             <td>11</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                            <td style="background:#ff6633">4</td>\n                            \n                             <td>7</td>\n                             <td>11</td>\n                             <td>100.00%</td>\n                             <td>7/11</td>\n                             <td>63.64%</td>\n                             <td>\n                                 \n                                     \n                                        <p><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345719" style="color:#0071c5">5345719</a></p>\n                                     \n                                 \n                                     \n                                        <p><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345803" style="color:#0071c5">5345803</a></p>\n                                     \n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>Networking</td>\n                            \n                             <td>13</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>13</td>\n                             <td>13</td>\n                             <td>100.00%</td>\n                             <td>13/13</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>USB</td>\n                            \n                             <td>8</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>8</td>\n                             <td>8</td>\n                             <td>100.00%</td>\n                             <td>8/8</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>FPGA</td>\n                            \n                             <td>6</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>6</td>\n                             <td>6</td>\n                             <td>100.00%</td>\n                             <td>6/6</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>Video</td>\n                            \n                             <td>1</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>1</td>\n                             <td>1</td>\n                             <td>100.00%</td>\n                             <td>1/1</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>Storage</td>\n                            \n                             <td>1</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                            <td style="background:#ff6633">1</td>\n                            \n                             <td>0</td>\n                             <td>1</td>\n                             <td>100.00%</td>\n                             <td>0/1</td>\n                             <td>0.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>PCIe</td>\n                            \n                             <td>2</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>2</td>\n                             <td>2</td>\n                             <td>100.00%</td>\n                             <td>2/2</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>Manageability</td>\n                            \n                             <td>7</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>7</td>\n                             <td>7</td>\n                             <td>100.00%</td>\n                             <td>7/7</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>Virtualization</td>\n                            \n                             <td>7</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>7</td>\n                             <td>7</td>\n                             <td>100.00%</td>\n                             <td>7/7</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>DPDK_FVL_10G</td>\n                            \n                             <td>1</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>1</td>\n                             <td>1</td>\n                             <td>100.00%</td>\n                             <td>1/1</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>Stress &amp; Stability</td>\n                            \n                             <td>4</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>4</td>\n                             <td>4</td>\n                             <td>100.00%</td>\n                             <td>4/4</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>Security</td>\n                            \n                             <td>23</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>23</td>\n                             <td>23</td>\n                             <td>100.00%</td>\n                             <td>23/23</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>DPDK</td>\n                            \n                             <td>10</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>10</td>\n                             <td>10</td>\n                             <td>100.00%</td>\n                             <td>10/10</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>Processor</td>\n                            \n                             <td>2</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>2</td>\n                             <td>2</td>\n                             <td>100.00%</td>\n                             <td>2/2</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>RAS</td>\n                            \n                             <td>6</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>6</td>\n                             <td>6</td>\n                             <td>100.00%</td>\n                             <td>6/6</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>Summary</td>\n                            \n                             <td>102</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                            <td style="background:#ff6633">5</td>\n                            \n                             <td>97</td>\n                             <td>102</td>\n                             <td>100.00%</td>\n                             <td>97/102</td>\n                             <td>95.10%</td>\n                             <td>\n                                 \n\n\n\n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                    </tbody></table><br>\n                    <div class="stable">Detail case result could be found in this <a href="http://dcg-oss.intel.com/test_report/report_case/5917/BKC/Purley_FPGA" target="_blank" style="text-decoration: underline;">page</a></div>\n                    <div style="border:1px solid #000000">\n                        <div id="cases_domain_chart" style="width:70%;float:left;"></div>\n                        <div id="cases_pie_chart" style="width:28%;float:right;border-left:1px solid #000000"></div>\n                        <div style="clear:both;"></div>\n                        <div style="border-top:1px solid #000000" id="cases_history_chart"></div>\n                    </div>\n\n                <br>\n                \n\n                </div>\n            </div>\n            \n            <script>\n                document.getElementById("PlatformIntegrationValidationResultBtn").setAttribute("class","CollapseBtn not-collapsed collapsed")\n                document.getElementById("collapsePlatformIntegrationValidationResult").setAttribute("class","panel-collapse collapse ")\n            </script>\n            \n        </div>\n\n    \n    \n        \n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; P&amp;P Status </span>\n                <div class="FoldIcon">\n                    <div id="PnPChartsBtn" class="CollapseBtn not-collapsed" data-toggle="collapse" href="#collapsePnPCharts"></div>\n                </div>\n            </div>\n            <div id="collapsePnPCharts" class="panel-collapse collapse in">\n                <div class="panel-body">\n                \n                    \n                \n                    \n                        \n                        <div style="width:100%;height:600px;border:1px solid #000000" id="Linux-QM39_Purley_FPGA_Power_highcharts"></div>\n                        <br>\n                        \n                    \n                \n                 <div class="sh2">&nbsp; PnP Report link is <a href="http://dcg-oss.intel.com/test_report/preview_pnp/2017 WW17/Purley-FPGA" target="_blank" style="text-decoration: underline;">here</a></div>\n                <br>\n                <br>\n                </div>\n            </div>\n        </div>\n        \n        <script>\n            document.getElementById("PnPChartsBtn").setAttribute("class","CollapseBtn not-collapsed collapsed")\n            document.getElementById("collapsePnPCharts").setAttribute("class","panel-collapse collapse ")\n        </script>\n        \n        \n    \n\n    \n    \n\n    \n    \n        <br>\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; BKC Useful Info </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed" data-toggle="collapse" href="#collapseBKCUsefulInfo"></div>\n                </div>\n            </div>\n            <div id="collapseBKCUsefulInfo" class="panel-collapse collapse in">\n                <div class="panel-body">\n                    <p><span style="font-size:10.0pt;font-family:&quot;Intel Clear&quot;,sans-serif;\ncolor:#333333">Notes: To subscribe or unsubscribe to the mailing list please\nclick</span><span style="font-family:&quot;Helvetica Neue&quot;;color:#333333">&nbsp;<a href="http://targetmailer.intel.com/Subscriptions/?GroupID=30#/30?cat=109">here</a>&nbsp;</span><span style="font-size:10.0pt;\nfont-family:&quot;Intel Clear&quot;,sans-serif;color:#333333">and select "Purley FPGA Subscription".</span><span style="font-family:&quot;Helvetica Neue&quot;;\ncolor:#333333"><o:p></o:p></span></p><table class="NormalTable" border="0" cellspacing="0" cellpadding="0" style="width: 100%; color: rgb(51, 51, 51);"><tbody><tr style="color: rgb(0, 0, 0); font-weight: bold; background-color: rgb(163, 203, 255);"><td width="10%" align="center">Information</td><td width="40%" align="center">Quick Guide</td></tr><tr><td style="padding: 10px; text-align: center; font-weight: bold;">BKC Artifactory Access</td><td style="padding: 10px;"><p>Link (SH server):&nbsp;<a href="https://ubit-artifactory-sh.intel.com/artifactory/webapp/#/artifacts/browse/tree/General/DEG-Purley-local/Release/Purley_FPGA" style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt; background-color: rgb(255, 255, 255);">https://ubit-artifactory-sh.intel.com/artifactory/webapp/#/artifacts/browse/tree/General/DEG-Purley-local/Release/Purley_FPGA</a></p><p class="MsoNormal"><span style="font-size: 10pt; font-family: &quot;Intel Clear&quot;, sans-serif; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><o:p></o:p></span></p><p>Link (OR server):&nbsp;<a href="https://ubit-artifactory-or.intel.com/artifactory/webapp/#/artifacts/browse/tree/General/DEG-Purley-sh-cache/Release/Purley_FPGA" style="font-size: 10pt; background-color: rgb(255, 255, 255);">https://ubit-artifactory-or.intel.com/artifactory/webapp/#/artifacts/browse/tree/General/DEG-Purley-sh-cache/Release/Purley_FPGA</a><span style="font-size: 10pt;">\n</span><span style="font-size: 10pt;">&nbsp;</span></p><p class="MsoNormal"><o:p></o:p></p><p>Steps for applying the permission:</p><p></p><ul><li>Go to EAM website:&nbsp;<a href="https://eam.intel.com/EAMWeb/RequestAccess/DisplayTree.aspx?TopNode=757719"><span lang="X-NONE">https://eam.intel.com/EAMWeb/RequestAccess/DisplayTree.aspx?TopNode=757719</span></a></li><li>Apply for the "Project viewer" role<br></li><li>Use your windows credentials for authentication</li></ul><p></p></td></tr><tr><td style="padding: 10px; text-align: center; font-weight: bold;">BKC One Stop Shop</td><td style="padding: 10px;"><p>Link:&nbsp;<a href="https://dcg-oss.intel.com/homepage_view/16/" style="font-size: 10pt; background-color: rgb(255, 255, 255);">https://dcg-oss.intel.com/homepage_view/16/</a></p><p>Steps for applying the permission:</p><p></p><ul><li>Go to EAM website:&nbsp;<a href="https://eam.intel.com/EAMWeb/RequestAccess/DisplayTree.aspx?TopNode=829001" target="_blank">https://eam.intel.com/EAMWeb/RequestAccess/DisplayTree.aspx?TopNode=829001</a></li><li>Navigate to:"BKC -- Purley"</li><li>Apply for the "User" or "Ingredient Owner" role</li><li>Use your windows credentials for authentication</li></ul><p></p><p>Contact Person:&nbsp;<a href="mailto:ling.bei@intel.com">Bei, Ling</a></p></td></tr></tbody></table><p style="color: rgb(51, 51, 51); font-family: &quot;Helvetica Neue&quot;, Helvetica, Arial, sans-serif;"><br></p>\n                    <br>\n                </div>\n            </div>\n        </div>\n    \n        <br>\n        <br>\n    </div>\n\n</div>\n\n</body></html>\n'
p0
.