Analysis & Synthesis report for Pipeline
Thu Nov 07 22:17:34 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "WriteBack:WB_instance_1"
 10. Port Connectivity Checks: "MemoryAccess:MEM_instance_1"
 11. Port Connectivity Checks: "ExecutionTasks:EX_instance_1"
 12. Port Connectivity Checks: "RegisterRead:RR_instance_1|RF:RF1"
 13. Port Connectivity Checks: "RegisterRead:RR_instance_1"
 14. Port Connectivity Checks: "InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_15"
 15. Port Connectivity Checks: "InstructionDecode:ID_instance_1|Bit_adder_1:Adder"
 16. Port Connectivity Checks: "InstructionFetch:IF_instance_1|Memory_asyncread_syncwrite:Mem1"
 17. Port Connectivity Checks: "InstructionFetch:IF_instance_1|Bit_adder_8:B1"
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Nov 07 22:17:34 2019       ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name               ; Pipeline                                    ;
; Top-level Entity Name       ; TopLevel                                    ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 0                                           ;
; Total pins                  ; 2                                           ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                                      ; TopLevel           ; Pipeline           ;
; Family name                                                                ; MAX V              ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+-------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                              ; Library ;
+-------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------+---------+
; WriteBack.vhdl                      ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/WriteBack.vhdl                      ;         ;
; TopLevel.vhdl                       ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl                       ;         ;
; SixteenBitAdder.vhdl                ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/SixteenBitAdder.vhdl                ;         ;
; MemoryAccess.vhdl                   ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/MemoryAccess.vhdl                   ;         ;
; Memory_asyncread_syncwrite.vhdl.vhd ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Memory_asyncread_syncwrite.vhdl.vhd ;         ;
; InstructionFetch.vhdl               ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionFetch.vhdl               ;         ;
; InstructionDecode.vhdl              ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl              ;         ;
; HazardDetectionUnit.vhd             ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/HazardDetectionUnit.vhd             ;         ;
; Full_Adder.vhdl                     ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Full_Adder.vhdl                     ;         ;
; ExecutionTasks.vhdl                 ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl                 ;         ;
; Encoder.vhdl                        ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Encoder.vhdl                        ;         ;
; EightBitAdder.vhdl                  ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/EightBitAdder.vhdl                  ;         ;
; Decoder.vhdl                        ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Decoder.vhdl                        ;         ;
; BitwiseNand.vhdl                    ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/BitwiseNand.vhdl                    ;         ;
; ALU.vhdl                            ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ALU.vhdl                            ;         ;
; Gates.vhdl                          ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl                          ;         ;
; RF.vhdl                             ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/RF.vhdl                             ;         ;
; RegisterRead.vhdl                   ; yes             ; User VHDL File  ; C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/RegisterRead.vhdl                   ;         ;
+-------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 2     ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |TopLevel                  ; 0 (0)       ; 0            ; 0          ; 2    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel           ; TopLevel    ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WriteBack:WB_instance_1"                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_add_2_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryAccess:MEM_instance_1"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_inc_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ExecutionTasks:EX_instance_1"                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; wr_c_bit ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "RegisterRead:RR_instance_1|RF:RF1" ;
+-------------+-------+----------+------------------------------+
; Port        ; Type  ; Severity ; Details                      ;
+-------------+-------+----------+------------------------------+
; read_en     ; Input ; Info     ; Stuck at VCC                 ;
; in_select_2 ; Input ; Info     ; Stuck at VCC                 ;
+-------------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterRead:RR_instance_1"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o5   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_15"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionDecode:ID_instance_1|Bit_adder_1:Adder" ;
+-------+-------+----------+----------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                            ;
+-------+-------+----------+----------------------------------------------------+
; carin ; Input ; Info     ; Stuck at GND                                       ;
+-------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionFetch:IF_instance_1|Memory_asyncread_syncwrite:Mem1" ;
+------------+-------+----------+------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                    ;
+------------+-------+----------+------------------------------------------------------------+
; mem_datain ; Input ; Info     ; Stuck at GND                                               ;
; mem_wrbar  ; Input ; Info     ; Stuck at VCC                                               ;
+------------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionFetch:IF_instance_1|Bit_adder_8:B1"                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; input_vector2[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_vector2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output_vector[16]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Nov 07 22:17:24 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c Pipeline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file writeback.vhdl
    Info (12022): Found design unit 1: WriteBack-WB File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/WriteBack.vhdl Line: 16
    Info (12023): Found entity 1: WriteBack File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/WriteBack.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhdl
    Info (12022): Found design unit 1: TopLevel-Project1 File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 8
    Info (12023): Found entity 1: TopLevel File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sixteenbitadder.vhdl
    Info (12022): Found design unit 1: Bit_adder_1-Addition File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/SixteenBitAdder.vhdl Line: 14
    Info (12023): Found entity 1: Bit_adder_1 File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/SixteenBitAdder.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memoryaccess.vhdl
    Info (12022): Found design unit 1: MemoryAccess-stage_mem File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/MemoryAccess.vhdl Line: 29
    Info (12023): Found entity 1: MemoryAccess File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/MemoryAccess.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory_asyncread_syncwrite.vhdl.vhd
    Info (12022): Found design unit 1: Memory_asyncread_syncwrite-Form File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Memory_asyncread_syncwrite.vhdl.vhd Line: 18
    Info (12023): Found entity 1: Memory_asyncread_syncwrite File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Memory_asyncread_syncwrite.vhdl.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file instructionfetch.vhdl
    Info (12022): Found design unit 1: InstructionFetch-IR File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionFetch.vhdl Line: 12
    Info (12023): Found entity 1: InstructionFetch File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionFetch.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file instructiondecode.vhdl
    Info (12022): Found design unit 1: InstructionDecode-decode File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 30
    Info (12023): Found entity 1: InstructionDecode File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hazarddetectionunit.vhd
    Info (12022): Found design unit 1: HazardDetectionUnit-SpaghettiCode File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/HazardDetectionUnit.vhd Line: 16
    Info (12023): Found entity 1: HazardDetectionUnit File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/HazardDetectionUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhdl
    Info (12022): Found design unit 1: Full_Adder-Struct File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Full_Adder.vhdl Line: 10
    Info (12023): Found entity 1: Full_Adder File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Full_Adder.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file executiontasks.vhdl
    Info (12022): Found design unit 1: ExecutionTasks-OT File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 46
    Info (12023): Found entity 1: ExecutionTasks File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file encoder.vhdl
    Info (12022): Found design unit 1: eightToThreeEnc-str File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Encoder.vhdl Line: 11
    Info (12023): Found entity 1: eightToThreeEnc File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Encoder.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file eightbitadder.vhdl
    Info (12022): Found design unit 1: Bit_adder_8-Addition File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/EightBitAdder.vhdl Line: 13
    Info (12023): Found entity 1: Bit_adder_8 File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/EightBitAdder.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhdl
    Info (12022): Found design unit 1: threeToeight_Decoder-decode File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Decoder.vhdl Line: 11
    Info (12023): Found entity 1: threeToeight_Decoder File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Decoder.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bitwisenand.vhdl
    Info (12022): Found design unit 1: BitwiseNand-fn1 File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/BitwiseNand.vhdl Line: 11
    Info (12023): Found entity 1: BitwiseNand File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/BitwiseNand.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: ALU-FinalWork File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ALU.vhdl Line: 18
    Info (12023): Found entity 1: ALU File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ALU.vhdl Line: 6
Info (12021): Found 19 design units, including 9 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 3
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 54
    Info (12022): Found design unit 3: AND_2-Equations File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 66
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 77
    Info (12022): Found design unit 5: OR_2-Equations File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 88
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 99
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 111
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 122
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 133
    Info (12022): Found design unit 10: INVERTER_VECTOR-Equations File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 147
    Info (12023): Found entity 1: INVERTER File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 50
    Info (12023): Found entity 2: AND_2 File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 62
    Info (12023): Found entity 3: NAND_2 File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 73
    Info (12023): Found entity 4: OR_2 File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 84
    Info (12023): Found entity 5: NOR_2 File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 95
    Info (12023): Found entity 6: XOR_2 File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 107
    Info (12023): Found entity 7: XNOR_2 File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 118
    Info (12023): Found entity 8: HALF_ADDER File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 129
    Info (12023): Found entity 9: INVERTER_VECTOR File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Gates.vhdl Line: 143
Info (12021): Found 2 design units, including 1 entities, in source file rf.vhdl
    Info (12022): Found design unit 1: RF-Wrk File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/RF.vhdl Line: 21
    Info (12023): Found entity 1: RF File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/RF.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registerread.vhdl
    Info (12022): Found design unit 1: RegisterRead-RR File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/RegisterRead.vhdl Line: 20
    Info (12023): Found entity 1: RegisterRead File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/RegisterRead.vhdl Line: 6
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(137): object "check_PC" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 137
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(138): object "check_IR" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 138
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(139): object "check_cntrl_wrd" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 139
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(140): object "check_op_1" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 140
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(141): object "check_op_2" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 141
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(143): object "R0" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 143
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(143): object "R1" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 143
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(143): object "R2" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 143
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(143): object "R3" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 143
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(143): object "R4" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 143
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(143): object "R5" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 143
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(143): object "R6" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 143
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(143): object "R7" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 143
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(181): object "wr_c_bit_e" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 181
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(187): object "out_pc_inc_m" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 187
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(195): object "data_add_2_out_w" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 195
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(282): object "en_wr" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 282
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(296): object "opcode_id" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 296
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(303): object "lmsmw" assigned a value but never read File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 303
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(311): signal "out_lsreg_a_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 311
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(312): signal "out_lm_sm_address_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 312
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(313): signal "out_lm_sm_address_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 313
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(314): signal "out_data_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 314
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(316): signal "out_zero_flag_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 316
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(317): signal "out_start_bit_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 317
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(318): signal "out_start_bit_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 318
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(319): signal "out_r7_bit_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 319
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(320): signal "out_r7_bit_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 320
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(322): signal "alu_out_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 322
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(323): signal "rf_write_data1_out_w" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 323
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(326): signal "in_enable_f" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 326
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(327): signal "in_prop_f" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 327
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(328): signal "out_z_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 328
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(329): signal "out_c_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 329
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(330): signal "zero_flag_out_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 330
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(332): signal "IF_ID_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 332
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(333): signal "IF_ID_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 333
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(335): signal "ID_RR_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 335
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(336): signal "ID_RR_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 336
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(338): signal "RR_EX_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 338
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(339): signal "RR_EX_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 339
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(341): signal "EX_MEM_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 341
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(342): signal "EX_MEM_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 342
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(344): signal "MEM_WR_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 344
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(345): signal "MEM_WR_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 345
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(347): signal "out_instruction_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 347
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(370): signal "out_pc_inc_f" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 370
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(371): signal "bmem_bex_ra" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 371
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(372): signal "bmem_bex_rb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 372
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(373): signal "bwb_bex_ra" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 373
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(374): signal "bwb_bex_rb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 374
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(376): signal "beq_condn_bit_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 376
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(377): signal "out_control_word_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 377
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(378): signal "out_control_word_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 378
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(380): signal "out_jump_add_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 380
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(381): signal "out_normal_jump_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 381
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(382): signal "out_jump_add_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 382
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(384): signal "out_pc_f" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 384
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(385): signal "out_pc_inc_f" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 385
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(386): signal "out_instruction_f" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 386
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(392): signal "out_pc_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 392
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(393): signal "out_instruction_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 393
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(394): signal "out_pc_inc_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 394
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(395): signal "out_jump_add_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 395
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(396): signal "out_lsreg_a_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 396
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(397): signal "out_control_word_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 397
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(401): signal "r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 401
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(404): signal "out_ra_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 404
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(405): signal "out_pc_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 405
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(406): signal "out_pc_inc_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 406
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(407): signal "out_ra_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 407
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(408): signal "out_rb_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 408
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(409): signal "out_instruction_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 409
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(410): signal "out_control_word_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 410
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(411): signal "out_jump_add_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 411
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(418): signal "lm_address_out_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 418
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(419): signal "out_pc_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 419
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(420): signal "out_pc_inc_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 420
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(421): signal "alu_out_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 421
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(422): signal "out_instruction_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 422
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(423): signal "out_control_word_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 423
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(428): signal "out_instruction_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 428
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(429): signal "out_control_word_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 429
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(430): signal "out_data_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 430
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(431): signal "out_pc_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 431
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(432): signal "out_lm_sm_address_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 432
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(437): signal "out_ls_enable_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 437
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(438): signal "out_instruction_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 438
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(439): signal "out_instruction_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 439
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(440): signal "out_instruction_f" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 440
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(459): signal "q_var" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 459
Info (12128): Elaborating entity "InstructionFetch" for hierarchy "InstructionFetch:IF_instance_1" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 221
Info (12128): Elaborating entity "Bit_adder_8" for hierarchy "InstructionFetch:IF_instance_1|Bit_adder_8:B1" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionFetch.vhdl Line: 32
Info (12128): Elaborating entity "HALF_ADDER" for hierarchy "InstructionFetch:IF_instance_1|Bit_adder_8:B1|HALF_ADDER:haa" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/EightBitAdder.vhdl Line: 27
Info (12128): Elaborating entity "Full_Adder" for hierarchy "InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_1" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/EightBitAdder.vhdl Line: 35
Info (12128): Elaborating entity "Memory_asyncread_syncwrite" for hierarchy "InstructionFetch:IF_instance_1|Memory_asyncread_syncwrite:Mem1" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionFetch.vhdl Line: 35
Info (12128): Elaborating entity "InstructionDecode" for hierarchy "InstructionDecode:ID_instance_1" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 225
Info (10041): Inferred latch for "RegSelectImm[0]" at InstructionDecode.vhdl(90) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 90
Info (10041): Inferred latch for "RegSelectImm[1]" at InstructionDecode.vhdl(90) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 90
Info (10041): Inferred latch for "RegSelectImm[2]" at InstructionDecode.vhdl(90) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 90
Info (10041): Inferred latch for "RegSelectImm[3]" at InstructionDecode.vhdl(90) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 90
Info (10041): Inferred latch for "RegSelectImm[4]" at InstructionDecode.vhdl(90) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 90
Info (10041): Inferred latch for "RegSelectImm[5]" at InstructionDecode.vhdl(90) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 90
Info (10041): Inferred latch for "RegSelectImm[6]" at InstructionDecode.vhdl(90) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 90
Info (10041): Inferred latch for "RegSelectImm[7]" at InstructionDecode.vhdl(90) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 90
Info (10041): Inferred latch for "BEQ_jump_address[0]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[1]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[2]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[3]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[4]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[5]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[6]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[7]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[8]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[9]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[10]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[11]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[12]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[13]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[14]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (10041): Inferred latch for "BEQ_jump_address[15]" at InstructionDecode.vhdl(78) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 78
Info (12128): Elaborating entity "eightToThreeEnc" for hierarchy "InstructionDecode:ID_instance_1|eightToThreeEnc:Enc" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 103
Info (12128): Elaborating entity "threeToeight_Decoder" for hierarchy "InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 106
Info (10041): Inferred latch for "output_line1[0]" at Decoder.vhdl(15) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Decoder.vhdl Line: 15
Info (10041): Inferred latch for "output_line1[1]" at Decoder.vhdl(15) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Decoder.vhdl Line: 15
Info (10041): Inferred latch for "output_line1[2]" at Decoder.vhdl(15) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Decoder.vhdl Line: 15
Info (10041): Inferred latch for "output_line1[3]" at Decoder.vhdl(15) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Decoder.vhdl Line: 15
Info (10041): Inferred latch for "output_line1[4]" at Decoder.vhdl(15) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Decoder.vhdl Line: 15
Info (10041): Inferred latch for "output_line1[5]" at Decoder.vhdl(15) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Decoder.vhdl Line: 15
Info (10041): Inferred latch for "output_line1[6]" at Decoder.vhdl(15) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Decoder.vhdl Line: 15
Info (10041): Inferred latch for "output_line1[7]" at Decoder.vhdl(15) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/Decoder.vhdl Line: 15
Info (12128): Elaborating entity "Bit_adder_1" for hierarchy "InstructionDecode:ID_instance_1|Bit_adder_1:Adder" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/InstructionDecode.vhdl Line: 109
Info (12128): Elaborating entity "RegisterRead" for hierarchy "RegisterRead:RR_instance_1" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 232
Info (12128): Elaborating entity "RF" for hierarchy "RegisterRead:RR_instance_1|RF:RF1" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/RegisterRead.vhdl Line: 73
Info (12128): Elaborating entity "ExecutionTasks" for hierarchy "ExecutionTasks:EX_instance_1" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 241
Warning (10541): VHDL Signal Declaration warning at ExecutionTasks.vhdl(33): used implicit default value for signal "wr_c_bit" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 33
Info (10041): Inferred latch for "jump_addr_out[0]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[1]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[2]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[3]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[4]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[5]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[6]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[7]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[8]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[9]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[10]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[11]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[12]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[13]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[14]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (10041): Inferred latch for "jump_addr_out[15]" at ExecutionTasks.vhdl(83) File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 83
Info (12128): Elaborating entity "ALU" for hierarchy "ExecutionTasks:EX_instance_1|ALU:Alu1" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ExecutionTasks.vhdl Line: 110
Info (12128): Elaborating entity "BitwiseNand" for hierarchy "ExecutionTasks:EX_instance_1|ALU:Alu1|BitwiseNand:B2" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/ALU.vhdl Line: 43
Info (12128): Elaborating entity "MemoryAccess" for hierarchy "MemoryAccess:MEM_instance_1" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 249
Info (12128): Elaborating entity "WriteBack" for hierarchy "WriteBack:WB_instance_1" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 256
Info (12128): Elaborating entity "HazardDetectionUnit" for hierarchy "HazardDetectionUnit:HD_instance_1" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 271
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "r" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 5
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/Dell/Documents/ViruNePareshanKrdia/Micro_Project1_it1-master/TopLevel.vhdl Line: 5
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 4989 megabytes
    Info: Processing ended: Thu Nov 07 22:17:34 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:22


