--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Superior.twx Superior.ncd -o Superior.twr Superior.pcf -ucf
pines0.ucf

Design file:              Superior.ncd
Physical constraint file: Superior.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.345ns.
--------------------------------------------------------------------------------

Paths for end point u0/cuenta_1 (SLICE_X23Y37.A4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_4 (FF)
  Destination:          u0/cuenta_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_4 to u0/cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y37.DQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_4
    SLICE_X23Y40.C2      net (fanout=2)        0.941   u0/cuenta<4>
    SLICE_X23Y40.C       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X23Y40.A2      net (fanout=2)        0.443   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X23Y40.A       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X23Y37.A4      net (fanout=13)       0.695   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X23Y37.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_110
                                                       u0/cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (1.231ns logic, 2.079ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_25 (FF)
  Destination:          u0/cuenta_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.161ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.247 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_25 to u0/cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.BQ      Tcko                  0.391   u0/cuenta<25>
                                                       u0/cuenta_25
    SLICE_X23Y42.C2      net (fanout=2)        0.767   u0/cuenta<25>
    SLICE_X23Y42.C       Tilo                  0.259   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X23Y40.A4      net (fanout=2)        0.468   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X23Y40.A       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X23Y37.A4      net (fanout=13)       0.695   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X23Y37.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_110
                                                       u0/cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (1.231ns logic, 1.930ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_2 (FF)
  Destination:          u0/cuenta_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.048ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_2 to u0/cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y37.BQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_2
    SLICE_X23Y40.C4      net (fanout=2)        0.679   u0/cuenta<2>
    SLICE_X23Y40.C       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X23Y40.A2      net (fanout=2)        0.443   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X23Y40.A       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X23Y37.A4      net (fanout=13)       0.695   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X23Y37.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_110
                                                       u0/cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      3.048ns (1.231ns logic, 1.817ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_4 (SLICE_X23Y37.D4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_4 (FF)
  Destination:          u0/cuenta_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.272ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_4 to u0/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y37.DQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_4
    SLICE_X23Y40.C2      net (fanout=2)        0.941   u0/cuenta<4>
    SLICE_X23Y40.C       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X23Y40.A2      net (fanout=2)        0.443   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X23Y40.A       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X23Y37.D4      net (fanout=13)       0.657   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X23Y37.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_41
                                                       u0/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      3.272ns (1.231ns logic, 2.041ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_25 (FF)
  Destination:          u0/cuenta_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.247 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_25 to u0/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.BQ      Tcko                  0.391   u0/cuenta<25>
                                                       u0/cuenta_25
    SLICE_X23Y42.C2      net (fanout=2)        0.767   u0/cuenta<25>
    SLICE_X23Y42.C       Tilo                  0.259   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X23Y40.A4      net (fanout=2)        0.468   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X23Y40.A       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X23Y37.D4      net (fanout=13)       0.657   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X23Y37.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_41
                                                       u0/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (1.231ns logic, 1.892ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_2 (FF)
  Destination:          u0/cuenta_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.010ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_2 to u0/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y37.BQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_2
    SLICE_X23Y40.C4      net (fanout=2)        0.679   u0/cuenta<2>
    SLICE_X23Y40.C       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X23Y40.A2      net (fanout=2)        0.443   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X23Y40.A       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X23Y37.D4      net (fanout=13)       0.657   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X23Y37.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_41
                                                       u0/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (1.231ns logic, 1.779ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_17 (SLICE_X23Y41.B1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_4 (FF)
  Destination:          u0/cuenta_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.213ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.244 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_4 to u0/cuenta_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y37.DQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_4
    SLICE_X23Y40.C2      net (fanout=2)        0.941   u0/cuenta<4>
    SLICE_X23Y40.C       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X20Y40.A4      net (fanout=2)        0.431   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X20Y40.A       Tilo                  0.205   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X23Y41.B1      net (fanout=13)       0.664   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X23Y41.CLK     Tas                   0.322   u0/cuenta<19>
                                                       u0/Mcount_cuenta_eqn_171
                                                       u0/cuenta_17
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (1.177ns logic, 2.036ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_25 (FF)
  Destination:          u0/cuenta_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_25 to u0/cuenta_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.BQ      Tcko                  0.391   u0/cuenta<25>
                                                       u0/cuenta_25
    SLICE_X23Y42.C2      net (fanout=2)        0.767   u0/cuenta<25>
    SLICE_X23Y42.C       Tilo                  0.259   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X20Y40.A5      net (fanout=2)        0.550   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X20Y40.A       Tilo                  0.205   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X23Y41.B1      net (fanout=13)       0.664   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X23Y41.CLK     Tas                   0.322   u0/cuenta<19>
                                                       u0/Mcount_cuenta_eqn_171
                                                       u0/cuenta_17
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (1.177ns logic, 1.981ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_11 (FF)
  Destination:          u0/cuenta_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.141ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.244 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_11 to u0/cuenta_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.CQ      Tcko                  0.391   u0/cuenta<12>
                                                       u0/cuenta_11
    SLICE_X20Y39.A3      net (fanout=2)        0.657   u0/cuenta<11>
    SLICE_X20Y39.A       Tilo                  0.205   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X20Y40.A2      net (fanout=2)        0.697   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X20Y40.A       Tilo                  0.205   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X23Y41.B1      net (fanout=13)       0.664   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X23Y41.CLK     Tas                   0.322   u0/cuenta<19>
                                                       u0/Mcount_cuenta_eqn_171
                                                       u0/cuenta_17
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (1.123ns logic, 2.018ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/aux (SLICE_X28Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/aux (FF)
  Destination:          u0/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/aux to u0/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y28.AQ      Tcko                  0.200   u0/aux
                                                       u0/aux
    SLICE_X28Y28.A6      net (fanout=3)        0.025   u0/aux
    SLICE_X28Y28.CLK     Tah         (-Th)    -0.190   u0/aux
                                                       u0/aux_rstpot
                                                       u0/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X23Y40.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_24 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.031 - 0.034)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_24 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.198   u0/cuenta<25>
                                                       u0/cuenta_24
    SLICE_X23Y40.A5      net (fanout=3)        0.407   u0/cuenta<24>
    SLICE_X23Y40.CLK     Tah         (-Th)    -0.215   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.413ns logic, 0.407ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X23Y40.A3), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_14 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.076 - 0.067)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_14 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.CQ      Tcko                  0.200   u0/cuenta<15>
                                                       u0/cuenta_14
    SLICE_X23Y40.D6      net (fanout=2)        0.129   u0/cuenta<14>
    SLICE_X23Y40.D       Tilo                  0.156   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X23Y40.A3      net (fanout=2)        0.154   u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X23Y40.CLK     Tah         (-Th)    -0.215   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.571ns logic, 0.283ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_13 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.076 - 0.067)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_13 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.BQ      Tcko                  0.200   u0/cuenta<15>
                                                       u0/cuenta_13
    SLICE_X23Y40.D5      net (fanout=2)        0.168   u0/cuenta<13>
    SLICE_X23Y40.D       Tilo                  0.156   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X23Y40.A3      net (fanout=2)        0.154   u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X23Y40.CLK     Tah         (-Th)    -0.215   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.893ns (0.571ns logic, 0.322ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_17 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_17 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.BQ      Tcko                  0.198   u0/cuenta<19>
                                                       u0/cuenta_17
    SLICE_X23Y40.D4      net (fanout=2)        0.207   u0/cuenta<17>
    SLICE_X23Y40.D       Tilo                  0.156   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X23Y40.A3      net (fanout=2)        0.154   u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X23Y40.CLK     Tah         (-Th)    -0.215   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.569ns logic, 0.361ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u0/cuenta<15>/CLK
  Logical resource: u0/cuenta_13/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u0/cuenta<15>/SR
  Logical resource: u0/cuenta_13/SR
  Location pin: SLICE_X20Y40.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.345|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   3.345ns{1}   (Maximum frequency: 298.954MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 18 09:57:22 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



