{
  "DESIGN_NAME": "adder",
  "VERILOG_FILES": "dir::adder.v",
  "CLOCK_PERIOD": 4.0,
  "FP_PIN_ORDER_CFG": "dir::pin.cfg",
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 100 100"
}
