# Reading pref.tcl
# do seq_mult_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/thays/Desktop/repo/ELD_IFSC_2/Encontro33/seq_mult.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:21 on Feb 26,2025
# vcom -reportprogress 300 -93 -work work C:/Users/thays/Desktop/repo/ELD_IFSC_2/Encontro33/seq_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seq_mult
# -- Compiling architecture mult_seg_arch of seq_mult
# -- Compiling architecture four_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture two_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture one_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture sharing_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture mealy_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture shift_add_raw_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture shift_add_better_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling configuration ifsc
# -- Loading entity seq_mult
# -- Loading architecture four_seg_arch of seq_mult
# End time: 18:41:21 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do tb_list
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:55 on Feb 26,2025
# vcom -reportprogress 300 -93 -work work ../../seq_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seq_mult
# -- Compiling architecture mult_seg_arch of seq_mult
# -- Compiling architecture four_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture two_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture one_seg_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture sharing_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture mealy_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture shift_add_raw_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling architecture shift_add_better_arch of seq_mult
# -- Loading entity seq_mult
# -- Compiling configuration ifsc
# -- Loading entity seq_mult
# -- Loading architecture four_seg_arch of seq_mult
# End time: 18:41:55 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.seq_mult(four_seg_arch) 
# Start time: 18:41:55 on Feb 26,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seq_mult(four_seg_arch)
# End time: 18:49:16 on Feb 26,2025, Elapsed time: 0:07:21
# Errors: 0, Warnings: 0
