{"vcs1":{"timestamp_begin":1727637838.394626928, "rt":1.67, "ut":0.54, "st":0.26}}
{"vcselab":{"timestamp_begin":1727637840.156138742, "rt":1.00, "ut":0.29, "st":0.22}}
{"link":{"timestamp_begin":1727637841.244416363, "rt":0.38, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727637837.687621042}
{"VCS_COMP_START_TIME": 1727637837.687621042}
{"VCS_COMP_END_TIME": 1727637842.891681950}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_7_8 +notimingchecks"}
{"vcs1": {"peak_mem": 331096}}
{"stitch_vcselab": {"peak_mem": 223356}}
