Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Sep 12 16:19:23 2023
| Host         : Gianluca running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RISCV_demonstrator_wrapper_control_sets_placed.rpt
| Design       : RISCV_demonstrator_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   154 |
|    Minimum number of control sets                        |   154 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   398 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   154 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   137 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              99 |           37 |
| No           | No                    | Yes                    |            1279 |          420 |
| No           | Yes                   | No                     |              71 |           20 |
| Yes          | No                    | No                     |              85 |           35 |
| Yes          | No                    | Yes                    |            4114 |         1633 |
| Yes          | Yes                   | No                     |            1082 |          499 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                                                          Enable Signal                                                          |                                              Set/Reset Signal                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 |                                                                                                                                 | RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                   |                2 |              4 |         2.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 |                                                                                                                                 | RISCV_demonstrator_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                |                1 |              4 |         4.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 |                                                                                                                                 | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                |                1 |              4 |         4.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                            | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                |                1 |              4 |         4.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                  | RISCV_demonstrator_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                |                2 |              4 |         2.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                    | RISCV_demonstrator_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                  |                1 |              4 |         4.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                  | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                |                2 |              4 |         2.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                    | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                  |                2 |              4 |         2.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/exception_wb_q_reg[5]_4                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                2 |              4 |         2.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/E[0]                                                                 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                2 |              5 |         2.50 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                             | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                |                2 |              5 |         2.50 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/exception_wb_q_reg[5]_3[0]                     | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                2 |              5 |         2.50 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                         | RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                             |                1 |              6 |         6.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[25]_0[0]                       | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                2 |              6 |         3.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 |                                                                                                                                 | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0         |                1 |              8 |         8.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                             | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                |                1 |              8 |         8.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 |                                                                                                                                 | RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0] |                4 |             11 |         2.75 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/BRANCH_PREDICTION.btb_miss_r                   | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                4 |             16 |         4.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                 | RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0] |                6 |             19 |         3.17 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 |                                                                                                                                 | RISCV_demonstrator_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                |                5 |             20 |         4.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 |                                                                                                                                 | RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                |                6 |             20 |         3.33 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q[1][63]_i_1_n_0                                           |                                                                                                            |                8 |             25 |         3.12 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q[0][63]_i_1__0_n_0                                        |                                                                                                            |                8 |             25 |         3.12 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[20]_0                          | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               17 |             25 |         1.47 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/E[0]                                             | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               17 |             29 |         1.71 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_4[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             31 |         2.07 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[4]_3[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               23 |             31 |         1.35 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/lfsr_q_reg[3]_0[0]                             | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               21 |             31 |         1.48 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_14[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                7 |             31 |         4.43 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_10[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             31 |         3.10 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_10[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                9 |             31 |         3.44 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_2[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                8 |             31 |         3.88 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/E[0]                       | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               16 |             31 |         1.94 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[0]_1[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               21 |             31 |         1.48 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[0]_2[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             31 |         2.07 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[0]_5[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                7 |             31 |         4.43 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[0]_3[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             31 |         3.10 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[2]_8[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               13 |             31 |         2.38 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/lfsr_q_reg[1][0]                               | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                6 |             31 |         5.17 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_6[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             31 |         3.10 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_9[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               19 |             31 |         1.63 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_12[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               20 |             31 |         1.55 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_1[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             31 |         3.10 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_11[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             31 |         2.07 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_2[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               12 |             31 |         2.58 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[2]_1[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             31 |         2.07 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[2]_9[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               19 |             31 |         1.63 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[4]_1[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               13 |             31 |         2.38 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[2]_3[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               19 |             31 |         1.63 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_3[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                9 |             31 |         3.44 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/lfsr_q_reg[1][0]                               | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               12 |             31 |         2.58 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/lfsr_q_reg[3][0]                               | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             31 |         3.10 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/lfsr_q_reg[4][0]                               | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               22 |             31 |         1.41 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_7[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               25 |             31 |         1.24 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_16[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               14 |             31 |         2.21 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_14[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               12 |             31 |         2.58 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_12[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               26 |             31 |         1.19 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[7]_3[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               13 |             32 |         2.46 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[7]_5[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                9 |             32 |         3.56 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[9]_4[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               19 |             32 |         1.68 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[9]_5[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               13 |             32 |         2.46 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[10]_rep_6[0]                   | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               18 |             32 |         1.78 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mcycle_h_q                                      | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                8 |             32 |         4.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[9]_3[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             32 |         2.13 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[9]_6[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               12 |             32 |         2.67 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/div_complete_w                                                | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               12 |             32 |         2.67 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[9]_0[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               17 |             32 |         1.88 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_q_reg[0]                          | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               16 |             32 |         2.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[7]_1[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               13 |             32 |         2.46 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_1_n_0                               | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               17 |             32 |         1.88 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[7]_4[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               12 |             32 |         2.67 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[9]_7[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               18 |             32 |         1.78 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[9]_8[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               14 |             32 |         2.29 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[9]_9[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               13 |             32 |         2.46 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/take_interrupt_q_reg_6[0]                      | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               13 |             32 |         2.46 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/E[0]                                                          | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                9 |             32 |         3.56 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[9]_2[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               14 |             32 |         2.29 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[10]_rep_3[0]                   | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               14 |             32 |         2.29 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[1][31]_i_1_n_0       | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                9 |             32 |         3.56 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[3][31]_i_1_n_0       | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                7 |             32 |         4.57 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[4][31]_i_1_n_0       | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                8 |             32 |         4.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][31]_i_1_n_0       | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                7 |             32 |         4.57 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[5][31]_i_1_n_0       | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                7 |             32 |         4.57 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[10]_rep__1_0[0]                | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               17 |             32 |         1.88 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/BRANCH_PREDICTION.ras_index_real_q_reg[1][0]   | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             32 |         3.20 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/BRANCH_PREDICTION.ras_index_real_q_reg[1]_2[0] | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             32 |         3.20 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/BRANCH_PREDICTION.ras_index_real_q_reg[1]_1[0] | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             32 |         3.20 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/E[0]                                           | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               16 |             32 |         2.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg_3[0]                           | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               14 |             32 |         2.29 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg_2[0]                           | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             32 |         2.13 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg_1[0]                           | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               11 |             32 |         2.91 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[10]_1[0]                       | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               18 |             32 |         1.78 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[10]_3[0]                       | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               18 |             32 |         1.78 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[10]_rep_1[0]                   | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             32 |         2.13 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[10]_6[0]                       | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               18 |             32 |         1.78 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[10]_rep__2_0[0]                | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             32 |         2.13 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[10]_rep__1_6[0]                | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               18 |             32 |         1.78 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[10]_rep__1_11[0]               | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             32 |         2.13 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[10]_rep__2_3[0]                | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               19 |             32 |         1.68 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[11]_rep__0_1[0]                | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               13 |             32 |         2.46 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[11]_rep__0_3[0]                | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               20 |             32 |         1.60 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[27]_1[0]                       | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                8 |             32 |         4.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[11]_rep__0_6[0]                | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               16 |             32 |         2.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[11]_rep__1_2[0]                | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             32 |         2.13 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/opcode_wb_q_reg[27]_0[0]                       | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             32 |         3.20 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[9]_1[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               12 |             32 |         2.67 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/opcode_wb_q_reg[7]_2[0]                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               13 |             32 |         2.46 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[2]_0[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             33 |         3.30 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[4]_2[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                9 |             33 |         3.67 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[2]_6[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               11 |             33 |         3.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_8[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               16 |             33 |         2.06 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_17[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             33 |         3.30 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_8[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               11 |             33 |         3.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_13[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                9 |             33 |         3.67 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_13[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                9 |             33 |         3.67 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[0]_4[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                8 |             33 |         4.12 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[4]_5[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             33 |         3.30 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[2]_7[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             33 |         2.20 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_15[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             33 |         2.20 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_0[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             33 |         3.30 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[2]_11[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               16 |             33 |         2.06 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_1[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             33 |         3.30 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[2]_2[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                9 |             33 |         3.67 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_11[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                5 |             33 |         6.60 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_9[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               15 |             33 |         2.20 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[2]_5[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               19 |             33 |         1.74 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[4]_0[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               12 |             33 |         2.75 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[2]_10[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               11 |             33 |         3.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_5[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               14 |             33 |         2.36 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/E[0]                                           | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                9 |             33 |         3.67 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[4]_6[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               11 |             33 |         3.00 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_i_valid_q_reg[0]                           | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               18 |             33 |         1.83 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_7[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               17 |             33 |         1.94 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[0]_0[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               12 |             33 |         2.75 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[4]_4[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               14 |             33 |         2.36 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[3]_15[0]        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                9 |             33 |         3.67 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_4[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                8 |             33 |         4.12 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_5[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             33 |         3.30 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[1]_3[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               10 |             33 |         3.30 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/lfsr_q_reg[2]_4[0]         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |                9 |             33 |         3.67 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                       |                                                                                                            |               19 |             35 |         1.84 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/ram_q                                           | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               19 |             36 |         1.89 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/ram_q[0][35]_i_1_n_0                            | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               21 |             36 |         1.71 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/quotient_q                                                    | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               14 |             64 |         4.57 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/exec1_opcode_valid_w                     | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               26 |             66 |         2.54 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/csr_pending_q_reg                        | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               23 |             66 |         2.87 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/last_divu_q_reg[0]                             | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               24 |             70 |         2.92 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_rd_q                                                      | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               37 |             77 |         2.08 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pc_q[0][31]_i_1_n_0                      | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               45 |             93 |         2.07 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q                                    | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               46 |             93 |         2.02 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/q_mask_q                                                      | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |               27 |             95 |         3.52 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 |                                                                                                                                 |                                                                                                            |               38 |            100 |         2.63 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_unaligned_e2_q_reg                         | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |              269 |            671 |         2.49 |
|  RISCV_demonstrator_i/clk_wiz/inst/clk_out1 |                                                                                                                                 | RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/AR[0] |              420 |           1279 |         3.05 |
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


