{
	"author": [
		"Yutaka Deguchi",
		"Nagisa Ishiura",
		"Shuzo Yajima"
	],
	"booktitle": "Proceedings of the 28th Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/DeguchiIY91",
	"doi": "10.1145/127601.127745",
	"ee": "http://doi.acm.org/10.1145/127601.127745",
	"pages": "650-655",
	"publisher": "ACM",
	"stemmed": [
		"probabilist",
		"ctss",
		"analysi",
		"of",
		"time",
		"error",
		"probabl",
		"in",
		"asynchron",
		"logic",
		"circuit"
	],
	"tag": [
		"analysis",
		"fault",
		"logic",
		"probability"
	],
	"title": "Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1991
}