# Generated by Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model top
.inputs
.outputs led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7]
.names $false
.names $true
1
.names $undef
.subckt data_mem addr[0]=dmem_addr[0] addr[1]=dmem_addr[1] addr[2]=dmem_addr[2] addr[3]=dmem_addr[3] addr[4]=dmem_addr[4] addr[5]=dmem_addr[5] addr[6]=dmem_addr[6] addr[7]=dmem_addr[7] addr[8]=dmem_addr[8] addr[9]=dmem_addr[9] addr[10]=dmem_addr[10] addr[11]=dmem_addr[11] addr[12]=dmem_addr[12] addr[13]=dmem_addr[13] addr[14]=dmem_addr[14] addr[15]=dmem_addr[15] addr[16]=dmem_addr[16] addr[17]=dmem_addr[17] addr[18]=dmem_addr[18] addr[19]=dmem_addr[19] addr[20]=dmem_addr[20] addr[21]=dmem_addr[21] addr[22]=dmem_addr[22] addr[23]=dmem_addr[23] addr[24]=dmem_addr[24] addr[25]=dmem_addr[25] addr[26]=dmem_addr[26] addr[27]=dmem_addr[27] addr[28]=dmem_addr[28] addr[29]=dmem_addr[29] addr[30]=dmem_addr[30] addr[31]=dmem_addr[31] clk=clk led[0]=led[0] led[1]=led[1] led[2]=led[2] led[3]=led[3] led[4]=led[4] led[5]=led[5] led[6]=led[6] led[7]=led[7] memread=dmem_rd memwrite=dmem_wr read_data[0]=dmem_rdata[0] read_data[1]=dmem_rdata[1] read_data[2]=dmem_rdata[2] read_data[3]=dmem_rdata[3] read_data[4]=dmem_rdata[4] read_data[5]=dmem_rdata[5] read_data[6]=dmem_rdata[6] read_data[7]=dmem_rdata[7] read_data[8]=dmem_rdata[8] read_data[9]=dmem_rdata[9] read_data[10]=dmem_rdata[10] read_data[11]=dmem_rdata[11] read_data[12]=dmem_rdata[12] read_data[13]=dmem_rdata[13] read_data[14]=dmem_rdata[14] read_data[15]=dmem_rdata[15] read_data[16]=dmem_rdata[16] read_data[17]=dmem_rdata[17] read_data[18]=dmem_rdata[18] read_data[19]=dmem_rdata[19] read_data[20]=dmem_rdata[20] read_data[21]=dmem_rdata[21] read_data[22]=dmem_rdata[22] read_data[23]=dmem_rdata[23] read_data[24]=dmem_rdata[24] read_data[25]=dmem_rdata[25] read_data[26]=dmem_rdata[26] read_data[27]=dmem_rdata[27] read_data[28]=dmem_rdata[28] read_data[29]=dmem_rdata[29] read_data[30]=dmem_rdata[30] read_data[31]=dmem_rdata[31] sign_mask[0]=dmem_be[0] sign_mask[1]=dmem_be[1] sign_mask[2]=dmem_be[2] sign_mask[3]=dmem_be[3] wfi=wfi write_data[0]=dmem_wdata[0] write_data[1]=dmem_wdata[1] write_data[2]=dmem_wdata[2] write_data[3]=dmem_wdata[3] write_data[4]=dmem_wdata[4] write_data[5]=dmem_wdata[5] write_data[6]=dmem_wdata[6] write_data[7]=dmem_wdata[7] write_data[8]=dmem_wdata[8] write_data[9]=dmem_wdata[9] write_data[10]=dmem_wdata[10] write_data[11]=dmem_wdata[11] write_data[12]=dmem_wdata[12] write_data[13]=dmem_wdata[13] write_data[14]=dmem_wdata[14] write_data[15]=dmem_wdata[15] write_data[16]=dmem_wdata[16] write_data[17]=dmem_wdata[17] write_data[18]=dmem_wdata[18] write_data[19]=dmem_wdata[19] write_data[20]=dmem_wdata[20] write_data[21]=dmem_wdata[21] write_data[22]=dmem_wdata[22] write_data[23]=dmem_wdata[23] write_data[24]=dmem_wdata[24] write_data[25]=dmem_wdata[25] write_data[26]=dmem_wdata[26] write_data[27]=dmem_wdata[27] write_data[28]=dmem_wdata[28] write_data[29]=dmem_wdata[29] write_data[30]=dmem_wdata[30] write_data[31]=dmem_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:37.14-47.6"
.gate SB_HFOSC CLKHF=clk CLKHFEN=$true CLKHFPU=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:6.36-7.53"
.param CLKHF_DIV "0b11"
.subckt instruction_memory addr[0]=imem_addr[0] addr[1]=imem_addr[1] addr[2]=imem_addr[2] addr[3]=imem_addr[3] addr[4]=imem_addr[4] addr[5]=imem_addr[5] addr[6]=imem_addr[6] addr[7]=imem_addr[7] addr[8]=imem_addr[8] addr[9]=imem_addr[9] addr[10]=imem_addr[10] addr[11]=imem_addr[11] addr[12]=imem_addr[12] addr[13]=imem_addr[13] addr[14]=imem_addr[14] addr[15]=imem_addr[15] addr[16]=imem_addr[16] addr[17]=imem_addr[17] addr[18]=imem_addr[18] addr[19]=imem_addr[19] addr[20]=imem_addr[20] addr[21]=imem_addr[21] addr[22]=imem_addr[22] addr[23]=imem_addr[23] addr[24]=imem_addr[24] addr[25]=imem_addr[25] addr[26]=imem_addr[26] addr[27]=imem_addr[27] addr[28]=imem_addr[28] addr[29]=imem_addr[29] addr[30]=imem_addr[30] addr[31]=imem_addr[31] clk=clk out[0]=imem_data[0] out[1]=imem_data[1] out[2]=imem_data[2] out[3]=imem_data[3] out[4]=imem_data[4] out[5]=imem_data[5] out[6]=imem_data[6] out[7]=imem_data[7] out[8]=imem_data[8] out[9]=imem_data[9] out[10]=imem_data[10] out[11]=imem_data[11] out[12]=imem_data[12] out[13]=imem_data[13] out[14]=imem_data[14] out[15]=imem_data[15] out[16]=imem_data[16] out[17]=imem_data[17] out[18]=imem_data[18] out[19]=imem_data[19] out[20]=imem_data[20] out[21]=imem_data[21] out[22]=imem_data[22] out[23]=imem_data[23] out[24]=imem_data[24] out[25]=imem_data[25] out[26]=imem_data[26] out[27]=imem_data[27] out[28]=imem_data[28] out[29]=imem_data[29] out[30]=imem_data[30] out[31]=imem_data[31] wfi=wfi
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:30.24-35.6"
.subckt cpu clk=clk data_mem_WrData[0]=dmem_wdata[0] data_mem_WrData[1]=dmem_wdata[1] data_mem_WrData[2]=dmem_wdata[2] data_mem_WrData[3]=dmem_wdata[3] data_mem_WrData[4]=dmem_wdata[4] data_mem_WrData[5]=dmem_wdata[5] data_mem_WrData[6]=dmem_wdata[6] data_mem_WrData[7]=dmem_wdata[7] data_mem_WrData[8]=dmem_wdata[8] data_mem_WrData[9]=dmem_wdata[9] data_mem_WrData[10]=dmem_wdata[10] data_mem_WrData[11]=dmem_wdata[11] data_mem_WrData[12]=dmem_wdata[12] data_mem_WrData[13]=dmem_wdata[13] data_mem_WrData[14]=dmem_wdata[14] data_mem_WrData[15]=dmem_wdata[15] data_mem_WrData[16]=dmem_wdata[16] data_mem_WrData[17]=dmem_wdata[17] data_mem_WrData[18]=dmem_wdata[18] data_mem_WrData[19]=dmem_wdata[19] data_mem_WrData[20]=dmem_wdata[20] data_mem_WrData[21]=dmem_wdata[21] data_mem_WrData[22]=dmem_wdata[22] data_mem_WrData[23]=dmem_wdata[23] data_mem_WrData[24]=dmem_wdata[24] data_mem_WrData[25]=dmem_wdata[25] data_mem_WrData[26]=dmem_wdata[26] data_mem_WrData[27]=dmem_wdata[27] data_mem_WrData[28]=dmem_wdata[28] data_mem_WrData[29]=dmem_wdata[29] data_mem_WrData[30]=dmem_wdata[30] data_mem_WrData[31]=dmem_wdata[31] data_mem_addr[0]=dmem_addr[0] data_mem_addr[1]=dmem_addr[1] data_mem_addr[2]=dmem_addr[2] data_mem_addr[3]=dmem_addr[3] data_mem_addr[4]=dmem_addr[4] data_mem_addr[5]=dmem_addr[5] data_mem_addr[6]=dmem_addr[6] data_mem_addr[7]=dmem_addr[7] data_mem_addr[8]=dmem_addr[8] data_mem_addr[9]=dmem_addr[9] data_mem_addr[10]=dmem_addr[10] data_mem_addr[11]=dmem_addr[11] data_mem_addr[12]=dmem_addr[12] data_mem_addr[13]=dmem_addr[13] data_mem_addr[14]=dmem_addr[14] data_mem_addr[15]=dmem_addr[15] data_mem_addr[16]=dmem_addr[16] data_mem_addr[17]=dmem_addr[17] data_mem_addr[18]=dmem_addr[18] data_mem_addr[19]=dmem_addr[19] data_mem_addr[20]=dmem_addr[20] data_mem_addr[21]=dmem_addr[21] data_mem_addr[22]=dmem_addr[22] data_mem_addr[23]=dmem_addr[23] data_mem_addr[24]=dmem_addr[24] data_mem_addr[25]=dmem_addr[25] data_mem_addr[26]=dmem_addr[26] data_mem_addr[27]=dmem_addr[27] data_mem_addr[28]=dmem_addr[28] data_mem_addr[29]=dmem_addr[29] data_mem_addr[30]=dmem_addr[30] data_mem_addr[31]=dmem_addr[31] data_mem_memread=dmem_rd data_mem_memwrite=dmem_wr data_mem_out[0]=dmem_rdata[0] data_mem_out[1]=dmem_rdata[1] data_mem_out[2]=dmem_rdata[2] data_mem_out[3]=dmem_rdata[3] data_mem_out[4]=dmem_rdata[4] data_mem_out[5]=dmem_rdata[5] data_mem_out[6]=dmem_rdata[6] data_mem_out[7]=dmem_rdata[7] data_mem_out[8]=dmem_rdata[8] data_mem_out[9]=dmem_rdata[9] data_mem_out[10]=dmem_rdata[10] data_mem_out[11]=dmem_rdata[11] data_mem_out[12]=dmem_rdata[12] data_mem_out[13]=dmem_rdata[13] data_mem_out[14]=dmem_rdata[14] data_mem_out[15]=dmem_rdata[15] data_mem_out[16]=dmem_rdata[16] data_mem_out[17]=dmem_rdata[17] data_mem_out[18]=dmem_rdata[18] data_mem_out[19]=dmem_rdata[19] data_mem_out[20]=dmem_rdata[20] data_mem_out[21]=dmem_rdata[21] data_mem_out[22]=dmem_rdata[22] data_mem_out[23]=dmem_rdata[23] data_mem_out[24]=dmem_rdata[24] data_mem_out[25]=dmem_rdata[25] data_mem_out[26]=dmem_rdata[26] data_mem_out[27]=dmem_rdata[27] data_mem_out[28]=dmem_rdata[28] data_mem_out[29]=dmem_rdata[29] data_mem_out[30]=dmem_rdata[30] data_mem_out[31]=dmem_rdata[31] data_mem_sign_mask[0]=dmem_be[0] data_mem_sign_mask[1]=dmem_be[1] data_mem_sign_mask[2]=dmem_be[2] data_mem_sign_mask[3]=dmem_be[3] inst_mem_in[0]=imem_addr[0] inst_mem_in[1]=imem_addr[1] inst_mem_in[2]=imem_addr[2] inst_mem_in[3]=imem_addr[3] inst_mem_in[4]=imem_addr[4] inst_mem_in[5]=imem_addr[5] inst_mem_in[6]=imem_addr[6] inst_mem_in[7]=imem_addr[7] inst_mem_in[8]=imem_addr[8] inst_mem_in[9]=imem_addr[9] inst_mem_in[10]=imem_addr[10] inst_mem_in[11]=imem_addr[11] inst_mem_in[12]=imem_addr[12] inst_mem_in[13]=imem_addr[13] inst_mem_in[14]=imem_addr[14] inst_mem_in[15]=imem_addr[15] inst_mem_in[16]=imem_addr[16] inst_mem_in[17]=imem_addr[17] inst_mem_in[18]=imem_addr[18] inst_mem_in[19]=imem_addr[19] inst_mem_in[20]=imem_addr[20] inst_mem_in[21]=imem_addr[21] inst_mem_in[22]=imem_addr[22] inst_mem_in[23]=imem_addr[23] inst_mem_in[24]=imem_addr[24] inst_mem_in[25]=imem_addr[25] inst_mem_in[26]=imem_addr[26] inst_mem_in[27]=imem_addr[27] inst_mem_in[28]=imem_addr[28] inst_mem_in[29]=imem_addr[29] inst_mem_in[30]=imem_addr[30] inst_mem_in[31]=imem_addr[31] inst_mem_out[0]=imem_data[0] inst_mem_out[1]=imem_data[1] inst_mem_out[2]=imem_data[2] inst_mem_out[3]=imem_data[3] inst_mem_out[4]=imem_data[4] inst_mem_out[5]=imem_data[5] inst_mem_out[6]=imem_data[6] inst_mem_out[7]=imem_data[7] inst_mem_out[8]=imem_data[8] inst_mem_out[9]=imem_data[9] inst_mem_out[10]=imem_data[10] inst_mem_out[11]=imem_data[11] inst_mem_out[12]=imem_data[12] inst_mem_out[13]=imem_data[13] inst_mem_out[14]=imem_data[14] inst_mem_out[15]=imem_data[15] inst_mem_out[16]=imem_data[16] inst_mem_out[17]=imem_data[17] inst_mem_out[18]=imem_data[18] inst_mem_out[19]=imem_data[19] inst_mem_out[20]=imem_data[20] inst_mem_out[21]=imem_data[21] inst_mem_out[22]=imem_data[22] inst_mem_out[23]=imem_data[23] inst_mem_out[24]=imem_data[24] inst_mem_out[25]=imem_data[25] inst_mem_out[26]=imem_data[26] inst_mem_out[27]=imem_data[27] inst_mem_out[28]=imem_data[28] inst_mem_out[29]=imem_data[29] inst_mem_out[30]=imem_data[30] inst_mem_out[31]=imem_data[31] wfi_out=wfi
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:16.9-27.6"
.end

.model ALUControl
.inputs FuncCode[0] FuncCode[1] FuncCode[2] FuncCode[3] Opcode[0] Opcode[1] Opcode[2] Opcode[3] Opcode[4] Opcode[5] Opcode[6]
.outputs ALUCtl[0] ALUCtl[1] ALUCtl[2] ALUCtl[3] ALUCtl[4] ALUCtl[5] ALUCtl[6]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_I0 I1=ALUCtl_SB_LUT4_O_I1 I2=ALUCtl_SB_LUT4_O_I2 I3=ALUCtl_SB_LUT4_O_I3 O=ALUCtl[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=FuncCode[1] I1=FuncCode[0] I2=ALUCtl_SB_LUT4_O_3_I3 I3=FuncCode[2] O=ALUCtl[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=FuncCode[1] I1=FuncCode[0] I2=FuncCode[2] I3=ALUCtl_SB_LUT4_O_3_I3 O=ALUCtl[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001010000000000
.gate SB_LUT4 I0=FuncCode[2] I1=FuncCode[1] I2=FuncCode[0] I3=ALUCtl_SB_LUT4_O_3_I3 O=ALUCtl[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_I2 I1=ALUCtl_SB_LUT4_O_6_I1 I2=ALUCtl_SB_LUT4_O_6_I2 I3=ALUCtl_SB_LUT4_O_4_I3 O=ALUCtl[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$false I1=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I1 I2=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUCtl_SB_LUT4_O_4_I3_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_4_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=ALUCtl_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=Opcode[4] I3=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=FuncCode[0] I2=FuncCode[1] I3=FuncCode[2] O=ALUCtl_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_I2 I1=Opcode[2] I2=Opcode[4] I3=ALUCtl_SB_LUT4_O_5_I3 O=ALUCtl[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=FuncCode[1] I1=FuncCode[0] I2=ALUCtl_SB_LUT4_O_5_I3_SB_LUT4_O_I2 I3=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I1 O=ALUCtl_SB_LUT4_O_5_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=FuncCode[3] I1=FuncCode[1] I2=FuncCode[0] I3=FuncCode[2] O=ALUCtl_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100110000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_I2 I1=ALUCtl_SB_LUT4_O_6_I1 I2=ALUCtl_SB_LUT4_O_6_I2 I3=ALUCtl_SB_LUT4_O_6_I3 O=ALUCtl[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$false I1=FuncCode[2] I2=FuncCode[1] I3=ALUCtl_SB_LUT4_O_3_I3 O=ALUCtl_SB_LUT4_O_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=Opcode[6] I2=Opcode[4] I3=ALUCtl_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FuncCode[2] I2=FuncCode[0] I3=FuncCode[1] O=ALUCtl_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I0 I1=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I1 I2=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_6_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$false I1=$false I2=FuncCode[0] I3=FuncCode[1] O=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3 I1=Opcode[4] I2=Opcode[5] I3=Opcode[6] O=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=Opcode[6] I2=Opcode[4] I3=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FuncCode[3] I1=FuncCode[0] I2=FuncCode[2] I3=FuncCode[1] O=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100000010110011
.gate SB_LUT4 I0=$false I1=Opcode[6] I2=Opcode[5] I3=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=Opcode[2] I1=Opcode[3] I2=Opcode[0] I3=Opcode[1] O=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUCtl_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=Opcode[6] I3=Opcode[4] O=ALUCtl_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011101111110000
.gate SB_LUT4 I0=$false I1=$false I2=ALUCtl_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FuncCode[3] O=ALUCtl_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FuncCode[2] I1=Opcode[5] I2=FuncCode[0] I3=FuncCode[1] O=ALUCtl_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=FuncCode[0] I1=FuncCode[2] I2=FuncCode[1] I3=Opcode[6] O=ALUCtl_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111101011001101
.gate SB_LUT4 I0=Opcode[6] I1=ALUCtl_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUCtl_SB_LUT4_O_3_I3 I3=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I1 O=ALUCtl_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=Opcode[4] I1=Opcode[2] I2=ALUCtl_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$false I1=Opcode[3] I2=Opcode[1] I3=Opcode[0] O=ALUCtl_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUCtl_SB_LUT4_O_6_I2 O=ALUCtl_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=Opcode[6] I2=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FuncCode[2] O=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3 I2=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=Opcode[6] O=ALUCtl_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=Opcode[4] I3=Opcode[5] O=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.end

.model ForwardingUnit
.inputs rs1[0] rs1[1] rs1[2] rs1[3] rs1[4] rs2[0] rs2[1] rs2[2] rs2[3] rs2[4] MEM_RegWriteAddr[0] MEM_RegWriteAddr[1] MEM_RegWriteAddr[2] MEM_RegWriteAddr[3] MEM_RegWriteAddr[4] WB_RegWriteAddr[0] WB_RegWriteAddr[1] WB_RegWriteAddr[2] WB_RegWriteAddr[3] WB_RegWriteAddr[4] MEM_RegWrite WB_RegWrite EX_CSRR_Addr[0] EX_CSRR_Addr[1] EX_CSRR_Addr[2] EX_CSRR_Addr[3] EX_CSRR_Addr[4] EX_CSRR_Addr[5] EX_CSRR_Addr[6] EX_CSRR_Addr[7] EX_CSRR_Addr[8] EX_CSRR_Addr[9] EX_CSRR_Addr[10] EX_CSRR_Addr[11] MEM_CSRR_Addr[0] MEM_CSRR_Addr[1] MEM_CSRR_Addr[2] MEM_CSRR_Addr[3] MEM_CSRR_Addr[4] MEM_CSRR_Addr[5] MEM_CSRR_Addr[6] MEM_CSRR_Addr[7] MEM_CSRR_Addr[8] MEM_CSRR_Addr[9] MEM_CSRR_Addr[10] MEM_CSRR_Addr[11] WB_CSRR_Addr[0] WB_CSRR_Addr[1] WB_CSRR_Addr[2] WB_CSRR_Addr[3] WB_CSRR_Addr[4] WB_CSRR_Addr[5] WB_CSRR_Addr[6] WB_CSRR_Addr[7] WB_CSRR_Addr[8] WB_CSRR_Addr[9] WB_CSRR_Addr[10] WB_CSRR_Addr[11] MEM_CSRR WB_CSRR
.outputs MEM_fwd1 MEM_fwd2 WB_fwd1 WB_fwd2
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=MEM_CSRR_SB_LUT4_I3_I0 I1=EX_CSRR_Addr[5] I2=MEM_CSRR_Addr[5] I3=MEM_CSRR O=MEM_CSRR_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$false I1=$false I2=MEM_CSRR_Addr[8] I3=EX_CSRR_Addr[8] O=MEM_CSRR_SB_LUT4_I3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=MEM_RegWrite_SB_LUT4_I2_I1 I2=MEM_RegWrite I3=MEM_RegWrite_SB_LUT4_I2_I3 O=MEM_RegWrite_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=MEM_RegWriteAddr[1] I1=rs2[1] I2=MEM_RegWriteAddr[3] I3=rs2[3] O=MEM_RegWrite_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=MEM_RegWriteAddr[2] I1=rs2[2] I2=MEM_RegWriteAddr[4] I3=rs2[4] O=MEM_RegWrite_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=MEM_RegWrite_SB_LUT4_I3_I0 I1=MEM_RegWrite_SB_LUT4_I3_I1 I2=MEM_RegWrite_SB_LUT4_I3_I2 I3=MEM_RegWrite O=MEM_fwd1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=MEM_RegWriteAddr[0] I2=MEM_RegWriteAddr[1] I3=MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3 O=MEM_RegWrite_SB_LUT4_I3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=MEM_RegWriteAddr[2] I2=MEM_RegWriteAddr[3] I3=MEM_RegWriteAddr[4] O=MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=MEM_RegWriteAddr[2] I1=rs1[2] I2=rs1[0] I3=MEM_RegWriteAddr[0] O=MEM_RegWrite_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=rs1[2] I1=MEM_RegWriteAddr[2] I2=MEM_RegWriteAddr[1] I3=rs1[1] O=MEM_RegWrite_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=MEM_RegWriteAddr[4] I1=rs1[4] I2=MEM_fwd1_SB_LUT4_O_I2 I3=MEM_fwd1_SB_LUT4_O_I3 O=MEM_fwd1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=MEM_RegWriteAddr[0] I1=rs1[0] I2=MEM_RegWriteAddr[3] I3=rs1[3] O=MEM_fwd1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=MEM_fwd2_SB_LUT4_O_I0 I1=MEM_fwd2_SB_LUT4_O_I1 I2=MEM_fwd2_SB_LUT4_O_I2 I3=MEM_fwd2_SB_LUT4_O_I3 O=MEM_fwd2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=MEM_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=MEM_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=MEM_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=MEM_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=MEM_fwd2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=EX_CSRR_Addr[7] I1=MEM_CSRR_Addr[7] I2=EX_CSRR_Addr[10] I3=MEM_CSRR_Addr[10] O=MEM_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=EX_CSRR_Addr[9] I1=MEM_CSRR_Addr[9] I2=EX_CSRR_Addr[11] I3=MEM_CSRR_Addr[11] O=MEM_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=EX_CSRR_Addr[0] I1=MEM_CSRR_Addr[0] I2=EX_CSRR_Addr[1] I3=MEM_CSRR_Addr[1] O=MEM_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=EX_CSRR_Addr[8] I1=MEM_CSRR_Addr[8] I2=EX_CSRR_Addr[6] I3=MEM_CSRR_Addr[6] O=MEM_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$false I1=EX_CSRR_Addr[3] I2=MEM_CSRR_Addr[3] I3=MEM_CSRR_SB_LUT4_I3_O O=MEM_fwd2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=EX_CSRR_Addr[2] I1=MEM_CSRR_Addr[2] I2=EX_CSRR_Addr[4] I3=MEM_CSRR_Addr[4] O=MEM_fwd2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=MEM_RegWrite_SB_LUT4_I3_I0 I1=rs2[0] I2=MEM_RegWriteAddr[0] I3=MEM_RegWrite_SB_LUT4_I2_O O=MEM_fwd2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=WB_CSRR I1=WB_CSRR_SB_LUT4_I0_I1 I2=WB_CSRR_SB_LUT4_I0_I2 I3=WB_CSRR_SB_LUT4_I0_I3 O=WB_fwd2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=EX_CSRR_Addr[0] I1=WB_CSRR_Addr[0] I2=WB_CSRR_SB_LUT4_I0_I1_SB_LUT4_O_I2 I3=WB_CSRR_SB_LUT4_I0_I1_SB_LUT4_O_I3 O=WB_CSRR_SB_LUT4_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=WB_CSRR_Addr[10] I1=EX_CSRR_Addr[10] I2=EX_CSRR_Addr[3] I3=WB_CSRR_Addr[3] O=WB_CSRR_SB_LUT4_I0_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=WB_CSRR_Addr[11] I1=EX_CSRR_Addr[11] I2=WB_CSRR_Addr[8] I3=EX_CSRR_Addr[8] O=WB_CSRR_SB_LUT4_I0_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=WB_CSRR_SB_LUT4_I0_I2_SB_LUT4_O_I0 I1=WB_CSRR_SB_LUT4_I0_I2_SB_LUT4_O_I1 I2=WB_CSRR_SB_LUT4_I0_I2_SB_LUT4_O_I2 I3=WB_CSRR_SB_LUT4_I0_I2_SB_LUT4_O_I3 O=WB_CSRR_SB_LUT4_I0_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=EX_CSRR_Addr[8] I1=WB_CSRR_Addr[8] I2=WB_CSRR_Addr[5] I3=EX_CSRR_Addr[5] O=WB_CSRR_SB_LUT4_I0_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=EX_CSRR_Addr[2] I1=WB_CSRR_Addr[2] I2=EX_CSRR_Addr[1] I3=WB_CSRR_Addr[1] O=WB_CSRR_SB_LUT4_I0_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=$false I2=EX_CSRR_Addr[9] I3=WB_CSRR_Addr[9] O=WB_CSRR_SB_LUT4_I0_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=WB_CSRR_Addr[4] I1=EX_CSRR_Addr[4] I2=WB_CSRR_Addr[2] I3=EX_CSRR_Addr[2] O=WB_CSRR_SB_LUT4_I0_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=WB_CSRR_SB_LUT4_I0_I3_SB_LUT4_O_I0 I1=WB_CSRR_SB_LUT4_I0_I3_SB_LUT4_O_I1 I2=WB_CSRR_SB_LUT4_I0_I3_SB_LUT4_O_I2 I3=WB_CSRR_SB_LUT4_I0_I3_SB_LUT4_O_I3 O=WB_CSRR_SB_LUT4_I0_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=EX_CSRR_Addr[7] I3=WB_CSRR_Addr[7] O=WB_CSRR_SB_LUT4_I0_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=EX_CSRR_Addr[10] I1=WB_CSRR_Addr[10] I2=WB_CSRR_Addr[1] I3=EX_CSRR_Addr[1] O=WB_CSRR_SB_LUT4_I0_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=EX_CSRR_Addr[5] I1=WB_CSRR_Addr[5] I2=EX_CSRR_Addr[4] I3=WB_CSRR_Addr[4] O=WB_CSRR_SB_LUT4_I0_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=EX_CSRR_Addr[11] I1=WB_CSRR_Addr[11] I2=EX_CSRR_Addr[6] I3=WB_CSRR_Addr[6] O=WB_CSRR_SB_LUT4_I0_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=WB_RegWrite_SB_LUT4_I2_I0 I1=WB_RegWrite_SB_LUT4_I2_I1 I2=WB_RegWrite I3=WB_RegWrite_SB_LUT4_I2_I3 O=WB_fwd2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=WB_RegWriteAddr[1] I3=rs2[1] O=WB_RegWrite_SB_LUT4_I2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=WB_RegWriteAddr[3] I1=rs2[3] I2=WB_RegWriteAddr[4] I3=rs2[4] O=WB_RegWrite_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=WB_RegWriteAddr[0] I1=rs2[0] I2=WB_RegWriteAddr[2] I3=rs2[2] O=WB_RegWrite_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=WB_RegWriteAddr[1] I2=rs1[1] I3=WB_RegWrite O=WB_fwd1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=WB_fwd1_SB_LUT4_O_I0 I1=WB_fwd1_SB_LUT4_O_I1 I2=WB_fwd1_SB_LUT4_O_I2 I3=WB_fwd1_SB_LUT4_O_I3 O=WB_fwd1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=WB_RegWriteAddr[3] I1=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=WB_fwd1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=WB_RegWriteAddr[0] I1=WB_RegWriteAddr[1] I2=WB_RegWriteAddr[2] I3=WB_RegWriteAddr[4] O=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=MEM_RegWriteAddr[2] I2=WB_RegWriteAddr[2] I3=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=MEM_RegWriteAddr[4] I1=WB_RegWriteAddr[4] I2=MEM_RegWriteAddr[0] I3=WB_RegWriteAddr[0] O=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=MEM_RegWriteAddr[3] I1=WB_RegWriteAddr[3] I2=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=WB_RegWriteAddr[4] I1=MEM_RegWriteAddr[4] I2=WB_RegWriteAddr[1] I3=MEM_RegWriteAddr[1] O=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=MEM_RegWriteAddr[1] I1=WB_RegWriteAddr[1] I2=WB_RegWriteAddr[0] I3=MEM_RegWriteAddr[0] O=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=WB_RegWriteAddr[3] I1=rs1[3] I2=WB_RegWriteAddr[4] I3=rs1[4] O=WB_fwd1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=WB_RegWriteAddr[0] I1=rs1[0] I2=WB_RegWriteAddr[2] I3=rs1[2] O=WB_fwd1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=WB_fwd2_SB_LUT4_O_I0 I1=WB_fwd2_SB_LUT4_O_I1 I2=WB_fwd2_SB_LUT4_O_I2 I3=WB_fwd1_SB_LUT4_O_I0 O=WB_fwd2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=WB_fwd2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=MEM_CSRR_Addr[8] I1=WB_CSRR_Addr[8] I2=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=MEM_CSRR_Addr[4] I1=WB_CSRR_Addr[4] I2=MEM_CSRR_Addr[5] I3=WB_CSRR_Addr[5] O=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=MEM_CSRR_Addr[0] I3=WB_CSRR_Addr[0] O=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=MEM_CSRR_Addr[9] I1=WB_CSRR_Addr[9] I2=MEM_CSRR_Addr[11] I3=WB_CSRR_Addr[11] O=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=MEM_CSRR_Addr[6] I2=WB_CSRR_Addr[6] I3=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=MEM_CSRR_Addr[7] I1=WB_CSRR_Addr[7] I2=MEM_CSRR_Addr[10] I3=WB_CSRR_Addr[10] O=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=MEM_CSRR_Addr[1] I2=WB_CSRR_Addr[1] I3=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=MEM_CSRR_Addr[2] I1=WB_CSRR_Addr[2] I2=MEM_CSRR_Addr[3] I3=WB_CSRR_Addr[3] O=WB_fwd2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.end

.model adder
.inputs input1[0] input1[1] input1[2] input1[3] input1[4] input1[5] input1[6] input1[7] input1[8] input1[9] input1[10] input1[11] input1[12] input1[13] input1[14] input1[15] input1[16] input1[17] input1[18] input1[19] input1[20] input1[21] input1[22] input1[23] input1[24] input1[25] input1[26] input1[27] input1[28] input1[29] input1[30] input1[31] input2[0] input2[1] input2[2] input2[3] input2[4] input2[5] input2[6] input2[7] input2[8] input2[9] input2[10] input2[11] input2[12] input2[13] input2[14] input2[15] input2[16] input2[17] input2[18] input2[19] input2[20] input2[21] input2[22] input2[23] input2[24] input2[25] input2[26] input2[27] input2[28] input2[29] input2[30] input2[31]
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] out[30] out[31]
.names $false
.names $true
1
.names $undef
.gate SB_CARRY CI=$false CO=out_SB_LUT4_O_I3[1] I0=input1[0] I1=input2[0]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[9] CO=out_SB_LUT4_O_I3[10] I0=input1[9] I1=input2[9]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[29] CO=out_SB_LUT4_O_I3[30] I0=input1[29] I1=input2[29]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[28] CO=out_SB_LUT4_O_I3[29] I0=input1[28] I1=input2[28]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[27] CO=out_SB_LUT4_O_I3[28] I0=input1[27] I1=input2[27]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[26] CO=out_SB_LUT4_O_I3[27] I0=input1[26] I1=input2[26]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[25] CO=out_SB_LUT4_O_I3[26] I0=input1[25] I1=input2[25]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[24] CO=out_SB_LUT4_O_I3[25] I0=input1[24] I1=input2[24]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[23] CO=out_SB_LUT4_O_I3[24] I0=input1[23] I1=input2[23]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[22] CO=out_SB_LUT4_O_I3[23] I0=input1[22] I1=input2[22]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[21] CO=out_SB_LUT4_O_I3[22] I0=input1[21] I1=input2[21]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[20] CO=out_SB_LUT4_O_I3[21] I0=input1[20] I1=input2[20]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[8] CO=out_SB_LUT4_O_I3[9] I0=input1[8] I1=input2[8]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[1] CO=out_SB_LUT4_O_I3[2] I0=input1[1] I1=input2[1]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[19] CO=out_SB_LUT4_O_I3[20] I0=input1[19] I1=input2[19]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[18] CO=out_SB_LUT4_O_I3[19] I0=input1[18] I1=input2[18]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[17] CO=out_SB_LUT4_O_I3[18] I0=input1[17] I1=input2[17]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[16] CO=out_SB_LUT4_O_I3[17] I0=input1[16] I1=input2[16]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[15] CO=out_SB_LUT4_O_I3[16] I0=input1[15] I1=input2[15]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[14] CO=out_SB_LUT4_O_I3[15] I0=input1[14] I1=input2[14]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[13] CO=out_SB_LUT4_O_I3[14] I0=input1[13] I1=input2[13]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[12] CO=out_SB_LUT4_O_I3[13] I0=input1[12] I1=input2[12]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[11] CO=out_SB_LUT4_O_I3[12] I0=input1[11] I1=input2[11]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[7] CO=out_SB_LUT4_O_I3[8] I0=input1[7] I1=input2[7]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[10] CO=out_SB_LUT4_O_I3[11] I0=input1[10] I1=input2[10]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[6] CO=out_SB_LUT4_O_I3[7] I0=input1[6] I1=input2[6]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[5] CO=out_SB_LUT4_O_I3[6] I0=input1[5] I1=input2[5]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[4] CO=out_SB_LUT4_O_I3[5] I0=input1[4] I1=input2[4]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[3] CO=out_SB_LUT4_O_I3[4] I0=input1[3] I1=input2[3]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[30] CO=out_SB_LUT4_O_I3[31] I0=input1[30] I1=input2[30]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=out_SB_LUT4_O_I3[2] CO=out_SB_LUT4_O_I3[3] I0=input1[2] I1=input2[2]
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_LUT4 I0=$false I1=input1[9] I2=input2[9] I3=out_SB_LUT4_O_I3[9] O=out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[8] I2=input2[8] I3=out_SB_LUT4_O_I3[8] O=out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[29] I2=input2[29] I3=out_SB_LUT4_O_I3[29] O=out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[28] I2=input2[28] I3=out_SB_LUT4_O_I3[28] O=out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[27] I2=input2[27] I3=out_SB_LUT4_O_I3[27] O=out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[26] I2=input2[26] I3=out_SB_LUT4_O_I3[26] O=out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[25] I2=input2[25] I3=out_SB_LUT4_O_I3[25] O=out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[24] I2=input2[24] I3=out_SB_LUT4_O_I3[24] O=out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[23] I2=input2[23] I3=out_SB_LUT4_O_I3[23] O=out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[22] I2=input2[22] I3=out_SB_LUT4_O_I3[22] O=out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[21] I2=input2[21] I3=out_SB_LUT4_O_I3[21] O=out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[20] I2=input2[20] I3=out_SB_LUT4_O_I3[20] O=out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[7] I2=input2[7] I3=out_SB_LUT4_O_I3[7] O=out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[1] I2=input2[1] I3=out_SB_LUT4_O_I3[1] O=out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[19] I2=input2[19] I3=out_SB_LUT4_O_I3[19] O=out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[18] I2=input2[18] I3=out_SB_LUT4_O_I3[18] O=out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[17] I2=input2[17] I3=out_SB_LUT4_O_I3[17] O=out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[16] I2=input2[16] I3=out_SB_LUT4_O_I3[16] O=out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[15] I2=input2[15] I3=out_SB_LUT4_O_I3[15] O=out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[14] I2=input2[14] I3=out_SB_LUT4_O_I3[14] O=out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[13] I2=input2[13] I3=out_SB_LUT4_O_I3[13] O=out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[12] I2=input2[12] I3=out_SB_LUT4_O_I3[12] O=out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[11] I2=input2[11] I3=out_SB_LUT4_O_I3[11] O=out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[6] I2=input2[6] I3=out_SB_LUT4_O_I3[6] O=out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[10] I2=input2[10] I3=out_SB_LUT4_O_I3[10] O=out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[0] I2=input2[0] I3=$false O=out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[5] I2=input2[5] I3=out_SB_LUT4_O_I3[5] O=out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[4] I2=input2[4] I3=out_SB_LUT4_O_I3[4] O=out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[3] I2=input2[3] I3=out_SB_LUT4_O_I3[3] O=out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[31] I2=input2[31] I3=out_SB_LUT4_O_I3[31] O=out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[30] I2=input2[30] I3=out_SB_LUT4_O_I3[30] O=out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[2] I2=input2[2] I3=out_SB_LUT4_O_I3[2] O=out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.names $false out_SB_LUT4_O_I3[0]
1 1
.end

.model alu
.inputs ALUctl[0] ALUctl[1] ALUctl[2] ALUctl[3] ALUctl[4] ALUctl[5] ALUctl[6] A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] A[8] A[9] A[10] A[11] A[12] A[13] A[14] A[15] A[16] A[17] A[18] A[19] A[20] A[21] A[22] A[23] A[24] A[25] A[26] A[27] A[28] A[29] A[30] A[31] B[0] B[1] B[2] B[3] B[4] B[5] B[6] B[7] B[8] B[9] B[10] B[11] B[12] B[13] B[14] B[15] B[16] B[17] B[18] B[19] B[20] B[21] B[22] B[23] B[24] B[25] B[26] B[27] B[28] B[29] B[30] B[31]
.outputs ALUOut[0] ALUOut[1] ALUOut[2] ALUOut[3] ALUOut[4] ALUOut[5] ALUOut[6] ALUOut[7] ALUOut[8] ALUOut[9] ALUOut[10] ALUOut[11] ALUOut[12] ALUOut[13] ALUOut[14] ALUOut[15] ALUOut[16] ALUOut[17] ALUOut[18] ALUOut[19] ALUOut[20] ALUOut[21] ALUOut[22] ALUOut[23] ALUOut[24] ALUOut[25] ALUOut[26] ALUOut[27] ALUOut[28] ALUOut[29] ALUOut[30] ALUOut[31] Branch_Enable
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I1 I2=B[4] I3=ALUOut_SB_LUT4_O_I3 O=ALUOut[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I0 I1=ALUOut_SB_LUT4_O_1_I1 I2=ALUOut_SB_LUT4_O_1_I2 I3=ALUOut_SB_LUT4_O_1_I3 O=ALUOut[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_10_I1 I2=ALUOut_SB_LUT4_O_10_I2 I3=ALUOut_SB_LUT4_O_10_I3 O=ALUOut[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1 I2=B[3] I3=B[4] O=ALUOut_SB_LUT4_O_10_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_10_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[1] I2=A[0] I3=B[0] O=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=A[3] I2=A[2] I3=B[0] O=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I1=A[0] I2=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_10_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUctl[2] I2=ALUctl[3] I3=ALUctl[1] O=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$false I1=A[0] I2=B[0] I3=$false O=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUctl[2] I3=ALUctl[0] O=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010000011001111
.gate SB_LUT4 I0=$false I1=A[0] I2=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=$true O=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[0] O=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=A[0] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[0] O=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=A[0] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=B[4] I1=ALUOut_SB_LUT4_O_23_I0 I2=ALUOut_SB_LUT4_O_11_I2 I3=ALUOut_SB_LUT4_O_11_I3 O=ALUOut[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I1 I2=B[4] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_11_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=B[2] I1=ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=A[30] I2=A[29] I3=B[0] O=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_17_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O I2=B[2] I3=B[3] O=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3 I3=B[3] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=B[3] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUctl[1] I1=ALUctl[3] I2=ALUctl[0] I3=ALUctl[2] O=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_23_I2_SB_LUT4_O_I2 I1=B[4] I2=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_11_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=A[30] I3=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=A[30] I2=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[30] O=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011011100001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I2=A[30] I3=B[30] O=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111011000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[30] I2=B[30] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[30] O=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=A[30] I2=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] O=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[30] O=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=B[4] I1=ALUOut_SB_LUT4_O_24_I0 I2=ALUOut_SB_LUT4_O_12_I2 I3=ALUOut_SB_LUT4_O_12_I3 O=ALUOut[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_26_I2_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_12_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_12_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=B[2] I3=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[28] I2=A[27] I3=B[0] O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I2=B[2] I3=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=A[28] I2=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110100000011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=A[28] I2=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I3=B[28] O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111001111000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=A[28] I2=B[28] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[28] O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=A[28] I2=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[28] O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=A[28] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[28] O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_13_I0 I1=ALUOut_SB_LUT4_O_13_I1 I2=ALUOut_SB_LUT4_O_13_I2 I3=ALUOut_SB_LUT4_O_13_I3 O=ALUOut[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_20_I0_SB_LUT4_O_I2 I1=B[3] I2=ALUOut_SB_LUT4_O_13_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_15_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_13_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[3] I3=B[4] O=ALUOut_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_25_I2_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_25_I2_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_13_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O I2=ALUOut_SB_LUT4_O_25_I0_SB_LUT4_O_I3 I3=ALUOut_SB_LUT4_O_15_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_13_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_13_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=B[27] I2=A[27] I3=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$false I1=B[27] I2=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I2=A[27] I3=B[27] O=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000100111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[27] I2=B[27] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[27] O=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=A[27] I2=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] O=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[27] O=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_14_I0 I1=ALUOut_SB_LUT4_O_14_I1 I2=ALUOut_SB_LUT4_O_14_I2 I3=ALUOut_SB_LUT4_O_14_I3 O=ALUOut[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=B[4] I1=ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_15_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_14_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O I1=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[2] I3=B[3] O=ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_17_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[26] I2=A[25] I3=B[0] O=ALUOut_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_26_I2_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_26_I2_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_14_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_I3 I3=ALUOut_SB_LUT4_O_15_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_14_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=A[26] I1=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_14_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I2=A[26] I3=B[26] O=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111011000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=A[26] I2=B[26] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[26] O=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=A[26] I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=B[26] O=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=A[26] I2=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] O=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[26] O=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_15_I0 I1=ALUOut_SB_LUT4_O_27_I0 I2=ALUOut_SB_LUT4_O_15_I2 I3=ALUOut_SB_LUT4_O_15_I3 O=ALUOut[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=B[4] I1=ALUOut_SB_LUT4_O_15_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_15_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_15_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_15_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[2] I3=B[3] O=ALUOut_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=B[4] I2=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_15_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_15_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_15_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=B[4] O=ALUOut_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I1=A[25] I2=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_15_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[25] I2=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] O=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[25] O=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=A[25] I2=B[25] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[25] O=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=A[25] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[25] O=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=A[25] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=B[4] I1=ALUOut_SB_LUT4_O_16_I1 I2=ALUOut_SB_LUT4_O_16_I2 I3=ALUOut_SB_LUT4_O_16_I3 O=ALUOut[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O I3=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_16_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=A[8] I2=A[7] I3=B[0] O=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=B[1] O=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[6] I2=A[5] I3=B[0] O=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=A[4] I2=A[3] I3=B[0] O=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=B[0] I1=A[0] I2=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$false I1=A[2] I2=A[1] I3=B[0] O=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3 I3=B[3] O=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_16_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_16_I2_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_16_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_16_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_17_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[24] I2=A[23] I3=B[0] O=ALUOut_SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_16_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_16_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=A[24] I1=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I2=A[24] I3=B[24] O=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111011000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=A[24] I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=B[24] O=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[24] I2=B[24] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[24] O=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=A[24] I2=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] O=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[24] O=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_17_I0 I1=ALUOut_SB_LUT4_O_30_I0 I2=B[4] I3=ALUOut_SB_LUT4_O_17_I3 O=ALUOut[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_17_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_17_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_17_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_17_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_17_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_17_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[22] I2=A[21] I3=B[0] O=ALUOut_SB_LUT4_O_17_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_17_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I2=B[2] I3=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=B[22] I2=A[22] I3=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=A[22] I2=B[22] I3=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I1=A[22] I2=B[22] I3=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[22] I2=B[22] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[22] O=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=A[22] I2=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[22] O=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I0 I1=ALUOut_SB_LUT4_O_6_I1 I2=B[4] I3=ALUOut_SB_LUT4_O_18_I3 O=ALUOut[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_18_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=B[4] I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_18_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=B[21] I2=A[21] I3=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=A[21] I2=B[21] I3=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=A[21] I2=B[21] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[21] O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=A[21] I2=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[21] O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=A[21] I3=B[21] O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_19_I0 I1=ALUOut_SB_LUT4_O_7_I1 I2=B[4] I3=ALUOut_SB_LUT4_O_19_I3 O=ALUOut[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_19_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_19_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I2=B[2] I3=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[20] I2=A[19] I3=B[0] O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1 I3=B[1] O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[18] I2=A[17] I3=B[0] O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=B[20] I2=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I3=A[20] O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=A[20] I2=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[20] O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=A[20] I2=B[20] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[20] O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=A[20] I3=B[20] O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=A[20] I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=B[20] O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I3 I3=B[4] O=ALUOut_SB_LUT4_O_1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I2 I2=B[4] I3=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=A[29] I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] O=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[29] O=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=B[29] I2=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I3=A[29] O=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=A[29] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[29] O=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=B[1] I2=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=A[29] I1=A[28] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=B[3] I2=B[4] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=B[4] I2=B[3] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=A[29] I2=B[29] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[29] O=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[9] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[10] I0=A[9] I1=B[9]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[8] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[9] I0=A[8] I1=B[8]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[28] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[29] I0=A[28] I1=B[28]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[27] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[28] I0=A[27] I1=B[27]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[26] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[27] I0=A[26] I1=B[26]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[25] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[26] I0=A[25] I1=B[25]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[24] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[25] I0=A[24] I1=B[24]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[23] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[24] I0=A[23] I1=B[23]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[22] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[23] I0=A[22] I1=B[22]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[21] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[22] I0=A[21] I1=B[21]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[20] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[21] I0=A[20] I1=B[20]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2] I0=A[1] I1=B[1]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[7] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[8] I0=A[7] I1=B[7]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[19] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[20] I0=A[19] I1=B[19]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[18] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[19] I0=A[18] I1=B[18]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[17] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[18] I0=A[17] I1=B[17]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[16] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[17] I0=A[16] I1=B[16]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[15] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[16] I0=A[15] I1=B[15]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[14] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[15] I0=A[14] I1=B[14]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[13] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[14] I0=A[13] I1=B[13]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[12] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[13] I0=A[12] I1=B[12]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[11] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[12] I0=A[11] I1=B[11]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[10] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[11] I0=A[10] I1=B[10]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[6] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[7] I0=A[6] I1=B[6]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=$false CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1] I0=A[0] I1=B[0]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[5] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[6] I0=A[5] I1=B[5]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[4] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[5] I0=A[4] I1=B[4]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[4] I0=A[3] I1=B[3]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[30] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[31] I0=A[30] I1=B[30]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3] I0=A[2] I1=B[2]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[29] CO=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[30] I0=A[29] I1=B[29]
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_LUT4 I0=ALUctl[2] I1=ALUctl[0] I2=ALUctl[3] I3=ALUctl[1] O=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2 I2=A[31] I3=B[4] O=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=A[29] I2=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=B[29] O=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=ALUctl[2] I1=ALUctl[1] I2=ALUctl[0] I3=ALUctl[3] O=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_2_I0 I1=ALUOut_SB_LUT4_O_2_I1 I2=B[4] I3=ALUOut_SB_LUT4_O_2_I3 O=ALUOut[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100010111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_20_I0 I1=ALUOut_SB_LUT4_O_8_I0 I2=B[4] I3=ALUOut_SB_LUT4_O_20_I3 O=ALUOut[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O I2=ALUOut_SB_LUT4_O_20_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_20_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_20_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=B[2] O=ALUOut_SB_LUT4_O_20_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I1=ALUOut_SB_LUT4_O_25_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_20_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_20_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O I3=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I1=A[19] I2=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[19] I2=B[19] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[19] O=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=A[19] I2=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[19] O=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=A[19] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[19] O=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=A[19] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_21_I0 I1=ALUOut_SB_LUT4_O_21_I1 I2=B[4] I3=ALUOut_SB_LUT4_O_21_I3 O=ALUOut[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_21_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_21_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_21_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O I2=B[2] I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_21_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O I1=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_21_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_31_I1 I3=ALUOut_SB_LUT4_O_31_I0 O=ALUOut_SB_LUT4_O_21_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=B[2] I2=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_21_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=B[3] I2=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3 I3=B[4] O=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=A[18] I1=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=A[18] I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=B[18] O=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I2=A[18] I3=B[18] O=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111011000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[18] I2=B[18] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[18] O=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=A[18] I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_22_I0 I1=ALUOut_SB_LUT4_O_22_I1 I2=B[4] I3=ALUOut_SB_LUT4_O_22_I3 O=ALUOut[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O I2=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_22_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_22_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_22_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O I2=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_22_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_22_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_22_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_22_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=B[2] I2=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I1=A[17] I2=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[17] I2=B[17] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[17] O=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=A[17] I2=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[17] O=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=A[17] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[17] O=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=A[17] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_23_I0 I1=ALUOut_SB_LUT4_O_23_I1 I2=ALUOut_SB_LUT4_O_23_I2 I3=ALUOut_SB_LUT4_O_23_I3 O=ALUOut[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O I2=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_23_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=B[2] O=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1 I2=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[16] I2=A[15] I3=B[0] O=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[14] I2=A[13] I3=B[0] O=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I2=B[2] I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_23_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_23_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_23_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_23_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_23_I2_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_23_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_26_I2_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_23_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=B[2] I1=B[3] I2=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_23_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=B[14] I2=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=A[14] O=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=B[14] I2=A[14] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I2=A[14] I3=B[14] O=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000100111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[14] I2=B[14] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[14] O=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=A[14] I2=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[14] O=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I0 I1=ALUOut_SB_LUT4_O_24_I1 I2=ALUOut_SB_LUT4_O_24_I2 I3=ALUOut_SB_LUT4_O_24_I3 O=ALUOut[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O I2=ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_24_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_24_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_24_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=A[15] I2=A[14] I3=B[0] O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=A[13] I2=A[12] I3=B[0] O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=A[19] I2=A[18] I3=B[0] O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=A[17] I2=A[16] I3=B[0] O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_26_I2_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_24_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=A[31] I3=B[2] O=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=A[31] I1=A[30] I2=B[0] I3=B[1] O=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=A[29] I1=A[28] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I1=A[12] I2=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_24_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[12] I2=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[12] O=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=A[12] I2=B[12] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[12] O=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=A[12] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[12] O=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=A[12] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_25_I0 I1=ALUOut_SB_LUT4_O_25_I1 I2=ALUOut_SB_LUT4_O_25_I2 I3=ALUOut_SB_LUT4_O_25_I3 O=ALUOut[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O I3=ALUOut_SB_LUT4_O_25_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_25_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I1=ALUOut_SB_LUT4_O_25_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_25_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_25_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_25_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_25_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_25_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_25_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=B[2] I3=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_25_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_25_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_25_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_25_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_26_I2_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_25_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_25_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=B[11] I2=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=A[11] O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=ALUctl[1] I1=ALUctl[2] I2=ALUctl[0] I3=ALUctl[3] O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$false I1=A[11] I2=B[11] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[11] O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=A[11] I2=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[11] O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=A[11] I3=B[11] O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=B[11] I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=A[11] O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000001110101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_26_I0 I1=ALUOut_SB_LUT4_O_26_I1 I2=ALUOut_SB_LUT4_O_26_I2 I3=ALUOut_SB_LUT4_O_26_I3 O=ALUOut[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_26_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I3=B[1] O=ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I2=B[2] I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_26_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_26_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_26_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_26_I2_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_26_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$false I1=$false I2=B[3] I3=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=A[10] I1=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_26_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I2=A[10] I3=B[10] O=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111011000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=A[10] I2=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[10] O=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=A[10] I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=B[10] O=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I1=A[10] I2=B[10] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[10] O=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_27_I0 I1=B[4] I2=ALUOut_SB_LUT4_O_27_I2 I3=ALUOut_SB_LUT4_O_27_I3 O=ALUOut[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_27_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_27_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_27_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O I2=B[2] I3=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O I2=B[2] I3=ALUOut_SB_LUT4_O_26_I2_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_27_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_27_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=B[2] I3=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O I3=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=B[2] I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3 I3=B[3] O=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=B[3] O=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=A[9] I2=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_27_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I1=A[9] I2=B[9] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[9] O=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=A[9] I2=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[9] O=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=A[9] I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=B[9] O=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I2=A[9] I3=B[9] O=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111011000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I0 I1=ALUOut_SB_LUT4_O_28_I1 I2=ALUOut_SB_LUT4_O_28_I2 I3=ALUOut_SB_LUT4_O_28_I3 O=ALUOut[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_28_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=B[2] I3=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2 I2=A[31] I3=B[3] O=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_16_I1 O=ALUOut_SB_LUT4_O_28_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=B[3] I3=B[4] O=ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=B[8] I2=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I3=A[8] O=ALUOut_SB_LUT4_O_28_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=ALUctl[1] I1=ALUctl[2] I2=ALUctl[0] I3=ALUctl[3] O=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_28_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=A[8] I2=B[8] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[8] O=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=A[8] I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=B[8] O=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[8] I2=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[8] O=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=A[9] I3=B[9] O=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000011
.gate SB_LUT4 I0=$false I1=$false I2=A[8] I3=B[8] O=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_29_I0 I1=B[4] I2=ALUOut_SB_LUT4_O_29_I2 I3=ALUOut_SB_LUT4_O_29_I3 O=ALUOut[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_29_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_29_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=B[2] I3=B[3] O=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=B[1] O=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O I3=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I1=A[7] I2=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_29_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[7] I2=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[7] O=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=A[7] I2=B[7] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[7] O=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=A[7] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[7] O=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=A[7] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=B[2] I2=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=B[2] I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I1=A[23] I2=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=A[23] I2=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[23] O=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I1=A[23] I2=B[23] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[23] O=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=A[23] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[23] O=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=A[23] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I0 I1=ALUOut_SB_LUT4_O_3_I1 I2=ALUOut_SB_LUT4_O_3_I2 I3=ALUOut_SB_LUT4_O_3_I3 O=ALUOut[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I0 I1=B[4] I2=ALUOut_SB_LUT4_O_30_I2 I3=ALUOut_SB_LUT4_O_30_I3 O=ALUOut[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_30_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=B[1] I1=A[31] I2=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011001100000111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I3=B[2] O=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=$false I2=B[2] I3=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_30_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[3] I3=B[4] O=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I1=A[6] I2=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_30_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[6] I2=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[6] O=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=A[6] I2=B[6] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[6] O=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=A[6] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[6] O=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=A[6] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I0 I1=ALUOut_SB_LUT4_O_31_I1 I2=B[4] I3=ALUOut_SB_LUT4_O_31_I3 O=ALUOut[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_31_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=A[27] I1=A[26] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=A[29] I1=A[28] I2=B[0] I3=B[1] O=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=A[31] I1=A[30] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_31_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=B[2] I1=A[31] I2=B[1] I3=ALUOut_SB_LUT4_O_31_I0_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[1] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=A[23] I2=A[22] I3=B[0] O=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_31_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I2=A[2] I3=B[2] O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000100111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[2] I2=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[2] O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=A[2] I2=B[2] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2] O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=B[2] I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I3=A[2] O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=B[2] O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[27] I2=A[26] I3=B[0] O=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=A[25] I2=A[24] I3=B[0] O=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=A[21] I2=A[20] I3=B[0] O=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_23_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[12] I2=A[11] I3=B[0] O=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[10] I2=A[9] I3=B[0] O=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I1=B[16] I2=A[16] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101011100000011
.gate SB_LUT4 I0=ALUctl[1] I1=ALUctl[2] I2=ALUctl[0] I3=ALUctl[3] O=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=A[16] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100000011001110
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=B[16] I3=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=ALUctl[0] I1=ALUctl[3] I2=ALUctl[1] I3=ALUctl[2] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=A[16] I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=A[16] I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] I0=A[16] I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] I0=A[9] I1=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] I0=A[8] I1=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] I0=A[27] I1=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] I0=A[26] I1=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] I0=A[25] I1=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] I0=A[24] I1=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] I0=A[23] I1=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] I0=A[22] I1=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] I0=A[21] I1=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] I0=A[20] I1=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] I0=A[1] I1=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] I0=A[19] I1=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] I0=A[7] I1=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] I0=A[18] I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] I0=A[17] I1=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] I0=A[15] I1=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] I0=A[14] I1=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] I0=A[13] I1=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] I0=A[12] I1=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] I0=A[11] I1=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] I0=A[10] I1=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=$true CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1] I0=A[0] I1=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] I0=A[6] I1=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] I0=A[5] I1=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] I0=A[4] I1=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] I0=A[3] I1=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] I0=A[2] I1=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] I0=A[29] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] I0=A[28] I1=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=A[9] I1=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=A[8] I1=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] I0=A[28] I1=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] I0=A[27] I1=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] I0=A[26] I1=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] I0=A[25] I1=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] I0=A[24] I1=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] I0=A[23] I1=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=A[22] I1=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=A[21] I1=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=A[20] I1=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=A[1] I1=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=A[7] I1=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=A[19] I1=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=A[18] I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[18] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=A[17] I1=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=A[15] I1=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=A[14] I1=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=A[13] I1=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=A[12] I1=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=A[11] I1=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=A[10] I1=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=$true CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] I0=A[0] I1=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=A[6] I1=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=A[5] I1=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=A[4] I1=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=A[3] I1=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] I0=A[30] I1=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=A[2] I1=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] CO=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] I0=A[29] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[16] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=B[0] I1=B[1] I2=B[2] I3=A[0] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=A[16] I2=B[16] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[16] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_4_I1 I2=B[4] I3=ALUOut_SB_LUT4_O_4_I3 O=ALUOut[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I1=A[15] I2=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_4_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=A[15] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[15] O=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=A[15] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=B[4] I2=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[15] I2=B[15] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[15] O=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=A[15] I2=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[15] O=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I0 I1=ALUOut_SB_LUT4_O_5_I1 I2=ALUOut_SB_LUT4_O_5_I2 I3=ALUOut_SB_LUT4_O_5_I3 O=ALUOut[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_5_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[11] I2=A[10] I3=B[0] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=B[1] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[9] I2=A[8] I3=B[0] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=B[3] I3=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_26_I2_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_5_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=A[13] I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101000000110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=A[13] I2=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[13] O=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011011100001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=A[13] I2=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[13] O=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=A[13] I2=B[13] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[13] O=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=A[13] I3=B[13] O=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=B[4] I1=ALUOut_SB_LUT4_O_6_I1 I2=ALUOut_SB_LUT4_O_6_I2 I3=ALUOut_SB_LUT4_O_6_I3 O=ALUOut[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=A[31] I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011001100111010
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I3=B[1] O=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[28] I2=A[27] I3=B[0] O=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[2] I3=B[3] O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1 I2=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[16] I2=A[15] I3=B[0] O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=A[18] I2=A[17] I3=B[0] O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=A[1] I1=A[0] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=B[1] O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_6_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=B[5] I2=A[5] I3=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111001100001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=A[5] O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101000011001111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=A[5] I2=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[5] O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=A[5] I2=B[5] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[5] O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=A[5] I3=B[5] O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=B[4] I1=ALUOut_SB_LUT4_O_7_I1 I2=ALUOut_SB_LUT4_O_7_I2 I3=ALUOut_SB_LUT4_O_7_I3 O=ALUOut[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I0 I3=B[3] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[7] I2=A[6] I3=B[0] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=A[5] I2=A[4] I3=B[0] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[11] I2=A[10] I3=B[0] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=A[9] I2=A[8] I3=B[0] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0 I2=B[3] I3=B[4] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=ALUctl[3] I1=ALUctl[0] I2=ALUctl[1] I3=ALUctl[2] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111010111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=B[0] I2=B[1] I3=A[0] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_7_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=B[4] I2=A[4] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111011100000011
.gate SB_LUT4 I0=ALUctl[2] I1=ALUctl[1] I2=ALUctl[3] I3=ALUctl[0] O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111010111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=A[4] I2=B[4] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[4] O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=B[4] I2=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=A[4] O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=A[4] I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[4] O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=A[4] I3=B[4] O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0 I1=B[4] I2=ALUOut_SB_LUT4_O_8_I2 I3=ALUOut_SB_LUT4_O_8_I3 O=ALUOut[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_8_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=B[2] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=A[26] I2=A[25] I3=B[0] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=A[24] I2=A[23] I3=B[0] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=A[22] I2=A[21] I3=B[0] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=A[20] I2=A[19] I3=B[0] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=A[31] I3=B[2] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=A[30] I1=A[29] I2=B[0] I3=B[1] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=A[28] I1=A[27] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_8_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001111111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1 I2=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[14] I2=A[13] I3=B[0] O=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[1] I3=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010111111100
.gate SB_LUT4 I0=$false I1=A[8] I2=A[7] I3=B[0] O=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=A[4] I2=A[3] I3=B[0] O=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I1=A[3] I2=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_8_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=ALUctl[3] I1=ALUctl[2] I2=ALUctl[0] I3=ALUctl[1] O=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111110111001111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O I2=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[3] I2=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[3] O=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=A[3] I2=B[3] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=A[3] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[3] O=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=A[3] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I0 I1=ALUOut_SB_LUT4_O_9_I1 I2=ALUOut_SB_LUT4_O_9_I2 I3=ALUOut_SB_LUT4_O_9_I3 O=ALUOut[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O I2=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_9_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O I2=B[2] I3=B[3] O=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=A[31] I2=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=A[30] I2=A[29] I3=B[0] O=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=ALUctl[1] I1=ALUctl[0] I2=ALUctl[3] I3=ALUctl[2] O=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O I2=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O I2=B[2] I3=B[3] O=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=$false I2=B[0] I3=A[31] O=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUctl[2] I1=ALUctl[3] I2=ALUctl[0] I3=ALUctl[1] O=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_9_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001111111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I2=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[12] I2=A[11] I3=B[0] O=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=A[10] I2=A[9] I3=B[0] O=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[1] I3=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010111111100
.gate SB_LUT4 I0=$false I1=A[6] I2=A[5] I3=B[0] O=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=A[2] I2=A[1] I3=B[0] O=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_9_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=A[1] I2=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=A[1] I2=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011011100001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=A[1] I2=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] O=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[1] O=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=A[1] I2=B[1] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=B[2] I1=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=A[1] I3=B[1] O=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100010001001111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=B[2] I1=B[3] I2=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=B[0] I2=B[1] I3=A[31] O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[27] I2=A[26] I3=B[0] O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[25] I2=A[24] I3=B[0] O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=A[31] I1=A[29] I2=B[0] I3=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=A[30] I1=A[28] I2=B[0] I3=B[1] O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=B[2] I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[23] I2=A[22] I3=B[0] O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[21] I2=A[20] I3=B[0] O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[19] I2=A[18] I3=B[0] O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[17] I2=A[16] I3=B[0] O=ALUOut_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$false I1=A[7] I2=A[6] I3=B[0] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[5] I2=A[4] I3=B[0] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=A[3] I2=A[2] I3=B[0] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=A[1] I2=A[0] I3=B[0] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=B[2] I3=ALUOut_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[15] I2=A[14] I3=B[0] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[13] I2=A[12] I3=B[0] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=A[31] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I3=B[31] O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I2=A[31] I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I3=A[31] O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=A[31] I2=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=B[31] O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=A[31] I2=B[31] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[31] O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I2 I3=A[31] O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=Branch_Enable_SB_LUT4_O_I0 I1=ALUctl[4] I2=Branch_Enable_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I3 O=Branch_Enable
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101011101010101
.gate SB_LUT4 I0=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUctl[6] I2=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=ALUctl[4] O=Branch_Enable_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=A[24] I2=B[24] I3=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$false I1=$false I2=A[25] I3=B[25] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=A[26] I1=B[26] I2=A[27] I3=B[27] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=A[28] I1=B[28] I2=A[29] I3=B[29] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=A[30] I1=B[30] I2=A[31] I3=B[31] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=A[22] I1=B[22] I2=A[23] I3=B[23] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=A[16] I1=B[16] I2=A[17] I3=B[17] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=A[18] I1=B[18] I2=A[19] I3=B[19] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=A[10] I1=B[10] I2=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O I3=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=A[12] I3=B[12] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=A[14] I1=B[14] I2=A[15] I3=B[15] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=A[7] I3=B[7] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000011
.gate SB_LUT4 I0=$false I1=$false I2=A[6] I3=B[6] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=A[2] I3=B[2] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=A[3] I3=B[3] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=A[0] I1=B[0] I2=A[1] I3=B[1] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=ALUctl[5] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUctl[5] I3=ALUctl[6] O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111101000111111
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] CO=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I0=A[31] I1=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_LUT4 I0=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=A[31] I2=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001011010010110
.gate SB_CARRY CI=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I0=A[31] I1=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] CO=Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=A[30] I1=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_LUT4 I0=$false I1=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=ALUOut[25] I1=ALUOut[27] I2=ALUOut[29] I3=ALUOut[30] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=ALUOut[1] I2=ALUOut[2] I3=ALUOut[22] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=ALUOut[7] I1=ALUOut[10] I2=ALUOut[15] I3=ALUOut[21] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=ALUOut[3] I1=ALUOut[4] I2=ALUOut[26] I3=ALUOut[28] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=ALUOut[6] I2=ALUOut[16] I3=ALUOut[23] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=ALUOut[0] I1=ALUOut[5] I2=ALUOut[9] I3=ALUOut[24] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ALUOut[18] I1=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=ALUOut[12] I2=ALUOut[13] I3=ALUOut[14] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=ALUOut[8] I2=ALUOut[11] I3=ALUOut[17] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=ALUOut[19] I2=ALUOut[20] I3=ALUOut[31] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=ALUctl[6] I2=ALUctl[4] I3=ALUctl[5] O=Branch_Enable_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100110000
.names $true ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[0]
1 1
.names Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31]
1 1
.names $false ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names $true ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.end

.model branch_decision
.inputs Branch Predicted Branch_Enable Jump
.outputs Mispredict Decision Branch_Jump_Trigger
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=Predicted I1=Branch_Enable I2=Branch I3=Jump O=Branch_Jump_Trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$false I1=$false I2=Branch I3=Branch_Enable O=Decision
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=Branch_Enable I2=Branch I3=Predicted O=Mispredict
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.end

.model branch_predictor
.inputs clk actual_branch_decision branch_decode_sig branch_mem_sig in_addr[0] in_addr[1] in_addr[2] in_addr[3] in_addr[4] in_addr[5] in_addr[6] in_addr[7] in_addr[8] in_addr[9] in_addr[10] in_addr[11] in_addr[12] in_addr[13] in_addr[14] in_addr[15] in_addr[16] in_addr[17] in_addr[18] in_addr[19] in_addr[20] in_addr[21] in_addr[22] in_addr[23] in_addr[24] in_addr[25] in_addr[26] in_addr[27] in_addr[28] in_addr[29] in_addr[30] in_addr[31] offset[0] offset[1] offset[2] offset[3] offset[4] offset[5] offset[6] offset[7] offset[8] offset[9] offset[10] offset[11] offset[12] offset[13] offset[14] offset[15] offset[16] offset[17] offset[18] offset[19] offset[20] offset[21] offset[22] offset[23] offset[24] offset[25] offset[26] offset[27] offset[28] offset[29] offset[30] offset[31]
.outputs branch_addr[0] branch_addr[1] branch_addr[2] branch_addr[3] branch_addr[4] branch_addr[5] branch_addr[6] branch_addr[7] branch_addr[8] branch_addr[9] branch_addr[10] branch_addr[11] branch_addr[12] branch_addr[13] branch_addr[14] branch_addr[15] branch_addr[16] branch_addr[17] branch_addr[18] branch_addr[19] branch_addr[20] branch_addr[21] branch_addr[22] branch_addr[23] branch_addr[24] branch_addr[25] branch_addr[26] branch_addr[27] branch_addr[28] branch_addr[29] branch_addr[30] branch_addr[31] prediction
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=s[0] I2=s[1] I3=actual_branch_decision O=s_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110011000000
.gate SB_LUT4 I0=$false I1=s[0] I2=s[1] I3=actual_branch_decision O=s_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=offset[19] I2=in_addr[19] I3=branch_addr_SB_LUT4_O_I3[19] O=branch_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[18] I2=in_addr[18] I3=branch_addr_SB_LUT4_O_I3[18] O=branch_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[0] I2=in_addr[0] I3=$false O=branch_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[9] I2=in_addr[9] I3=branch_addr_SB_LUT4_O_I3[9] O=branch_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[8] I2=in_addr[8] I3=branch_addr_SB_LUT4_O_I3[8] O=branch_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[7] I2=in_addr[7] I3=branch_addr_SB_LUT4_O_I3[7] O=branch_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[6] I2=in_addr[6] I3=branch_addr_SB_LUT4_O_I3[6] O=branch_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[5] I2=in_addr[5] I3=branch_addr_SB_LUT4_O_I3[5] O=branch_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[4] I2=in_addr[4] I3=branch_addr_SB_LUT4_O_I3[4] O=branch_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[3] I2=in_addr[3] I3=branch_addr_SB_LUT4_O_I3[3] O=branch_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[31] I2=in_addr[31] I3=branch_addr_SB_LUT4_O_I3[31] O=branch_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[30] I2=in_addr[30] I3=branch_addr_SB_LUT4_O_I3[30] O=branch_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[17] I2=in_addr[17] I3=branch_addr_SB_LUT4_O_I3[17] O=branch_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[2] I2=in_addr[2] I3=branch_addr_SB_LUT4_O_I3[2] O=branch_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[29] I2=in_addr[29] I3=branch_addr_SB_LUT4_O_I3[29] O=branch_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[28] I2=in_addr[28] I3=branch_addr_SB_LUT4_O_I3[28] O=branch_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[27] I2=in_addr[27] I3=branch_addr_SB_LUT4_O_I3[27] O=branch_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[26] I2=in_addr[26] I3=branch_addr_SB_LUT4_O_I3[26] O=branch_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[25] I2=in_addr[25] I3=branch_addr_SB_LUT4_O_I3[25] O=branch_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[24] I2=in_addr[24] I3=branch_addr_SB_LUT4_O_I3[24] O=branch_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[23] I2=in_addr[23] I3=branch_addr_SB_LUT4_O_I3[23] O=branch_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[22] I2=in_addr[22] I3=branch_addr_SB_LUT4_O_I3[22] O=branch_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[21] I2=in_addr[21] I3=branch_addr_SB_LUT4_O_I3[21] O=branch_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[16] I2=in_addr[16] I3=branch_addr_SB_LUT4_O_I3[16] O=branch_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[20] I2=in_addr[20] I3=branch_addr_SB_LUT4_O_I3[20] O=branch_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[1] I2=in_addr[1] I3=branch_addr_SB_LUT4_O_I3[1] O=branch_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[15] I2=in_addr[15] I3=branch_addr_SB_LUT4_O_I3[15] O=branch_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[14] I2=in_addr[14] I3=branch_addr_SB_LUT4_O_I3[14] O=branch_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[13] I2=in_addr[13] I3=branch_addr_SB_LUT4_O_I3[13] O=branch_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[12] I2=in_addr[12] I3=branch_addr_SB_LUT4_O_I3[12] O=branch_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[11] I2=in_addr[11] I3=branch_addr_SB_LUT4_O_I3[11] O=branch_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[10] I2=in_addr[10] I3=branch_addr_SB_LUT4_O_I3[10] O=branch_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFN C=clk D=branch_mem_sig Q=branch_mem_sig_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:92.2-94.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:1.51-1.90"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[9] CO=branch_addr_SB_LUT4_O_I3[10] I0=offset[9] I1=in_addr[9]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[8] CO=branch_addr_SB_LUT4_O_I3[9] I0=offset[8] I1=in_addr[8]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[28] CO=branch_addr_SB_LUT4_O_I3[29] I0=offset[28] I1=in_addr[28]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[27] CO=branch_addr_SB_LUT4_O_I3[28] I0=offset[27] I1=in_addr[27]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[26] CO=branch_addr_SB_LUT4_O_I3[27] I0=offset[26] I1=in_addr[26]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[25] CO=branch_addr_SB_LUT4_O_I3[26] I0=offset[25] I1=in_addr[25]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[24] CO=branch_addr_SB_LUT4_O_I3[25] I0=offset[24] I1=in_addr[24]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[23] CO=branch_addr_SB_LUT4_O_I3[24] I0=offset[23] I1=in_addr[23]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[22] CO=branch_addr_SB_LUT4_O_I3[23] I0=offset[22] I1=in_addr[22]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[21] CO=branch_addr_SB_LUT4_O_I3[22] I0=offset[21] I1=in_addr[21]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[20] CO=branch_addr_SB_LUT4_O_I3[21] I0=offset[20] I1=in_addr[20]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[1] CO=branch_addr_SB_LUT4_O_I3[2] I0=offset[1] I1=in_addr[1]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[7] CO=branch_addr_SB_LUT4_O_I3[8] I0=offset[7] I1=in_addr[7]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[19] CO=branch_addr_SB_LUT4_O_I3[20] I0=offset[19] I1=in_addr[19]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[18] CO=branch_addr_SB_LUT4_O_I3[19] I0=offset[18] I1=in_addr[18]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[17] CO=branch_addr_SB_LUT4_O_I3[18] I0=offset[17] I1=in_addr[17]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[16] CO=branch_addr_SB_LUT4_O_I3[17] I0=offset[16] I1=in_addr[16]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[15] CO=branch_addr_SB_LUT4_O_I3[16] I0=offset[15] I1=in_addr[15]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[14] CO=branch_addr_SB_LUT4_O_I3[15] I0=offset[14] I1=in_addr[14]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[13] CO=branch_addr_SB_LUT4_O_I3[14] I0=offset[13] I1=in_addr[13]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[12] CO=branch_addr_SB_LUT4_O_I3[13] I0=offset[12] I1=in_addr[12]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[11] CO=branch_addr_SB_LUT4_O_I3[12] I0=offset[11] I1=in_addr[11]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[10] CO=branch_addr_SB_LUT4_O_I3[11] I0=offset[10] I1=in_addr[10]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[6] CO=branch_addr_SB_LUT4_O_I3[7] I0=offset[6] I1=in_addr[6]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=$false CO=branch_addr_SB_LUT4_O_I3[1] I0=offset[0] I1=in_addr[0]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[5] CO=branch_addr_SB_LUT4_O_I3[6] I0=offset[5] I1=in_addr[5]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[4] CO=branch_addr_SB_LUT4_O_I3[5] I0=offset[4] I1=in_addr[4]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[3] CO=branch_addr_SB_LUT4_O_I3[4] I0=offset[3] I1=in_addr[3]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[30] CO=branch_addr_SB_LUT4_O_I3[31] I0=offset[30] I1=in_addr[30]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[2] CO=branch_addr_SB_LUT4_O_I3[3] I0=offset[2] I1=in_addr[2]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[29] CO=branch_addr_SB_LUT4_O_I3[30] I0=offset[29] I1=in_addr[29]
.attr src "verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_LUT4 I0=$false I1=$false I2=s[1] I3=branch_decode_sig O=prediction
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk D=s_SB_DFFE_Q_D[1] E=branch_mem_sig_reg Q=s[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:101.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=s_SB_DFFE_Q_D[0] E=branch_mem_sig_reg Q=s[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:101.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.names $false branch_addr_SB_LUT4_O_I3[0]
1 1
.end

.model control
.inputs opcode[0] opcode[1] opcode[2] opcode[3] opcode[4] opcode[5] opcode[6]
.outputs MemtoReg RegWrite MemWrite MemRead Branch ALUSrc Jump Jalr Lui Auipc Fence CSRR
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=opcode[4] I2=opcode[6] I3=opcode[5] O=ALUSrc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001111111111
.gate SB_LUT4 I0=$false I1=$false I2=opcode[5] I3=Lui_SB_LUT4_O_I2 O=Auipc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=opcode[4] I2=opcode[2] I3=opcode[6] O=Branch
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=opcode[4] I3=opcode[6] O=CSRR
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=opcode[5] I2=opcode[3] I3=opcode[2] O=Fence
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=opcode[3] I3=Jump O=Jalr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=opcode[4] I1=opcode[5] I2=opcode[6] I3=opcode[2] O=Jump
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=Lui_SB_LUT4_O_I2 I3=opcode[5] O=Lui
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=opcode[3] I1=opcode[6] I2=opcode[4] I3=opcode[2] O=Lui_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=opcode[5] I1=opcode[4] I2=opcode[3] I3=opcode[1] O=MemRead
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=opcode[4] I2=opcode[6] I3=opcode[5] O=MemWrite
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=opcode[5] I1=opcode[4] I2=opcode[3] I3=opcode[0] O=MemtoReg
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=opcode[4] I1=opcode[2] I2=opcode[5] I3=opcode[0] O=RegWrite
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100000000
.end

.model cpu
.inputs clk inst_mem_out[0] inst_mem_out[1] inst_mem_out[2] inst_mem_out[3] inst_mem_out[4] inst_mem_out[5] inst_mem_out[6] inst_mem_out[7] inst_mem_out[8] inst_mem_out[9] inst_mem_out[10] inst_mem_out[11] inst_mem_out[12] inst_mem_out[13] inst_mem_out[14] inst_mem_out[15] inst_mem_out[16] inst_mem_out[17] inst_mem_out[18] inst_mem_out[19] inst_mem_out[20] inst_mem_out[21] inst_mem_out[22] inst_mem_out[23] inst_mem_out[24] inst_mem_out[25] inst_mem_out[26] inst_mem_out[27] inst_mem_out[28] inst_mem_out[29] inst_mem_out[30] inst_mem_out[31] data_mem_out[0] data_mem_out[1] data_mem_out[2] data_mem_out[3] data_mem_out[4] data_mem_out[5] data_mem_out[6] data_mem_out[7] data_mem_out[8] data_mem_out[9] data_mem_out[10] data_mem_out[11] data_mem_out[12] data_mem_out[13] data_mem_out[14] data_mem_out[15] data_mem_out[16] data_mem_out[17] data_mem_out[18] data_mem_out[19] data_mem_out[20] data_mem_out[21] data_mem_out[22] data_mem_out[23] data_mem_out[24] data_mem_out[25] data_mem_out[26] data_mem_out[27] data_mem_out[28] data_mem_out[29] data_mem_out[30] data_mem_out[31]
.outputs wfi_out inst_mem_in[0] inst_mem_in[1] inst_mem_in[2] inst_mem_in[3] inst_mem_in[4] inst_mem_in[5] inst_mem_in[6] inst_mem_in[7] inst_mem_in[8] inst_mem_in[9] inst_mem_in[10] inst_mem_in[11] inst_mem_in[12] inst_mem_in[13] inst_mem_in[14] inst_mem_in[15] inst_mem_in[16] inst_mem_in[17] inst_mem_in[18] inst_mem_in[19] inst_mem_in[20] inst_mem_in[21] inst_mem_in[22] inst_mem_in[23] inst_mem_in[24] inst_mem_in[25] inst_mem_in[26] inst_mem_in[27] inst_mem_in[28] inst_mem_in[29] inst_mem_in[30] inst_mem_in[31] data_mem_addr[0] data_mem_addr[1] data_mem_addr[2] data_mem_addr[3] data_mem_addr[4] data_mem_addr[5] data_mem_addr[6] data_mem_addr[7] data_mem_addr[8] data_mem_addr[9] data_mem_addr[10] data_mem_addr[11] data_mem_addr[12] data_mem_addr[13] data_mem_addr[14] data_mem_addr[15] data_mem_addr[16] data_mem_addr[17] data_mem_addr[18] data_mem_addr[19] data_mem_addr[20] data_mem_addr[21] data_mem_addr[22] data_mem_addr[23] data_mem_addr[24] data_mem_addr[25] data_mem_addr[26] data_mem_addr[27] data_mem_addr[28] data_mem_addr[29] data_mem_addr[30] data_mem_addr[31] data_mem_WrData[0] data_mem_WrData[1] data_mem_WrData[2] data_mem_WrData[3] data_mem_WrData[4] data_mem_WrData[5] data_mem_WrData[6] data_mem_WrData[7] data_mem_WrData[8] data_mem_WrData[9] data_mem_WrData[10] data_mem_WrData[11] data_mem_WrData[12] data_mem_WrData[13] data_mem_WrData[14] data_mem_WrData[15] data_mem_WrData[16] data_mem_WrData[17] data_mem_WrData[18] data_mem_WrData[19] data_mem_WrData[20] data_mem_WrData[21] data_mem_WrData[22] data_mem_WrData[23] data_mem_WrData[24] data_mem_WrData[25] data_mem_WrData[26] data_mem_WrData[27] data_mem_WrData[28] data_mem_WrData[29] data_mem_WrData[30] data_mem_WrData[31] data_mem_memwrite data_mem_memread data_mem_sign_mask[0] data_mem_sign_mask[1] data_mem_sign_mask[2] data_mem_sign_mask[3]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=CSRR_signal I3=if_id_out[46] O=CSRRI_signal
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.subckt csr_file clk=clk rdAddr_CSR[0]=inst_mux_out[20] rdAddr_CSR[1]=inst_mux_out[21] rdAddr_CSR[2]=inst_mux_out[22] rdAddr_CSR[3]=inst_mux_out[23] rdAddr_CSR[4]=inst_mux_out[24] rdAddr_CSR[5]=inst_mux_out[25] rdAddr_CSR[6]=inst_mux_out[26] rdAddr_CSR[7]=inst_mux_out[27] rdAddr_CSR[8]=inst_mux_out[28] rdAddr_CSR[9]=inst_mux_out[29] rdAddr_CSR[10]=inst_mux_out[30] rdAddr_CSR[11]=inst_mux_out[31] rdVal_CSR[0]=rdValOut_CSR[0] rdVal_CSR[1]=rdValOut_CSR[1] rdVal_CSR[2]=rdValOut_CSR[2] rdVal_CSR[3]=rdValOut_CSR[3] rdVal_CSR[4]=rdValOut_CSR[4] rdVal_CSR[5]=rdValOut_CSR[5] rdVal_CSR[6]=rdValOut_CSR[6] rdVal_CSR[7]=rdValOut_CSR[7] rdVal_CSR[8]=rdValOut_CSR[8] rdVal_CSR[9]=rdValOut_CSR[9] rdVal_CSR[10]=rdValOut_CSR[10] rdVal_CSR[11]=rdValOut_CSR[11] rdVal_CSR[12]=rdValOut_CSR[12] rdVal_CSR[13]=rdValOut_CSR[13] rdVal_CSR[14]=rdValOut_CSR[14] rdVal_CSR[15]=rdValOut_CSR[15] rdVal_CSR[16]=rdValOut_CSR[16] rdVal_CSR[17]=rdValOut_CSR[17] rdVal_CSR[18]=rdValOut_CSR[18] rdVal_CSR[19]=rdValOut_CSR[19] rdVal_CSR[20]=rdValOut_CSR[20] rdVal_CSR[21]=rdValOut_CSR[21] rdVal_CSR[22]=rdValOut_CSR[22] rdVal_CSR[23]=rdValOut_CSR[23] rdVal_CSR[24]=rdValOut_CSR[24] rdVal_CSR[25]=rdValOut_CSR[25] rdVal_CSR[26]=rdValOut_CSR[26] rdVal_CSR[27]=rdValOut_CSR[27] rdVal_CSR[28]=rdValOut_CSR[28] rdVal_CSR[29]=rdValOut_CSR[29] rdVal_CSR[30]=rdValOut_CSR[30] rdVal_CSR[31]=rdValOut_CSR[31] wrAddr_CSR[0]=mem_wb_out[105] wrAddr_CSR[1]=mem_wb_out[106] wrAddr_CSR[2]=mem_wb_out[107] wrAddr_CSR[3]=mem_wb_out[108] wrAddr_CSR[4]=mem_wb_out[109] wrAddr_CSR[5]=mem_wb_out[110] wrAddr_CSR[6]=mem_wb_out[111] wrAddr_CSR[7]=mem_wb_out[112] wrAddr_CSR[8]=mem_wb_out[113] wrAddr_CSR[9]=mem_wb_out[114] wrAddr_CSR[10]=mem_wb_out[115] wrAddr_CSR[11]=mem_wb_out[116] wrVal_CSR[0]=mem_wb_out[4] wrVal_CSR[1]=mem_wb_out[5] wrVal_CSR[2]=mem_wb_out[6] wrVal_CSR[3]=mem_wb_out[7] wrVal_CSR[4]=mem_wb_out[8] wrVal_CSR[5]=mem_wb_out[9] wrVal_CSR[6]=mem_wb_out[10] wrVal_CSR[7]=mem_wb_out[11] wrVal_CSR[8]=mem_wb_out[12] wrVal_CSR[9]=mem_wb_out[13] wrVal_CSR[10]=mem_wb_out[14] wrVal_CSR[11]=mem_wb_out[15] wrVal_CSR[12]=mem_wb_out[16] wrVal_CSR[13]=mem_wb_out[17] wrVal_CSR[14]=mem_wb_out[18] wrVal_CSR[15]=mem_wb_out[19] wrVal_CSR[16]=mem_wb_out[20] wrVal_CSR[17]=mem_wb_out[21] wrVal_CSR[18]=mem_wb_out[22] wrVal_CSR[19]=mem_wb_out[23] wrVal_CSR[20]=mem_wb_out[24] wrVal_CSR[21]=mem_wb_out[25] wrVal_CSR[22]=mem_wb_out[26] wrVal_CSR[23]=mem_wb_out[27] wrVal_CSR[24]=mem_wb_out[28] wrVal_CSR[25]=mem_wb_out[29] wrVal_CSR[26]=mem_wb_out[30] wrVal_CSR[27]=mem_wb_out[31] wrVal_CSR[28]=mem_wb_out[32] wrVal_CSR[29]=mem_wb_out[33] wrVal_CSR[30]=mem_wb_out[34] wrVal_CSR[31]=mem_wb_out[35] write=mem_wb_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:277.11-284.4"
.subckt program_counter clk=clk inAddr[0]=pc_in[0] inAddr[1]=pc_in[1] inAddr[2]=pc_in[2] inAddr[3]=pc_in[3] inAddr[4]=pc_in[4] inAddr[5]=pc_in[5] inAddr[6]=pc_in[6] inAddr[7]=pc_in[7] inAddr[8]=pc_in[8] inAddr[9]=pc_in[9] inAddr[10]=pc_in[10] inAddr[11]=pc_in[11] inAddr[12]=pc_in[12] inAddr[13]=pc_in[13] inAddr[14]=pc_in[14] inAddr[15]=pc_in[15] inAddr[16]=pc_in[16] inAddr[17]=pc_in[17] inAddr[18]=pc_in[18] inAddr[19]=pc_in[19] inAddr[20]=pc_in[20] inAddr[21]=pc_in[21] inAddr[22]=pc_in[22] inAddr[23]=pc_in[23] inAddr[24]=pc_in[24] inAddr[25]=pc_in[25] inAddr[26]=pc_in[26] inAddr[27]=pc_in[27] inAddr[28]=pc_in[28] inAddr[29]=pc_in[29] inAddr[30]=pc_in[30] inAddr[31]=pc_in[31] outAddr[0]=pc_out[0] outAddr[1]=pc_out[1] outAddr[2]=pc_out[2] outAddr[3]=pc_out[3] outAddr[4]=pc_out[4] outAddr[5]=pc_out[5] outAddr[6]=pc_out[6] outAddr[7]=pc_out[7] outAddr[8]=pc_out[8] outAddr[9]=pc_out[9] outAddr[10]=pc_out[10] outAddr[11]=pc_out[11] outAddr[12]=pc_out[12] outAddr[13]=pc_out[13] outAddr[14]=pc_out[14] outAddr[15]=pc_out[15] outAddr[16]=pc_out[16] outAddr[17]=pc_out[17] outAddr[18]=pc_out[18] outAddr[19]=pc_out[19] outAddr[20]=pc_out[20] outAddr[21]=pc_out[21] outAddr[22]=pc_out[22] outAddr[23]=pc_out[23] outAddr[24]=pc_out[24] outAddr[25]=pc_out[25] outAddr[26]=pc_out[26] outAddr[27]=pc_out[27] outAddr[28]=pc_out[28] outAddr[29]=pc_out[29] outAddr[30]=pc_out[30] outAddr[31]=pc_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:195.18-199.4"
.subckt mux2to1 input0[0]=if_id_out[47] input0[1]=if_id_out[48] input0[2]=if_id_out[49] input0[3]=if_id_out[50] input0[4]=if_id_out[51] input0[5]=$false input0[6]=$false input0[7]=$false input0[8]=$false input0[9]=$false input0[10]=$false input0[11]=$false input0[12]=$false input0[13]=$false input0[14]=$false input0[15]=$false input0[16]=$false input0[17]=$false input0[18]=$false input0[19]=$false input0[20]=$false input0[21]=$false input0[22]=$false input0[23]=$false input0[24]=$false input0[25]=$false input0[26]=$false input0[27]=$false input0[28]=$false input0[29]=$false input0[30]=$false input0[31]=$false input1[0]=$false input1[1]=$false input1[2]=$false input1[3]=$false input1[4]=$false input1[5]=$false input1[6]=$false input1[7]=$false input1[8]=$false input1[9]=$false input1[10]=$false input1[11]=$false input1[12]=$false input1[13]=$false input1[14]=$false input1[15]=$false input1[16]=$false input1[17]=$false input1[18]=$false input1[19]=$false input1[20]=$false input1[21]=$false input1[22]=$false input1[23]=$false input1[24]=$false input1[25]=$false input1[26]=$false input1[27]=$false input1[28]=$false input1[29]=$false input1[30]=$false input1[31]=$false out[0]=RegA_AddrFwdFlush_mux_out[0] out[1]=RegA_AddrFwdFlush_mux_out[1] out[2]=RegA_AddrFwdFlush_mux_out[2] out[3]=RegA_AddrFwdFlush_mux_out[3] out[4]=RegA_AddrFwdFlush_mux_out[4] out[5]=RegA_AddrFwdFlush_mux_out[5] out[6]=RegA_AddrFwdFlush_mux_out[6] out[7]=RegA_AddrFwdFlush_mux_out[7] out[8]=RegA_AddrFwdFlush_mux_out[8] out[9]=RegA_AddrFwdFlush_mux_out[9] out[10]=RegA_AddrFwdFlush_mux_out[10] out[11]=RegA_AddrFwdFlush_mux_out[11] out[12]=RegA_AddrFwdFlush_mux_out[12] out[13]=RegA_AddrFwdFlush_mux_out[13] out[14]=RegA_AddrFwdFlush_mux_out[14] out[15]=RegA_AddrFwdFlush_mux_out[15] out[16]=RegA_AddrFwdFlush_mux_out[16] out[17]=RegA_AddrFwdFlush_mux_out[17] out[18]=RegA_AddrFwdFlush_mux_out[18] out[19]=RegA_AddrFwdFlush_mux_out[19] out[20]=RegA_AddrFwdFlush_mux_out[20] out[21]=RegA_AddrFwdFlush_mux_out[21] out[22]=RegA_AddrFwdFlush_mux_out[22] out[23]=RegA_AddrFwdFlush_mux_out[23] out[24]=RegA_AddrFwdFlush_mux_out[24] out[25]=RegA_AddrFwdFlush_mux_out[25] out[26]=RegA_AddrFwdFlush_mux_out[26] out[27]=RegA_AddrFwdFlush_mux_out[27] out[28]=RegA_AddrFwdFlush_mux_out[28] out[29]=RegA_AddrFwdFlush_mux_out[29] out[30]=RegA_AddrFwdFlush_mux_out[30] out[31]=RegA_AddrFwdFlush_mux_out[31] select=CSRRI_signal
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:300.10-305.4"
.subckt mux2to1 input0[0]=regA_out[0] input0[1]=regA_out[1] input0[2]=regA_out[2] input0[3]=regA_out[3] input0[4]=regA_out[4] input0[5]=regA_out[5] input0[6]=regA_out[6] input0[7]=regA_out[7] input0[8]=regA_out[8] input0[9]=regA_out[9] input0[10]=regA_out[10] input0[11]=regA_out[11] input0[12]=regA_out[12] input0[13]=regA_out[13] input0[14]=regA_out[14] input0[15]=regA_out[15] input0[16]=regA_out[16] input0[17]=regA_out[17] input0[18]=regA_out[18] input0[19]=regA_out[19] input0[20]=regA_out[20] input0[21]=regA_out[21] input0[22]=regA_out[22] input0[23]=regA_out[23] input0[24]=regA_out[24] input0[25]=regA_out[25] input0[26]=regA_out[26] input0[27]=regA_out[27] input0[28]=regA_out[28] input0[29]=regA_out[29] input0[30]=regA_out[30] input0[31]=regA_out[31] input1[0]=if_id_out[47] input1[1]=if_id_out[48] input1[2]=if_id_out[49] input1[3]=if_id_out[50] input1[4]=if_id_out[51] input1[5]=$false input1[6]=$false input1[7]=$false input1[8]=$false input1[9]=$false input1[10]=$false input1[11]=$false input1[12]=$false input1[13]=$false input1[14]=$false input1[15]=$false input1[16]=$false input1[17]=$false input1[18]=$false input1[19]=$false input1[20]=$false input1[21]=$false input1[22]=$false input1[23]=$false input1[24]=$false input1[25]=$false input1[26]=$false input1[27]=$false input1[28]=$false input1[29]=$false input1[30]=$false input1[31]=$false out[0]=RegA_mux_out[0] out[1]=RegA_mux_out[1] out[2]=RegA_mux_out[2] out[3]=RegA_mux_out[3] out[4]=RegA_mux_out[4] out[5]=RegA_mux_out[5] out[6]=RegA_mux_out[6] out[7]=RegA_mux_out[7] out[8]=RegA_mux_out[8] out[9]=RegA_mux_out[9] out[10]=RegA_mux_out[10] out[11]=RegA_mux_out[11] out[12]=RegA_mux_out[12] out[13]=RegA_mux_out[13] out[14]=RegA_mux_out[14] out[15]=RegA_mux_out[15] out[16]=RegA_mux_out[16] out[17]=RegA_mux_out[17] out[18]=RegA_mux_out[18] out[19]=RegA_mux_out[19] out[20]=RegA_mux_out[20] out[21]=RegA_mux_out[21] out[22]=RegA_mux_out[22] out[23]=RegA_mux_out[23] out[24]=RegA_mux_out[24] out[25]=RegA_mux_out[25] out[26]=RegA_mux_out[26] out[27]=RegA_mux_out[27] out[28]=RegA_mux_out[28] out[29]=RegA_mux_out[29] out[30]=RegA_mux_out[30] out[31]=RegA_mux_out[31] select=CSRRI_signal
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:286.10-291.4"
.subckt mux2to1 input0[0]=if_id_out[52] input0[1]=if_id_out[53] input0[2]=if_id_out[54] input0[3]=if_id_out[55] input0[4]=if_id_out[56] input0[5]=$false input0[6]=$false input0[7]=$false input0[8]=$false input0[9]=$false input0[10]=$false input0[11]=$false input0[12]=$false input0[13]=$false input0[14]=$false input0[15]=$false input0[16]=$false input0[17]=$false input0[18]=$false input0[19]=$false input0[20]=$false input0[21]=$false input0[22]=$false input0[23]=$false input0[24]=$false input0[25]=$false input0[26]=$false input0[27]=$false input0[28]=$false input0[29]=$false input0[30]=$false input0[31]=$false input1[0]=$false input1[1]=$false input1[2]=$false input1[3]=$false input1[4]=$false input1[5]=$false input1[6]=$false input1[7]=$false input1[8]=$false input1[9]=$false input1[10]=$false input1[11]=$false input1[12]=$false input1[13]=$false input1[14]=$false input1[15]=$false input1[16]=$false input1[17]=$false input1[18]=$false input1[19]=$false input1[20]=$false input1[21]=$false input1[22]=$false input1[23]=$false input1[24]=$false input1[25]=$false input1[26]=$false input1[27]=$false input1[28]=$false input1[29]=$false input1[30]=$false input1[31]=$false out[0]=RegB_AddrFwdFlush_mux_out[0] out[1]=RegB_AddrFwdFlush_mux_out[1] out[2]=RegB_AddrFwdFlush_mux_out[2] out[3]=RegB_AddrFwdFlush_mux_out[3] out[4]=RegB_AddrFwdFlush_mux_out[4] out[5]=RegB_AddrFwdFlush_mux_out[5] out[6]=RegB_AddrFwdFlush_mux_out[6] out[7]=RegB_AddrFwdFlush_mux_out[7] out[8]=RegB_AddrFwdFlush_mux_out[8] out[9]=RegB_AddrFwdFlush_mux_out[9] out[10]=RegB_AddrFwdFlush_mux_out[10] out[11]=RegB_AddrFwdFlush_mux_out[11] out[12]=RegB_AddrFwdFlush_mux_out[12] out[13]=RegB_AddrFwdFlush_mux_out[13] out[14]=RegB_AddrFwdFlush_mux_out[14] out[15]=RegB_AddrFwdFlush_mux_out[15] out[16]=RegB_AddrFwdFlush_mux_out[16] out[17]=RegB_AddrFwdFlush_mux_out[17] out[18]=RegB_AddrFwdFlush_mux_out[18] out[19]=RegB_AddrFwdFlush_mux_out[19] out[20]=RegB_AddrFwdFlush_mux_out[20] out[21]=RegB_AddrFwdFlush_mux_out[21] out[22]=RegB_AddrFwdFlush_mux_out[22] out[23]=RegB_AddrFwdFlush_mux_out[23] out[24]=RegB_AddrFwdFlush_mux_out[24] out[25]=RegB_AddrFwdFlush_mux_out[25] out[26]=RegB_AddrFwdFlush_mux_out[26] out[27]=RegB_AddrFwdFlush_mux_out[27] out[28]=RegB_AddrFwdFlush_mux_out[28] out[29]=RegB_AddrFwdFlush_mux_out[29] out[30]=RegB_AddrFwdFlush_mux_out[30] out[31]=RegB_AddrFwdFlush_mux_out[31] select=CSRR_signal
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:307.10-312.4"
.subckt mux2to1 input0[0]=regB_out[0] input0[1]=regB_out[1] input0[2]=regB_out[2] input0[3]=regB_out[3] input0[4]=regB_out[4] input0[5]=regB_out[5] input0[6]=regB_out[6] input0[7]=regB_out[7] input0[8]=regB_out[8] input0[9]=regB_out[9] input0[10]=regB_out[10] input0[11]=regB_out[11] input0[12]=regB_out[12] input0[13]=regB_out[13] input0[14]=regB_out[14] input0[15]=regB_out[15] input0[16]=regB_out[16] input0[17]=regB_out[17] input0[18]=regB_out[18] input0[19]=regB_out[19] input0[20]=regB_out[20] input0[21]=regB_out[21] input0[22]=regB_out[22] input0[23]=regB_out[23] input0[24]=regB_out[24] input0[25]=regB_out[25] input0[26]=regB_out[26] input0[27]=regB_out[27] input0[28]=regB_out[28] input0[29]=regB_out[29] input0[30]=regB_out[30] input0[31]=regB_out[31] input1[0]=rdValOut_CSR[0] input1[1]=rdValOut_CSR[1] input1[2]=rdValOut_CSR[2] input1[3]=rdValOut_CSR[3] input1[4]=rdValOut_CSR[4] input1[5]=rdValOut_CSR[5] input1[6]=rdValOut_CSR[6] input1[7]=rdValOut_CSR[7] input1[8]=rdValOut_CSR[8] input1[9]=rdValOut_CSR[9] input1[10]=rdValOut_CSR[10] input1[11]=rdValOut_CSR[11] input1[12]=rdValOut_CSR[12] input1[13]=rdValOut_CSR[13] input1[14]=rdValOut_CSR[14] input1[15]=rdValOut_CSR[15] input1[16]=rdValOut_CSR[16] input1[17]=rdValOut_CSR[17] input1[18]=rdValOut_CSR[18] input1[19]=rdValOut_CSR[19] input1[20]=rdValOut_CSR[20] input1[21]=rdValOut_CSR[21] input1[22]=rdValOut_CSR[22] input1[23]=rdValOut_CSR[23] input1[24]=rdValOut_CSR[24] input1[25]=rdValOut_CSR[25] input1[26]=rdValOut_CSR[26] input1[27]=rdValOut_CSR[27] input1[28]=rdValOut_CSR[28] input1[29]=rdValOut_CSR[29] input1[30]=rdValOut_CSR[30] input1[31]=rdValOut_CSR[31] out[0]=RegB_mux_out[0] out[1]=RegB_mux_out[1] out[2]=RegB_mux_out[2] out[3]=RegB_mux_out[3] out[4]=RegB_mux_out[4] out[5]=RegB_mux_out[5] out[6]=RegB_mux_out[6] out[7]=RegB_mux_out[7] out[8]=RegB_mux_out[8] out[9]=RegB_mux_out[9] out[10]=RegB_mux_out[10] out[11]=RegB_mux_out[11] out[12]=RegB_mux_out[12] out[13]=RegB_mux_out[13] out[14]=RegB_mux_out[14] out[15]=RegB_mux_out[15] out[16]=RegB_mux_out[16] out[17]=RegB_mux_out[17] out[18]=RegB_mux_out[18] out[19]=RegB_mux_out[19] out[20]=RegB_mux_out[20] out[21]=RegB_mux_out[21] out[22]=RegB_mux_out[22] out[23]=RegB_mux_out[23] out[24]=RegB_mux_out[24] out[25]=RegB_mux_out[25] out[26]=RegB_mux_out[26] out[27]=RegB_mux_out[27] out[28]=RegB_mux_out[28] out[29]=RegB_mux_out[29] out[30]=RegB_mux_out[30] out[31]=RegB_mux_out[31] select=CSRR_signal
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:293.10-298.4"
.subckt adder input1[0]=addr_adder_mux_out[0] input1[1]=addr_adder_mux_out[1] input1[2]=addr_adder_mux_out[2] input1[3]=addr_adder_mux_out[3] input1[4]=addr_adder_mux_out[4] input1[5]=addr_adder_mux_out[5] input1[6]=addr_adder_mux_out[6] input1[7]=addr_adder_mux_out[7] input1[8]=addr_adder_mux_out[8] input1[9]=addr_adder_mux_out[9] input1[10]=addr_adder_mux_out[10] input1[11]=addr_adder_mux_out[11] input1[12]=addr_adder_mux_out[12] input1[13]=addr_adder_mux_out[13] input1[14]=addr_adder_mux_out[14] input1[15]=addr_adder_mux_out[15] input1[16]=addr_adder_mux_out[16] input1[17]=addr_adder_mux_out[17] input1[18]=addr_adder_mux_out[18] input1[19]=addr_adder_mux_out[19] input1[20]=addr_adder_mux_out[20] input1[21]=addr_adder_mux_out[21] input1[22]=addr_adder_mux_out[22] input1[23]=addr_adder_mux_out[23] input1[24]=addr_adder_mux_out[24] input1[25]=addr_adder_mux_out[25] input1[26]=addr_adder_mux_out[26] input1[27]=addr_adder_mux_out[27] input1[28]=addr_adder_mux_out[28] input1[29]=addr_adder_mux_out[29] input1[30]=addr_adder_mux_out[30] input1[31]=addr_adder_mux_out[31] input2[0]=id_ex_out[108] input2[1]=id_ex_out[109] input2[2]=id_ex_out[110] input2[3]=id_ex_out[111] input2[4]=id_ex_out[112] input2[5]=id_ex_out[113] input2[6]=id_ex_out[114] input2[7]=id_ex_out[115] input2[8]=id_ex_out[116] input2[9]=id_ex_out[117] input2[10]=id_ex_out[118] input2[11]=id_ex_out[119] input2[12]=id_ex_out[120] input2[13]=id_ex_out[121] input2[14]=id_ex_out[122] input2[15]=id_ex_out[123] input2[16]=id_ex_out[124] input2[17]=id_ex_out[125] input2[18]=id_ex_out[126] input2[19]=id_ex_out[127] input2[20]=id_ex_out[128] input2[21]=id_ex_out[129] input2[22]=id_ex_out[130] input2[23]=id_ex_out[131] input2[24]=id_ex_out[132] input2[25]=id_ex_out[133] input2[26]=id_ex_out[134] input2[27]=id_ex_out[135] input2[28]=id_ex_out[136] input2[29]=id_ex_out[137] input2[30]=id_ex_out[138] input2[31]=id_ex_out[139] out[0]=addr_adder_sum[0] out[1]=addr_adder_sum[1] out[2]=addr_adder_sum[2] out[3]=addr_adder_sum[3] out[4]=addr_adder_sum[4] out[5]=addr_adder_sum[5] out[6]=addr_adder_sum[6] out[7]=addr_adder_sum[7] out[8]=addr_adder_sum[8] out[9]=addr_adder_sum[9] out[10]=addr_adder_sum[10] out[11]=addr_adder_sum[11] out[12]=addr_adder_sum[12] out[13]=addr_adder_sum[13] out[14]=addr_adder_sum[14] out[15]=addr_adder_sum[15] out[16]=addr_adder_sum[16] out[17]=addr_adder_sum[17] out[18]=addr_adder_sum[18] out[19]=addr_adder_sum[19] out[20]=addr_adder_sum[20] out[21]=addr_adder_sum[21] out[22]=addr_adder_sum[22] out[23]=addr_adder_sum[23] out[24]=addr_adder_sum[24] out[25]=addr_adder_sum[25] out[26]=addr_adder_sum[26] out[27]=addr_adder_sum[27] out[28]=addr_adder_sum[28] out[29]=addr_adder_sum[29] out[30]=addr_adder_sum[30] out[31]=addr_adder_sum[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:339.8-343.4"
.subckt mux2to1 input0[0]=id_ex_out[12] input0[1]=id_ex_out[13] input0[2]=id_ex_out[14] input0[3]=id_ex_out[15] input0[4]=id_ex_out[16] input0[5]=id_ex_out[17] input0[6]=id_ex_out[18] input0[7]=id_ex_out[19] input0[8]=id_ex_out[20] input0[9]=id_ex_out[21] input0[10]=id_ex_out[22] input0[11]=id_ex_out[23] input0[12]=id_ex_out[24] input0[13]=id_ex_out[25] input0[14]=id_ex_out[26] input0[15]=id_ex_out[27] input0[16]=id_ex_out[28] input0[17]=id_ex_out[29] input0[18]=id_ex_out[30] input0[19]=id_ex_out[31] input0[20]=id_ex_out[32] input0[21]=id_ex_out[33] input0[22]=id_ex_out[34] input0[23]=id_ex_out[35] input0[24]=id_ex_out[36] input0[25]=id_ex_out[37] input0[26]=id_ex_out[38] input0[27]=id_ex_out[39] input0[28]=id_ex_out[40] input0[29]=id_ex_out[41] input0[30]=id_ex_out[42] input0[31]=id_ex_out[43] input1[0]=wb_fwd1_mux_out[0] input1[1]=wb_fwd1_mux_out[1] input1[2]=wb_fwd1_mux_out[2] input1[3]=wb_fwd1_mux_out[3] input1[4]=wb_fwd1_mux_out[4] input1[5]=wb_fwd1_mux_out[5] input1[6]=wb_fwd1_mux_out[6] input1[7]=wb_fwd1_mux_out[7] input1[8]=wb_fwd1_mux_out[8] input1[9]=wb_fwd1_mux_out[9] input1[10]=wb_fwd1_mux_out[10] input1[11]=wb_fwd1_mux_out[11] input1[12]=wb_fwd1_mux_out[12] input1[13]=wb_fwd1_mux_out[13] input1[14]=wb_fwd1_mux_out[14] input1[15]=wb_fwd1_mux_out[15] input1[16]=wb_fwd1_mux_out[16] input1[17]=wb_fwd1_mux_out[17] input1[18]=wb_fwd1_mux_out[18] input1[19]=wb_fwd1_mux_out[19] input1[20]=wb_fwd1_mux_out[20] input1[21]=wb_fwd1_mux_out[21] input1[22]=wb_fwd1_mux_out[22] input1[23]=wb_fwd1_mux_out[23] input1[24]=wb_fwd1_mux_out[24] input1[25]=wb_fwd1_mux_out[25] input1[26]=wb_fwd1_mux_out[26] input1[27]=wb_fwd1_mux_out[27] input1[28]=wb_fwd1_mux_out[28] input1[29]=wb_fwd1_mux_out[29] input1[30]=wb_fwd1_mux_out[30] input1[31]=wb_fwd1_mux_out[31] out[0]=addr_adder_mux_out[0] out[1]=addr_adder_mux_out[1] out[2]=addr_adder_mux_out[2] out[3]=addr_adder_mux_out[3] out[4]=addr_adder_mux_out[4] out[5]=addr_adder_mux_out[5] out[6]=addr_adder_mux_out[6] out[7]=addr_adder_mux_out[7] out[8]=addr_adder_mux_out[8] out[9]=addr_adder_mux_out[9] out[10]=addr_adder_mux_out[10] out[11]=addr_adder_mux_out[11] out[12]=addr_adder_mux_out[12] out[13]=addr_adder_mux_out[13] out[14]=addr_adder_mux_out[14] out[15]=addr_adder_mux_out[15] out[16]=addr_adder_mux_out[16] out[17]=addr_adder_mux_out[17] out[18]=addr_adder_mux_out[18] out[19]=addr_adder_mux_out[19] out[20]=addr_adder_mux_out[20] out[21]=addr_adder_mux_out[21] out[22]=addr_adder_mux_out[22] out[23]=addr_adder_mux_out[23] out[24]=addr_adder_mux_out[24] out[25]=addr_adder_mux_out[25] out[26]=addr_adder_mux_out[26] out[27]=addr_adder_mux_out[27] out[28]=addr_adder_mux_out[28] out[29]=addr_adder_mux_out[29] out[30]=addr_adder_mux_out[30] out[31]=addr_adder_mux_out[31] select=id_ex_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:332.10-337.4"
.subckt ALUControl ALUCtl[0]=alu_ctl[0] ALUCtl[1]=alu_ctl[1] ALUCtl[2]=alu_ctl[2] ALUCtl[3]=alu_ctl[3] ALUCtl[4]=alu_ctl[4] ALUCtl[5]=alu_ctl[5] ALUCtl[6]=alu_ctl[6] FuncCode[0]=if_id_out[44] FuncCode[1]=if_id_out[45] FuncCode[2]=if_id_out[46] FuncCode[3]=if_id_out[62] Opcode[0]=if_id_out[32] Opcode[1]=if_id_out[33] Opcode[2]=if_id_out[34] Opcode[3]=if_id_out[35] Opcode[4]=if_id_out[36] Opcode[5]=if_id_out[37] Opcode[6]=if_id_out[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:266.13-270.4"
.subckt alu A[0]=wb_fwd1_mux_out[0] A[1]=wb_fwd1_mux_out[1] A[2]=wb_fwd1_mux_out[2] A[3]=wb_fwd1_mux_out[3] A[4]=wb_fwd1_mux_out[4] A[5]=wb_fwd1_mux_out[5] A[6]=wb_fwd1_mux_out[6] A[7]=wb_fwd1_mux_out[7] A[8]=wb_fwd1_mux_out[8] A[9]=wb_fwd1_mux_out[9] A[10]=wb_fwd1_mux_out[10] A[11]=wb_fwd1_mux_out[11] A[12]=wb_fwd1_mux_out[12] A[13]=wb_fwd1_mux_out[13] A[14]=wb_fwd1_mux_out[14] A[15]=wb_fwd1_mux_out[15] A[16]=wb_fwd1_mux_out[16] A[17]=wb_fwd1_mux_out[17] A[18]=wb_fwd1_mux_out[18] A[19]=wb_fwd1_mux_out[19] A[20]=wb_fwd1_mux_out[20] A[21]=wb_fwd1_mux_out[21] A[22]=wb_fwd1_mux_out[22] A[23]=wb_fwd1_mux_out[23] A[24]=wb_fwd1_mux_out[24] A[25]=wb_fwd1_mux_out[25] A[26]=wb_fwd1_mux_out[26] A[27]=wb_fwd1_mux_out[27] A[28]=wb_fwd1_mux_out[28] A[29]=wb_fwd1_mux_out[29] A[30]=wb_fwd1_mux_out[30] A[31]=wb_fwd1_mux_out[31] ALUOut[0]=alu_result[0] ALUOut[1]=alu_result[1] ALUOut[2]=alu_result[2] ALUOut[3]=alu_result[3] ALUOut[4]=alu_result[4] ALUOut[5]=alu_result[5] ALUOut[6]=alu_result[6] ALUOut[7]=alu_result[7] ALUOut[8]=alu_result[8] ALUOut[9]=alu_result[9] ALUOut[10]=alu_result[10] ALUOut[11]=alu_result[11] ALUOut[12]=alu_result[12] ALUOut[13]=alu_result[13] ALUOut[14]=alu_result[14] ALUOut[15]=alu_result[15] ALUOut[16]=alu_result[16] ALUOut[17]=alu_result[17] ALUOut[18]=alu_result[18] ALUOut[19]=alu_result[19] ALUOut[20]=alu_result[20] ALUOut[21]=alu_result[21] ALUOut[22]=alu_result[22] ALUOut[23]=alu_result[23] ALUOut[24]=alu_result[24] ALUOut[25]=alu_result[25] ALUOut[26]=alu_result[26] ALUOut[27]=alu_result[27] ALUOut[28]=alu_result[28] ALUOut[29]=alu_result[29] ALUOut[30]=alu_result[30] ALUOut[31]=alu_result[31] ALUctl[0]=id_ex_out[140] ALUctl[1]=id_ex_out[141] ALUctl[2]=id_ex_out[142] ALUctl[3]=id_ex_out[143] ALUctl[4]=id_ex_out[144] ALUctl[5]=id_ex_out[145] ALUctl[6]=id_ex_out[146] B[0]=alu_mux_out[0] B[1]=alu_mux_out[1] B[2]=alu_mux_out[2] B[3]=alu_mux_out[3] B[4]=alu_mux_out[4] B[5]=alu_mux_out[5] B[6]=alu_mux_out[6] B[7]=alu_mux_out[7] B[8]=alu_mux_out[8] B[9]=alu_mux_out[9] B[10]=alu_mux_out[10] B[11]=alu_mux_out[11] B[12]=alu_mux_out[12] B[13]=alu_mux_out[13] B[14]=alu_mux_out[14] B[15]=alu_mux_out[15] B[16]=alu_mux_out[16] B[17]=alu_mux_out[17] B[18]=alu_mux_out[18] B[19]=alu_mux_out[19] B[20]=alu_mux_out[20] B[21]=alu_mux_out[21] B[22]=alu_mux_out[22] B[23]=alu_mux_out[23] B[24]=alu_mux_out[24] B[25]=alu_mux_out[25] B[26]=alu_mux_out[26] B[27]=alu_mux_out[27] B[28]=alu_mux_out[28] B[29]=alu_mux_out[29] B[30]=alu_mux_out[30] B[31]=alu_mux_out[31] Branch_Enable=alu_branch_enable
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:352.6-358.4"
.subckt mux2to1 input0[0]=wb_fwd2_mux_out[0] input0[1]=wb_fwd2_mux_out[1] input0[2]=wb_fwd2_mux_out[2] input0[3]=wb_fwd2_mux_out[3] input0[4]=wb_fwd2_mux_out[4] input0[5]=wb_fwd2_mux_out[5] input0[6]=wb_fwd2_mux_out[6] input0[7]=wb_fwd2_mux_out[7] input0[8]=wb_fwd2_mux_out[8] input0[9]=wb_fwd2_mux_out[9] input0[10]=wb_fwd2_mux_out[10] input0[11]=wb_fwd2_mux_out[11] input0[12]=wb_fwd2_mux_out[12] input0[13]=wb_fwd2_mux_out[13] input0[14]=wb_fwd2_mux_out[14] input0[15]=wb_fwd2_mux_out[15] input0[16]=wb_fwd2_mux_out[16] input0[17]=wb_fwd2_mux_out[17] input0[18]=wb_fwd2_mux_out[18] input0[19]=wb_fwd2_mux_out[19] input0[20]=wb_fwd2_mux_out[20] input0[21]=wb_fwd2_mux_out[21] input0[22]=wb_fwd2_mux_out[22] input0[23]=wb_fwd2_mux_out[23] input0[24]=wb_fwd2_mux_out[24] input0[25]=wb_fwd2_mux_out[25] input0[26]=wb_fwd2_mux_out[26] input0[27]=wb_fwd2_mux_out[27] input0[28]=wb_fwd2_mux_out[28] input0[29]=wb_fwd2_mux_out[29] input0[30]=wb_fwd2_mux_out[30] input0[31]=wb_fwd2_mux_out[31] input1[0]=id_ex_out[108] input1[1]=id_ex_out[109] input1[2]=id_ex_out[110] input1[3]=id_ex_out[111] input1[4]=id_ex_out[112] input1[5]=id_ex_out[113] input1[6]=id_ex_out[114] input1[7]=id_ex_out[115] input1[8]=id_ex_out[116] input1[9]=id_ex_out[117] input1[10]=id_ex_out[118] input1[11]=id_ex_out[119] input1[12]=id_ex_out[120] input1[13]=id_ex_out[121] input1[14]=id_ex_out[122] input1[15]=id_ex_out[123] input1[16]=id_ex_out[124] input1[17]=id_ex_out[125] input1[18]=id_ex_out[126] input1[19]=id_ex_out[127] input1[20]=id_ex_out[128] input1[21]=id_ex_out[129] input1[22]=id_ex_out[130] input1[23]=id_ex_out[131] input1[24]=id_ex_out[132] input1[25]=id_ex_out[133] input1[26]=id_ex_out[134] input1[27]=id_ex_out[135] input1[28]=id_ex_out[136] input1[29]=id_ex_out[137] input1[30]=id_ex_out[138] input1[31]=id_ex_out[139] out[0]=alu_mux_out[0] out[1]=alu_mux_out[1] out[2]=alu_mux_out[2] out[3]=alu_mux_out[3] out[4]=alu_mux_out[4] out[5]=alu_mux_out[5] out[6]=alu_mux_out[6] out[7]=alu_mux_out[7] out[8]=alu_mux_out[8] out[9]=alu_mux_out[9] out[10]=alu_mux_out[10] out[11]=alu_mux_out[11] out[12]=alu_mux_out[12] out[13]=alu_mux_out[13] out[14]=alu_mux_out[14] out[15]=alu_mux_out[15] out[16]=alu_mux_out[16] out[17]=alu_mux_out[17] out[18]=alu_mux_out[18] out[19]=alu_mux_out[19] out[20]=alu_mux_out[20] out[21]=alu_mux_out[21] out[22]=alu_mux_out[22] out[23]=alu_mux_out[23] out[24]=alu_mux_out[24] out[25]=alu_mux_out[25] out[26]=alu_mux_out[26] out[27]=alu_mux_out[27] out[28]=alu_mux_out[28] out[29]=alu_mux_out[29] out[30]=alu_mux_out[30] out[31]=alu_mux_out[31] select=id_ex_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:345.10-350.4"
.subckt mux2to1 input0[0]=ex_mem_out[74] input0[1]=ex_mem_out[75] input0[2]=ex_mem_out[76] input0[3]=ex_mem_out[77] input0[4]=ex_mem_out[78] input0[5]=ex_mem_out[79] input0[6]=ex_mem_out[80] input0[7]=ex_mem_out[81] input0[8]=ex_mem_out[82] input0[9]=ex_mem_out[83] input0[10]=ex_mem_out[84] input0[11]=ex_mem_out[85] input0[12]=ex_mem_out[86] input0[13]=ex_mem_out[87] input0[14]=ex_mem_out[88] input0[15]=ex_mem_out[89] input0[16]=ex_mem_out[90] input0[17]=ex_mem_out[91] input0[18]=ex_mem_out[92] input0[19]=ex_mem_out[93] input0[20]=ex_mem_out[94] input0[21]=ex_mem_out[95] input0[22]=ex_mem_out[96] input0[23]=ex_mem_out[97] input0[24]=ex_mem_out[98] input0[25]=ex_mem_out[99] input0[26]=ex_mem_out[100] input0[27]=ex_mem_out[101] input0[28]=ex_mem_out[102] input0[29]=ex_mem_out[103] input0[30]=ex_mem_out[104] input0[31]=ex_mem_out[105] input1[0]=ex_mem_out[41] input1[1]=ex_mem_out[42] input1[2]=ex_mem_out[43] input1[3]=ex_mem_out[44] input1[4]=ex_mem_out[45] input1[5]=ex_mem_out[46] input1[6]=ex_mem_out[47] input1[7]=ex_mem_out[48] input1[8]=ex_mem_out[49] input1[9]=ex_mem_out[50] input1[10]=ex_mem_out[51] input1[11]=ex_mem_out[52] input1[12]=ex_mem_out[53] input1[13]=ex_mem_out[54] input1[14]=ex_mem_out[55] input1[15]=ex_mem_out[56] input1[16]=ex_mem_out[57] input1[17]=ex_mem_out[58] input1[18]=ex_mem_out[59] input1[19]=ex_mem_out[60] input1[20]=ex_mem_out[61] input1[21]=ex_mem_out[62] input1[22]=ex_mem_out[63] input1[23]=ex_mem_out[64] input1[24]=ex_mem_out[65] input1[25]=ex_mem_out[66] input1[26]=ex_mem_out[67] input1[27]=ex_mem_out[68] input1[28]=ex_mem_out[69] input1[29]=ex_mem_out[70] input1[30]=ex_mem_out[71] input1[31]=ex_mem_out[72] out[0]=auipc_mux_out[0] out[1]=auipc_mux_out[1] out[2]=auipc_mux_out[2] out[3]=auipc_mux_out[3] out[4]=auipc_mux_out[4] out[5]=auipc_mux_out[5] out[6]=auipc_mux_out[6] out[7]=auipc_mux_out[7] out[8]=auipc_mux_out[8] out[9]=auipc_mux_out[9] out[10]=auipc_mux_out[10] out[11]=auipc_mux_out[11] out[12]=auipc_mux_out[12] out[13]=auipc_mux_out[13] out[14]=auipc_mux_out[14] out[15]=auipc_mux_out[15] out[16]=auipc_mux_out[16] out[17]=auipc_mux_out[17] out[18]=auipc_mux_out[18] out[19]=auipc_mux_out[19] out[20]=auipc_mux_out[20] out[21]=auipc_mux_out[21] out[22]=auipc_mux_out[22] out[23]=auipc_mux_out[23] out[24]=auipc_mux_out[24] out[25]=auipc_mux_out[25] out[26]=auipc_mux_out[26] out[27]=auipc_mux_out[27] out[28]=auipc_mux_out[28] out[29]=auipc_mux_out[29] out[30]=auipc_mux_out[30] out[31]=auipc_mux_out[31] select=ex_mem_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:385.10-390.4"
.subckt branch_decision Branch=ex_mem_out[6] Branch_Enable=ex_mem_out[73] Branch_Jump_Trigger=pcsrc Decision=actual_branch_decision Jump=ex_mem_out[0] Mispredict=mistake_trigger Predicted=ex_mem_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:375.18-383.4"
.subckt branch_predictor actual_branch_decision=actual_branch_decision branch_addr[0]=branch_predictor_addr[0] branch_addr[1]=branch_predictor_addr[1] branch_addr[2]=branch_predictor_addr[2] branch_addr[3]=branch_predictor_addr[3] branch_addr[4]=branch_predictor_addr[4] branch_addr[5]=branch_predictor_addr[5] branch_addr[6]=branch_predictor_addr[6] branch_addr[7]=branch_predictor_addr[7] branch_addr[8]=branch_predictor_addr[8] branch_addr[9]=branch_predictor_addr[9] branch_addr[10]=branch_predictor_addr[10] branch_addr[11]=branch_predictor_addr[11] branch_addr[12]=branch_predictor_addr[12] branch_addr[13]=branch_predictor_addr[13] branch_addr[14]=branch_predictor_addr[14] branch_addr[15]=branch_predictor_addr[15] branch_addr[16]=branch_predictor_addr[16] branch_addr[17]=branch_predictor_addr[17] branch_addr[18]=branch_predictor_addr[18] branch_addr[19]=branch_predictor_addr[19] branch_addr[20]=branch_predictor_addr[20] branch_addr[21]=branch_predictor_addr[21] branch_addr[22]=branch_predictor_addr[22] branch_addr[23]=branch_predictor_addr[23] branch_addr[24]=branch_predictor_addr[24] branch_addr[25]=branch_predictor_addr[25] branch_addr[26]=branch_predictor_addr[26] branch_addr[27]=branch_predictor_addr[27] branch_addr[28]=branch_predictor_addr[28] branch_addr[29]=branch_predictor_addr[29] branch_addr[30]=branch_predictor_addr[30] branch_addr[31]=branch_predictor_addr[31] branch_decode_sig=cont_mux_out[6] branch_mem_sig=ex_mem_out[6] clk=clk in_addr[0]=if_id_out[0] in_addr[1]=if_id_out[1] in_addr[2]=if_id_out[2] in_addr[3]=if_id_out[3] in_addr[4]=if_id_out[4] in_addr[5]=if_id_out[5] in_addr[6]=if_id_out[6] in_addr[7]=if_id_out[7] in_addr[8]=if_id_out[8] in_addr[9]=if_id_out[9] in_addr[10]=if_id_out[10] in_addr[11]=if_id_out[11] in_addr[12]=if_id_out[12] in_addr[13]=if_id_out[13] in_addr[14]=if_id_out[14] in_addr[15]=if_id_out[15] in_addr[16]=if_id_out[16] in_addr[17]=if_id_out[17] in_addr[18]=if_id_out[18] in_addr[19]=if_id_out[19] in_addr[20]=if_id_out[20] in_addr[21]=if_id_out[21] in_addr[22]=if_id_out[22] in_addr[23]=if_id_out[23] in_addr[24]=if_id_out[24] in_addr[25]=if_id_out[25] in_addr[26]=if_id_out[26] in_addr[27]=if_id_out[27] in_addr[28]=if_id_out[28] in_addr[29]=if_id_out[29] in_addr[30]=if_id_out[30] in_addr[31]=if_id_out[31] offset[0]=imm_out[0] offset[1]=imm_out[1] offset[2]=imm_out[2] offset[3]=imm_out[3] offset[4]=imm_out[4] offset[5]=imm_out[5] offset[6]=imm_out[6] offset[7]=imm_out[7] offset[8]=imm_out[8] offset[9]=imm_out[9] offset[10]=imm_out[10] offset[11]=imm_out[11] offset[12]=imm_out[12] offset[13]=imm_out[13] offset[14]=imm_out[14] offset[15]=imm_out[15] offset[16]=imm_out[16] offset[17]=imm_out[17] offset[18]=imm_out[18] offset[19]=imm_out[19] offset[20]=imm_out[20] offset[21]=imm_out[21] offset[22]=imm_out[22] offset[23]=imm_out[23] offset[24]=imm_out[24] offset[25]=imm_out[25] offset[26]=imm_out[26] offset[27]=imm_out[27] offset[28]=imm_out[28] offset[29]=imm_out[29] offset[30]=imm_out[30] offset[31]=imm_out[31] prediction=predict
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:476.19-485.4"
.subckt mux2to1 input0[0]=fence_mux_out[0] input0[1]=fence_mux_out[1] input0[2]=fence_mux_out[2] input0[3]=fence_mux_out[3] input0[4]=fence_mux_out[4] input0[5]=fence_mux_out[5] input0[6]=fence_mux_out[6] input0[7]=fence_mux_out[7] input0[8]=fence_mux_out[8] input0[9]=fence_mux_out[9] input0[10]=fence_mux_out[10] input0[11]=fence_mux_out[11] input0[12]=fence_mux_out[12] input0[13]=fence_mux_out[13] input0[14]=fence_mux_out[14] input0[15]=fence_mux_out[15] input0[16]=fence_mux_out[16] input0[17]=fence_mux_out[17] input0[18]=fence_mux_out[18] input0[19]=fence_mux_out[19] input0[20]=fence_mux_out[20] input0[21]=fence_mux_out[21] input0[22]=fence_mux_out[22] input0[23]=fence_mux_out[23] input0[24]=fence_mux_out[24] input0[25]=fence_mux_out[25] input0[26]=fence_mux_out[26] input0[27]=fence_mux_out[27] input0[28]=fence_mux_out[28] input0[29]=fence_mux_out[29] input0[30]=fence_mux_out[30] input0[31]=fence_mux_out[31] input1[0]=branch_predictor_addr[0] input1[1]=branch_predictor_addr[1] input1[2]=branch_predictor_addr[2] input1[3]=branch_predictor_addr[3] input1[4]=branch_predictor_addr[4] input1[5]=branch_predictor_addr[5] input1[6]=branch_predictor_addr[6] input1[7]=branch_predictor_addr[7] input1[8]=branch_predictor_addr[8] input1[9]=branch_predictor_addr[9] input1[10]=branch_predictor_addr[10] input1[11]=branch_predictor_addr[11] input1[12]=branch_predictor_addr[12] input1[13]=branch_predictor_addr[13] input1[14]=branch_predictor_addr[14] input1[15]=branch_predictor_addr[15] input1[16]=branch_predictor_addr[16] input1[17]=branch_predictor_addr[17] input1[18]=branch_predictor_addr[18] input1[19]=branch_predictor_addr[19] input1[20]=branch_predictor_addr[20] input1[21]=branch_predictor_addr[21] input1[22]=branch_predictor_addr[22] input1[23]=branch_predictor_addr[23] input1[24]=branch_predictor_addr[24] input1[25]=branch_predictor_addr[25] input1[26]=branch_predictor_addr[26] input1[27]=branch_predictor_addr[27] input1[28]=branch_predictor_addr[28] input1[29]=branch_predictor_addr[29] input1[30]=branch_predictor_addr[30] input1[31]=branch_predictor_addr[31] out[0]=branch_predictor_mux_out[0] out[1]=branch_predictor_mux_out[1] out[2]=branch_predictor_mux_out[2] out[3]=branch_predictor_mux_out[3] out[4]=branch_predictor_mux_out[4] out[5]=branch_predictor_mux_out[5] out[6]=branch_predictor_mux_out[6] out[7]=branch_predictor_mux_out[7] out[8]=branch_predictor_mux_out[8] out[9]=branch_predictor_mux_out[9] out[10]=branch_predictor_mux_out[10] out[11]=branch_predictor_mux_out[11] out[12]=branch_predictor_mux_out[12] out[13]=branch_predictor_mux_out[13] out[14]=branch_predictor_mux_out[14] out[15]=branch_predictor_mux_out[15] out[16]=branch_predictor_mux_out[16] out[17]=branch_predictor_mux_out[17] out[18]=branch_predictor_mux_out[18] out[19]=branch_predictor_mux_out[19] out[20]=branch_predictor_mux_out[20] out[21]=branch_predictor_mux_out[21] out[22]=branch_predictor_mux_out[22] out[23]=branch_predictor_mux_out[23] out[24]=branch_predictor_mux_out[24] out[25]=branch_predictor_mux_out[25] out[26]=branch_predictor_mux_out[26] out[27]=branch_predictor_mux_out[27] out[28]=branch_predictor_mux_out[28] out[29]=branch_predictor_mux_out[29] out[30]=branch_predictor_mux_out[30] out[31]=branch_predictor_mux_out[31] select=predict
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:487.10-492.4"
.subckt mux2to1 input0[0]=Jump1 input0[1]=MemtoReg1 input0[2]=RegWrite1 input0[3]=CSRR_signal input0[4]=MemWrite1 input0[5]=MemRead1 input0[6]=Branch1 input0[7]=Auipc1 input0[8]=Lui1 input0[9]=ALUSrc1 input0[10]=Jalr1 input0[11]=$false input0[12]=$false input0[13]=$false input0[14]=$false input0[15]=$false input0[16]=$false input0[17]=$false input0[18]=$false input0[19]=$false input0[20]=$false input0[21]=$false input0[22]=$false input0[23]=$false input0[24]=$false input0[25]=$false input0[26]=$false input0[27]=$false input0[28]=$false input0[29]=$false input0[30]=$false input0[31]=$false input1[0]=$false input1[1]=$false input1[2]=$false input1[3]=$false input1[4]=$false input1[5]=$false input1[6]=$false input1[7]=$false input1[8]=$false input1[9]=$false input1[10]=$false input1[11]=$false input1[12]=$false input1[13]=$false input1[14]=$false input1[15]=$false input1[16]=$false input1[17]=$false input1[18]=$false input1[19]=$false input1[20]=$false input1[21]=$false input1[22]=$false input1[23]=$false input1[24]=$false input1[25]=$false input1[26]=$false input1[27]=$false input1[28]=$false input1[29]=$false input1[30]=$false input1[31]=$false out[0]=cont_mux_out[0] out[1]=cont_mux_out[1] out[2]=cont_mux_out[2] out[3]=cont_mux_out[3] out[4]=cont_mux_out[4] out[5]=cont_mux_out[5] out[6]=cont_mux_out[6] out[7]=cont_mux_out[7] out[8]=cont_mux_out[8] out[9]=cont_mux_out[9] out[10]=cont_mux_out[10] out[11]=cont_mux_out[11] out[12]=cont_mux_out[12] out[13]=cont_mux_out[13] out[14]=cont_mux_out[14] out[15]=cont_mux_out[15] out[16]=cont_mux_out[16] out[17]=cont_mux_out[17] out[18]=cont_mux_out[18] out[19]=cont_mux_out[19] out[20]=cont_mux_out[20] out[21]=cont_mux_out[21] out[22]=cont_mux_out[22] out[23]=cont_mux_out[23] out[24]=cont_mux_out[24] out[25]=cont_mux_out[25] out[26]=cont_mux_out[26] out[27]=cont_mux_out[27] out[28]=cont_mux_out[28] out[29]=cont_mux_out[29] out[30]=cont_mux_out[30] out[31]=cont_mux_out[31] select=decode_ctrl_mux_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:243.10-248.4"
.subckt control ALUSrc=ALUSrc1 Auipc=Auipc1 Branch=Branch1 CSRR=CSRR_signal Fence=Fence_signal Jalr=Jalr1 Jump=Jump1 Lui=Lui1 MemRead=MemRead1 MemWrite=MemWrite1 MemtoReg=MemtoReg1 RegWrite=RegWrite1 opcode[0]=if_id_out[32] opcode[1]=if_id_out[33] opcode[2]=if_id_out[34] opcode[3]=if_id_out[35] opcode[4]=if_id_out[36] opcode[5]=if_id_out[37] opcode[6]=if_id_out[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:227.10-241.4"
.subckt mux2to1 input0[0]=ex_mem_out[74] input0[1]=ex_mem_out[75] input0[2]=ex_mem_out[76] input0[3]=ex_mem_out[77] input0[4]=ex_mem_out[78] input0[5]=ex_mem_out[79] input0[6]=ex_mem_out[80] input0[7]=ex_mem_out[81] input0[8]=ex_mem_out[82] input0[9]=ex_mem_out[83] input0[10]=ex_mem_out[84] input0[11]=ex_mem_out[85] input0[12]=ex_mem_out[86] input0[13]=ex_mem_out[87] input0[14]=ex_mem_out[88] input0[15]=ex_mem_out[89] input0[16]=ex_mem_out[90] input0[17]=ex_mem_out[91] input0[18]=ex_mem_out[92] input0[19]=ex_mem_out[93] input0[20]=ex_mem_out[94] input0[21]=ex_mem_out[95] input0[22]=ex_mem_out[96] input0[23]=ex_mem_out[97] input0[24]=ex_mem_out[98] input0[25]=ex_mem_out[99] input0[26]=ex_mem_out[100] input0[27]=ex_mem_out[101] input0[28]=ex_mem_out[102] input0[29]=ex_mem_out[103] input0[30]=ex_mem_out[104] input0[31]=ex_mem_out[105] input1[0]=data_mem_out[0] input1[1]=data_mem_out[1] input1[2]=data_mem_out[2] input1[3]=data_mem_out[3] input1[4]=data_mem_out[4] input1[5]=data_mem_out[5] input1[6]=data_mem_out[6] input1[7]=data_mem_out[7] input1[8]=data_mem_out[8] input1[9]=data_mem_out[9] input1[10]=data_mem_out[10] input1[11]=data_mem_out[11] input1[12]=data_mem_out[12] input1[13]=data_mem_out[13] input1[14]=data_mem_out[14] input1[15]=data_mem_out[15] input1[16]=data_mem_out[16] input1[17]=data_mem_out[17] input1[18]=data_mem_out[18] input1[19]=data_mem_out[19] input1[20]=data_mem_out[20] input1[21]=data_mem_out[21] input1[22]=data_mem_out[22] input1[23]=data_mem_out[23] input1[24]=data_mem_out[24] input1[25]=data_mem_out[25] input1[26]=data_mem_out[26] input1[27]=data_mem_out[27] input1[28]=data_mem_out[28] input1[29]=data_mem_out[29] input1[30]=data_mem_out[30] input1[31]=data_mem_out[31] out[0]=dataMemOut_fwd_mux_out[0] out[1]=dataMemOut_fwd_mux_out[1] out[2]=dataMemOut_fwd_mux_out[2] out[3]=dataMemOut_fwd_mux_out[3] out[4]=dataMemOut_fwd_mux_out[4] out[5]=dataMemOut_fwd_mux_out[5] out[6]=dataMemOut_fwd_mux_out[6] out[7]=dataMemOut_fwd_mux_out[7] out[8]=dataMemOut_fwd_mux_out[8] out[9]=dataMemOut_fwd_mux_out[9] out[10]=dataMemOut_fwd_mux_out[10] out[11]=dataMemOut_fwd_mux_out[11] out[12]=dataMemOut_fwd_mux_out[12] out[13]=dataMemOut_fwd_mux_out[13] out[14]=dataMemOut_fwd_mux_out[14] out[15]=dataMemOut_fwd_mux_out[15] out[16]=dataMemOut_fwd_mux_out[16] out[17]=dataMemOut_fwd_mux_out[17] out[18]=dataMemOut_fwd_mux_out[18] out[19]=dataMemOut_fwd_mux_out[19] out[20]=dataMemOut_fwd_mux_out[20] out[21]=dataMemOut_fwd_mux_out[21] out[22]=dataMemOut_fwd_mux_out[22] out[23]=dataMemOut_fwd_mux_out[23] out[24]=dataMemOut_fwd_mux_out[24] out[25]=dataMemOut_fwd_mux_out[25] out[26]=dataMemOut_fwd_mux_out[26] out[27]=dataMemOut_fwd_mux_out[27] out[28]=dataMemOut_fwd_mux_out[28] out[29]=dataMemOut_fwd_mux_out[29] out[30]=dataMemOut_fwd_mux_out[30] out[31]=dataMemOut_fwd_mux_out[31] select=ex_mem_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:468.10-473.4"
.gate SB_LUT4 I0=$false I1=$false I2=pcsrc I3=mistake_trigger O=decode_ctrl_mux_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111111111110000
.subckt mux2to1 input0[0]=id_ex_out[0] input0[1]=id_ex_out[1] input0[2]=id_ex_out[2] input0[3]=id_ex_out[3] input0[4]=id_ex_out[4] input0[5]=id_ex_out[5] input0[6]=id_ex_out[6] input0[7]=id_ex_out[7] input0[8]=id_ex_out[8] input0[9]=$false input0[10]=$false input0[11]=$false input0[12]=$false input0[13]=$false input0[14]=$false input0[15]=$false input0[16]=$false input0[17]=$false input0[18]=$false input0[19]=$false input0[20]=$false input0[21]=$false input0[22]=$false input0[23]=$false input0[24]=$false input0[25]=$false input0[26]=$false input0[27]=$false input0[28]=$false input0[29]=$false input0[30]=$false input0[31]=$false input1[0]=$false input1[1]=$false input1[2]=$false input1[3]=$false input1[4]=$false input1[5]=$false input1[6]=$false input1[7]=$false input1[8]=$false input1[9]=$false input1[10]=$false input1[11]=$false input1[12]=$false input1[13]=$false input1[14]=$false input1[15]=$false input1[16]=$false input1[17]=$false input1[18]=$false input1[19]=$false input1[20]=$false input1[21]=$false input1[22]=$false input1[23]=$false input1[24]=$false input1[25]=$false input1[26]=$false input1[27]=$false input1[28]=$false input1[29]=$false input1[30]=$false input1[31]=$false out[0]=ex_cont_mux_out[0] out[1]=ex_cont_mux_out[1] out[2]=ex_cont_mux_out[2] out[3]=ex_cont_mux_out[3] out[4]=ex_cont_mux_out[4] out[5]=ex_cont_mux_out[5] out[6]=ex_cont_mux_out[6] out[7]=ex_cont_mux_out[7] out[8]=ex_cont_mux_out[8] out[9]=ex_cont_mux_out[9] out[10]=ex_cont_mux_out[10] out[11]=ex_cont_mux_out[11] out[12]=ex_cont_mux_out[12] out[13]=ex_cont_mux_out[13] out[14]=ex_cont_mux_out[14] out[15]=ex_cont_mux_out[15] out[16]=ex_cont_mux_out[16] out[17]=ex_cont_mux_out[17] out[18]=ex_cont_mux_out[18] out[19]=ex_cont_mux_out[19] out[20]=ex_cont_mux_out[20] out[21]=ex_cont_mux_out[21] out[22]=ex_cont_mux_out[22] out[23]=ex_cont_mux_out[23] out[24]=ex_cont_mux_out[24] out[25]=ex_cont_mux_out[25] out[26]=ex_cont_mux_out[26] out[27]=ex_cont_mux_out[27] out[28]=ex_cont_mux_out[28] out[29]=ex_cont_mux_out[29] out[30]=ex_cont_mux_out[30] out[31]=ex_cont_mux_out[31] select=pcsrc
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:325.10-330.4"
.subckt ex_mem clk=clk data_in[0]=ex_cont_mux_out[0] data_in[1]=ex_cont_mux_out[1] data_in[2]=ex_cont_mux_out[2] data_in[3]=ex_cont_mux_out[3] data_in[4]=ex_cont_mux_out[4] data_in[5]=ex_cont_mux_out[5] data_in[6]=ex_cont_mux_out[6] data_in[7]=ex_cont_mux_out[7] data_in[8]=ex_cont_mux_out[8] data_in[9]=id_ex_out[12] data_in[10]=id_ex_out[13] data_in[11]=id_ex_out[14] data_in[12]=id_ex_out[15] data_in[13]=id_ex_out[16] data_in[14]=id_ex_out[17] data_in[15]=id_ex_out[18] data_in[16]=id_ex_out[19] data_in[17]=id_ex_out[20] data_in[18]=id_ex_out[21] data_in[19]=id_ex_out[22] data_in[20]=id_ex_out[23] data_in[21]=id_ex_out[24] data_in[22]=id_ex_out[25] data_in[23]=id_ex_out[26] data_in[24]=id_ex_out[27] data_in[25]=id_ex_out[28] data_in[26]=id_ex_out[29] data_in[27]=id_ex_out[30] data_in[28]=id_ex_out[31] data_in[29]=id_ex_out[32] data_in[30]=id_ex_out[33] data_in[31]=id_ex_out[34] data_in[32]=id_ex_out[35] data_in[33]=id_ex_out[36] data_in[34]=id_ex_out[37] data_in[35]=id_ex_out[38] data_in[36]=id_ex_out[39] data_in[37]=id_ex_out[40] data_in[38]=id_ex_out[41] data_in[39]=id_ex_out[42] data_in[40]=id_ex_out[43] data_in[41]=addr_adder_sum[0] data_in[42]=addr_adder_sum[1] data_in[43]=addr_adder_sum[2] data_in[44]=addr_adder_sum[3] data_in[45]=addr_adder_sum[4] data_in[46]=addr_adder_sum[5] data_in[47]=addr_adder_sum[6] data_in[48]=addr_adder_sum[7] data_in[49]=addr_adder_sum[8] data_in[50]=addr_adder_sum[9] data_in[51]=addr_adder_sum[10] data_in[52]=addr_adder_sum[11] data_in[53]=addr_adder_sum[12] data_in[54]=addr_adder_sum[13] data_in[55]=addr_adder_sum[14] data_in[56]=addr_adder_sum[15] data_in[57]=addr_adder_sum[16] data_in[58]=addr_adder_sum[17] data_in[59]=addr_adder_sum[18] data_in[60]=addr_adder_sum[19] data_in[61]=addr_adder_sum[20] data_in[62]=addr_adder_sum[21] data_in[63]=addr_adder_sum[22] data_in[64]=addr_adder_sum[23] data_in[65]=addr_adder_sum[24] data_in[66]=addr_adder_sum[25] data_in[67]=addr_adder_sum[26] data_in[68]=addr_adder_sum[27] data_in[69]=addr_adder_sum[28] data_in[70]=addr_adder_sum[29] data_in[71]=addr_adder_sum[30] data_in[72]=addr_adder_sum[31] data_in[73]=alu_branch_enable data_in[74]=lui_result[0] data_in[75]=lui_result[1] data_in[76]=lui_result[2] data_in[77]=lui_result[3] data_in[78]=lui_result[4] data_in[79]=lui_result[5] data_in[80]=lui_result[6] data_in[81]=lui_result[7] data_in[82]=lui_result[8] data_in[83]=lui_result[9] data_in[84]=lui_result[10] data_in[85]=lui_result[11] data_in[86]=lui_result[12] data_in[87]=lui_result[13] data_in[88]=lui_result[14] data_in[89]=lui_result[15] data_in[90]=lui_result[16] data_in[91]=lui_result[17] data_in[92]=lui_result[18] data_in[93]=lui_result[19] data_in[94]=lui_result[20] data_in[95]=lui_result[21] data_in[96]=lui_result[22] data_in[97]=lui_result[23] data_in[98]=lui_result[24] data_in[99]=lui_result[25] data_in[100]=lui_result[26] data_in[101]=lui_result[27] data_in[102]=lui_result[28] data_in[103]=lui_result[29] data_in[104]=lui_result[30] data_in[105]=lui_result[31] data_in[106]=wb_fwd2_mux_out[0] data_in[107]=wb_fwd2_mux_out[1] data_in[108]=wb_fwd2_mux_out[2] data_in[109]=wb_fwd2_mux_out[3] data_in[110]=wb_fwd2_mux_out[4] data_in[111]=wb_fwd2_mux_out[5] data_in[112]=wb_fwd2_mux_out[6] data_in[113]=wb_fwd2_mux_out[7] data_in[114]=wb_fwd2_mux_out[8] data_in[115]=wb_fwd2_mux_out[9] data_in[116]=wb_fwd2_mux_out[10] data_in[117]=wb_fwd2_mux_out[11] data_in[118]=wb_fwd2_mux_out[12] data_in[119]=wb_fwd2_mux_out[13] data_in[120]=wb_fwd2_mux_out[14] data_in[121]=wb_fwd2_mux_out[15] data_in[122]=wb_fwd2_mux_out[16] data_in[123]=wb_fwd2_mux_out[17] data_in[124]=wb_fwd2_mux_out[18] data_in[125]=wb_fwd2_mux_out[19] data_in[126]=wb_fwd2_mux_out[20] data_in[127]=wb_fwd2_mux_out[21] data_in[128]=wb_fwd2_mux_out[22] data_in[129]=wb_fwd2_mux_out[23] data_in[130]=wb_fwd2_mux_out[24] data_in[131]=wb_fwd2_mux_out[25] data_in[132]=wb_fwd2_mux_out[26] data_in[133]=wb_fwd2_mux_out[27] data_in[134]=wb_fwd2_mux_out[28] data_in[135]=wb_fwd2_mux_out[29] data_in[136]=wb_fwd2_mux_out[30] data_in[137]=wb_fwd2_mux_out[31] data_in[138]=id_ex_out[151] data_in[139]=id_ex_out[152] data_in[140]=id_ex_out[153] data_in[141]=id_ex_out[154] data_in[142]=id_ex_out[155] data_in[143]=id_ex_out[166] data_in[144]=id_ex_out[167] data_in[145]=id_ex_out[168] data_in[146]=id_ex_out[169] data_in[147]=id_ex_out[170] data_in[148]=id_ex_out[171] data_in[149]=id_ex_out[172] data_in[150]=id_ex_out[173] data_in[151]=id_ex_out[174] data_in[152]=id_ex_out[175] data_in[153]=id_ex_out[176] data_in[154]=id_ex_out[177] data_out[0]=ex_mem_out[0] data_out[1]=ex_mem_out[1] data_out[2]=ex_mem_out[2] data_out[3]=ex_mem_out[3] data_out[4]=ex_mem_out[4] data_out[5]=ex_mem_out[5] data_out[6]=ex_mem_out[6] data_out[7]=ex_mem_out[7] data_out[8]=ex_mem_out[8] data_out[9]=ex_mem_out[9] data_out[10]=ex_mem_out[10] data_out[11]=ex_mem_out[11] data_out[12]=ex_mem_out[12] data_out[13]=ex_mem_out[13] data_out[14]=ex_mem_out[14] data_out[15]=ex_mem_out[15] data_out[16]=ex_mem_out[16] data_out[17]=ex_mem_out[17] data_out[18]=ex_mem_out[18] data_out[19]=ex_mem_out[19] data_out[20]=ex_mem_out[20] data_out[21]=ex_mem_out[21] data_out[22]=ex_mem_out[22] data_out[23]=ex_mem_out[23] data_out[24]=ex_mem_out[24] data_out[25]=ex_mem_out[25] data_out[26]=ex_mem_out[26] data_out[27]=ex_mem_out[27] data_out[28]=ex_mem_out[28] data_out[29]=ex_mem_out[29] data_out[30]=ex_mem_out[30] data_out[31]=ex_mem_out[31] data_out[32]=ex_mem_out[32] data_out[33]=ex_mem_out[33] data_out[34]=ex_mem_out[34] data_out[35]=ex_mem_out[35] data_out[36]=ex_mem_out[36] data_out[37]=ex_mem_out[37] data_out[38]=ex_mem_out[38] data_out[39]=ex_mem_out[39] data_out[40]=ex_mem_out[40] data_out[41]=ex_mem_out[41] data_out[42]=ex_mem_out[42] data_out[43]=ex_mem_out[43] data_out[44]=ex_mem_out[44] data_out[45]=ex_mem_out[45] data_out[46]=ex_mem_out[46] data_out[47]=ex_mem_out[47] data_out[48]=ex_mem_out[48] data_out[49]=ex_mem_out[49] data_out[50]=ex_mem_out[50] data_out[51]=ex_mem_out[51] data_out[52]=ex_mem_out[52] data_out[53]=ex_mem_out[53] data_out[54]=ex_mem_out[54] data_out[55]=ex_mem_out[55] data_out[56]=ex_mem_out[56] data_out[57]=ex_mem_out[57] data_out[58]=ex_mem_out[58] data_out[59]=ex_mem_out[59] data_out[60]=ex_mem_out[60] data_out[61]=ex_mem_out[61] data_out[62]=ex_mem_out[62] data_out[63]=ex_mem_out[63] data_out[64]=ex_mem_out[64] data_out[65]=ex_mem_out[65] data_out[66]=ex_mem_out[66] data_out[67]=ex_mem_out[67] data_out[68]=ex_mem_out[68] data_out[69]=ex_mem_out[69] data_out[70]=ex_mem_out[70] data_out[71]=ex_mem_out[71] data_out[72]=ex_mem_out[72] data_out[73]=ex_mem_out[73] data_out[74]=ex_mem_out[74] data_out[75]=ex_mem_out[75] data_out[76]=ex_mem_out[76] data_out[77]=ex_mem_out[77] data_out[78]=ex_mem_out[78] data_out[79]=ex_mem_out[79] data_out[80]=ex_mem_out[80] data_out[81]=ex_mem_out[81] data_out[82]=ex_mem_out[82] data_out[83]=ex_mem_out[83] data_out[84]=ex_mem_out[84] data_out[85]=ex_mem_out[85] data_out[86]=ex_mem_out[86] data_out[87]=ex_mem_out[87] data_out[88]=ex_mem_out[88] data_out[89]=ex_mem_out[89] data_out[90]=ex_mem_out[90] data_out[91]=ex_mem_out[91] data_out[92]=ex_mem_out[92] data_out[93]=ex_mem_out[93] data_out[94]=ex_mem_out[94] data_out[95]=ex_mem_out[95] data_out[96]=ex_mem_out[96] data_out[97]=ex_mem_out[97] data_out[98]=ex_mem_out[98] data_out[99]=ex_mem_out[99] data_out[100]=ex_mem_out[100] data_out[101]=ex_mem_out[101] data_out[102]=ex_mem_out[102] data_out[103]=ex_mem_out[103] data_out[104]=ex_mem_out[104] data_out[105]=ex_mem_out[105] data_out[106]=ex_mem_out[106] data_out[107]=ex_mem_out[107] data_out[108]=ex_mem_out[108] data_out[109]=ex_mem_out[109] data_out[110]=ex_mem_out[110] data_out[111]=ex_mem_out[111] data_out[112]=ex_mem_out[112] data_out[113]=ex_mem_out[113] data_out[114]=ex_mem_out[114] data_out[115]=ex_mem_out[115] data_out[116]=ex_mem_out[116] data_out[117]=ex_mem_out[117] data_out[118]=ex_mem_out[118] data_out[119]=ex_mem_out[119] data_out[120]=ex_mem_out[120] data_out[121]=ex_mem_out[121] data_out[122]=ex_mem_out[122] data_out[123]=ex_mem_out[123] data_out[124]=ex_mem_out[124] data_out[125]=ex_mem_out[125] data_out[126]=ex_mem_out[126] data_out[127]=ex_mem_out[127] data_out[128]=ex_mem_out[128] data_out[129]=ex_mem_out[129] data_out[130]=ex_mem_out[130] data_out[131]=ex_mem_out[131] data_out[132]=ex_mem_out[132] data_out[133]=ex_mem_out[133] data_out[134]=ex_mem_out[134] data_out[135]=ex_mem_out[135] data_out[136]=ex_mem_out[136] data_out[137]=ex_mem_out[137] data_out[138]=ex_mem_out[138] data_out[139]=ex_mem_out[139] data_out[140]=ex_mem_out[140] data_out[141]=ex_mem_out[141] data_out[142]=ex_mem_out[142] data_out[143]=ex_mem_out[143] data_out[144]=ex_mem_out[144] data_out[145]=ex_mem_out[145] data_out[146]=ex_mem_out[146] data_out[147]=ex_mem_out[147] data_out[148]=ex_mem_out[148] data_out[149]=ex_mem_out[149] data_out[150]=ex_mem_out[150] data_out[151]=ex_mem_out[151] data_out[152]=ex_mem_out[152] data_out[153]=ex_mem_out[153] data_out[154]=ex_mem_out[154]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:368.9-372.4"
.subckt mux2to1 input0[0]=pc_adder_out[0] input0[1]=pc_adder_out[1] input0[2]=pc_adder_out[2] input0[3]=pc_adder_out[3] input0[4]=pc_adder_out[4] input0[5]=pc_adder_out[5] input0[6]=pc_adder_out[6] input0[7]=pc_adder_out[7] input0[8]=pc_adder_out[8] input0[9]=pc_adder_out[9] input0[10]=pc_adder_out[10] input0[11]=pc_adder_out[11] input0[12]=pc_adder_out[12] input0[13]=pc_adder_out[13] input0[14]=pc_adder_out[14] input0[15]=pc_adder_out[15] input0[16]=pc_adder_out[16] input0[17]=pc_adder_out[17] input0[18]=pc_adder_out[18] input0[19]=pc_adder_out[19] input0[20]=pc_adder_out[20] input0[21]=pc_adder_out[21] input0[22]=pc_adder_out[22] input0[23]=pc_adder_out[23] input0[24]=pc_adder_out[24] input0[25]=pc_adder_out[25] input0[26]=pc_adder_out[26] input0[27]=pc_adder_out[27] input0[28]=pc_adder_out[28] input0[29]=pc_adder_out[29] input0[30]=pc_adder_out[30] input0[31]=pc_adder_out[31] input1[0]=pc_out[0] input1[1]=pc_out[1] input1[2]=pc_out[2] input1[3]=pc_out[3] input1[4]=pc_out[4] input1[5]=pc_out[5] input1[6]=pc_out[6] input1[7]=pc_out[7] input1[8]=pc_out[8] input1[9]=pc_out[9] input1[10]=pc_out[10] input1[11]=pc_out[11] input1[12]=pc_out[12] input1[13]=pc_out[13] input1[14]=pc_out[14] input1[15]=pc_out[15] input1[16]=pc_out[16] input1[17]=pc_out[17] input1[18]=pc_out[18] input1[19]=pc_out[19] input1[20]=pc_out[20] input1[21]=pc_out[21] input1[22]=pc_out[22] input1[23]=pc_out[23] input1[24]=pc_out[24] input1[25]=pc_out[25] input1[26]=pc_out[26] input1[27]=pc_out[27] input1[28]=pc_out[28] input1[29]=pc_out[29] input1[30]=pc_out[30] input1[31]=pc_out[31] out[0]=fence_mux_out[0] out[1]=fence_mux_out[1] out[2]=fence_mux_out[2] out[3]=fence_mux_out[3] out[4]=fence_mux_out[4] out[5]=fence_mux_out[5] out[6]=fence_mux_out[6] out[7]=fence_mux_out[7] out[8]=fence_mux_out[8] out[9]=fence_mux_out[9] out[10]=fence_mux_out[10] out[11]=fence_mux_out[11] out[12]=fence_mux_out[12] out[13]=fence_mux_out[13] out[14]=fence_mux_out[14] out[15]=fence_mux_out[15] out[16]=fence_mux_out[16] out[17]=fence_mux_out[17] out[18]=fence_mux_out[18] out[19]=fence_mux_out[19] out[20]=fence_mux_out[20] out[21]=fence_mux_out[21] out[22]=fence_mux_out[22] out[23]=fence_mux_out[23] out[24]=fence_mux_out[24] out[25]=fence_mux_out[25] out[26]=fence_mux_out[26] out[27]=fence_mux_out[27] out[28]=fence_mux_out[28] out[29]=fence_mux_out[29] out[30]=fence_mux_out[30] out[31]=fence_mux_out[31] select=Fence_signal
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:208.10-213.4"
.subckt ForwardingUnit EX_CSRR_Addr[0]=id_ex_out[166] EX_CSRR_Addr[1]=id_ex_out[167] EX_CSRR_Addr[2]=id_ex_out[168] EX_CSRR_Addr[3]=id_ex_out[169] EX_CSRR_Addr[4]=id_ex_out[170] EX_CSRR_Addr[5]=id_ex_out[171] EX_CSRR_Addr[6]=id_ex_out[172] EX_CSRR_Addr[7]=id_ex_out[173] EX_CSRR_Addr[8]=id_ex_out[174] EX_CSRR_Addr[9]=id_ex_out[175] EX_CSRR_Addr[10]=id_ex_out[176] EX_CSRR_Addr[11]=id_ex_out[177] MEM_CSRR=ex_mem_out[3] MEM_CSRR_Addr[0]=ex_mem_out[143] MEM_CSRR_Addr[1]=ex_mem_out[144] MEM_CSRR_Addr[2]=ex_mem_out[145] MEM_CSRR_Addr[3]=ex_mem_out[146] MEM_CSRR_Addr[4]=ex_mem_out[147] MEM_CSRR_Addr[5]=ex_mem_out[148] MEM_CSRR_Addr[6]=ex_mem_out[149] MEM_CSRR_Addr[7]=ex_mem_out[150] MEM_CSRR_Addr[8]=ex_mem_out[151] MEM_CSRR_Addr[9]=ex_mem_out[152] MEM_CSRR_Addr[10]=ex_mem_out[153] MEM_CSRR_Addr[11]=ex_mem_out[154] MEM_RegWrite=ex_mem_out[2] MEM_RegWriteAddr[0]=ex_mem_out[138] MEM_RegWriteAddr[1]=ex_mem_out[139] MEM_RegWriteAddr[2]=ex_mem_out[140] MEM_RegWriteAddr[3]=ex_mem_out[141] MEM_RegWriteAddr[4]=ex_mem_out[142] MEM_fwd1=mfwd1 MEM_fwd2=mfwd2 WB_CSRR=mem_wb_out[3] WB_CSRR_Addr[0]=mem_wb_out[105] WB_CSRR_Addr[1]=mem_wb_out[106] WB_CSRR_Addr[2]=mem_wb_out[107] WB_CSRR_Addr[3]=mem_wb_out[108] WB_CSRR_Addr[4]=mem_wb_out[109] WB_CSRR_Addr[5]=mem_wb_out[110] WB_CSRR_Addr[6]=mem_wb_out[111] WB_CSRR_Addr[7]=mem_wb_out[112] WB_CSRR_Addr[8]=mem_wb_out[113] WB_CSRR_Addr[9]=mem_wb_out[114] WB_CSRR_Addr[10]=mem_wb_out[115] WB_CSRR_Addr[11]=mem_wb_out[116] WB_RegWrite=mem_wb_out[2] WB_RegWriteAddr[0]=mem_wb_out[100] WB_RegWriteAddr[1]=mem_wb_out[101] WB_RegWriteAddr[2]=mem_wb_out[102] WB_RegWriteAddr[3]=mem_wb_out[103] WB_RegWriteAddr[4]=mem_wb_out[104] WB_fwd1=wfwd1 WB_fwd2=wfwd2 rs1[0]=id_ex_out[156] rs1[1]=id_ex_out[157] rs1[2]=id_ex_out[158] rs1[3]=id_ex_out[159] rs1[4]=id_ex_out[160] rs2[0]=id_ex_out[161] rs2[1]=id_ex_out[162] rs2[2]=id_ex_out[163] rs2[3]=id_ex_out[164] rs2[4]=id_ex_out[165]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:422.17-438.4"
.subckt id_ex clk=clk data_in[0]=cont_mux_out[0] data_in[1]=cont_mux_out[1] data_in[2]=cont_mux_out[2] data_in[3]=cont_mux_out[3] data_in[4]=cont_mux_out[4] data_in[5]=cont_mux_out[5] data_in[6]=cont_mux_out[6] data_in[7]=predict data_in[8]=cont_mux_out[7] data_in[9]=cont_mux_out[8] data_in[10]=cont_mux_out[9] data_in[11]=cont_mux_out[10] data_in[12]=if_id_out[0] data_in[13]=if_id_out[1] data_in[14]=if_id_out[2] data_in[15]=if_id_out[3] data_in[16]=if_id_out[4] data_in[17]=if_id_out[5] data_in[18]=if_id_out[6] data_in[19]=if_id_out[7] data_in[20]=if_id_out[8] data_in[21]=if_id_out[9] data_in[22]=if_id_out[10] data_in[23]=if_id_out[11] data_in[24]=if_id_out[12] data_in[25]=if_id_out[13] data_in[26]=if_id_out[14] data_in[27]=if_id_out[15] data_in[28]=if_id_out[16] data_in[29]=if_id_out[17] data_in[30]=if_id_out[18] data_in[31]=if_id_out[19] data_in[32]=if_id_out[20] data_in[33]=if_id_out[21] data_in[34]=if_id_out[22] data_in[35]=if_id_out[23] data_in[36]=if_id_out[24] data_in[37]=if_id_out[25] data_in[38]=if_id_out[26] data_in[39]=if_id_out[27] data_in[40]=if_id_out[28] data_in[41]=if_id_out[29] data_in[42]=if_id_out[30] data_in[43]=if_id_out[31] data_in[44]=RegA_mux_out[0] data_in[45]=RegA_mux_out[1] data_in[46]=RegA_mux_out[2] data_in[47]=RegA_mux_out[3] data_in[48]=RegA_mux_out[4] data_in[49]=RegA_mux_out[5] data_in[50]=RegA_mux_out[6] data_in[51]=RegA_mux_out[7] data_in[52]=RegA_mux_out[8] data_in[53]=RegA_mux_out[9] data_in[54]=RegA_mux_out[10] data_in[55]=RegA_mux_out[11] data_in[56]=RegA_mux_out[12] data_in[57]=RegA_mux_out[13] data_in[58]=RegA_mux_out[14] data_in[59]=RegA_mux_out[15] data_in[60]=RegA_mux_out[16] data_in[61]=RegA_mux_out[17] data_in[62]=RegA_mux_out[18] data_in[63]=RegA_mux_out[19] data_in[64]=RegA_mux_out[20] data_in[65]=RegA_mux_out[21] data_in[66]=RegA_mux_out[22] data_in[67]=RegA_mux_out[23] data_in[68]=RegA_mux_out[24] data_in[69]=RegA_mux_out[25] data_in[70]=RegA_mux_out[26] data_in[71]=RegA_mux_out[27] data_in[72]=RegA_mux_out[28] data_in[73]=RegA_mux_out[29] data_in[74]=RegA_mux_out[30] data_in[75]=RegA_mux_out[31] data_in[76]=RegB_mux_out[0] data_in[77]=RegB_mux_out[1] data_in[78]=RegB_mux_out[2] data_in[79]=RegB_mux_out[3] data_in[80]=RegB_mux_out[4] data_in[81]=RegB_mux_out[5] data_in[82]=RegB_mux_out[6] data_in[83]=RegB_mux_out[7] data_in[84]=RegB_mux_out[8] data_in[85]=RegB_mux_out[9] data_in[86]=RegB_mux_out[10] data_in[87]=RegB_mux_out[11] data_in[88]=RegB_mux_out[12] data_in[89]=RegB_mux_out[13] data_in[90]=RegB_mux_out[14] data_in[91]=RegB_mux_out[15] data_in[92]=RegB_mux_out[16] data_in[93]=RegB_mux_out[17] data_in[94]=RegB_mux_out[18] data_in[95]=RegB_mux_out[19] data_in[96]=RegB_mux_out[20] data_in[97]=RegB_mux_out[21] data_in[98]=RegB_mux_out[22] data_in[99]=RegB_mux_out[23] data_in[100]=RegB_mux_out[24] data_in[101]=RegB_mux_out[25] data_in[102]=RegB_mux_out[26] data_in[103]=RegB_mux_out[27] data_in[104]=RegB_mux_out[28] data_in[105]=RegB_mux_out[29] data_in[106]=RegB_mux_out[30] data_in[107]=RegB_mux_out[31] data_in[108]=imm_out[0] data_in[109]=imm_out[1] data_in[110]=imm_out[2] data_in[111]=imm_out[3] data_in[112]=imm_out[4] data_in[113]=imm_out[5] data_in[114]=imm_out[6] data_in[115]=imm_out[7] data_in[116]=imm_out[8] data_in[117]=imm_out[9] data_in[118]=imm_out[10] data_in[119]=imm_out[11] data_in[120]=imm_out[12] data_in[121]=imm_out[13] data_in[122]=imm_out[14] data_in[123]=imm_out[15] data_in[124]=imm_out[16] data_in[125]=imm_out[17] data_in[126]=imm_out[18] data_in[127]=imm_out[19] data_in[128]=imm_out[20] data_in[129]=imm_out[21] data_in[130]=imm_out[22] data_in[131]=imm_out[23] data_in[132]=imm_out[24] data_in[133]=imm_out[25] data_in[134]=imm_out[26] data_in[135]=imm_out[27] data_in[136]=imm_out[28] data_in[137]=imm_out[29] data_in[138]=imm_out[30] data_in[139]=imm_out[31] data_in[140]=alu_ctl[0] data_in[141]=alu_ctl[1] data_in[142]=alu_ctl[2] data_in[143]=alu_ctl[3] data_in[144]=alu_ctl[4] data_in[145]=alu_ctl[5] data_in[146]=alu_ctl[6] data_in[147]=dataMem_sign_mask[0] data_in[148]=dataMem_sign_mask[1] data_in[149]=dataMem_sign_mask[2] data_in[150]=dataMem_sign_mask[3] data_in[151]=if_id_out[39] data_in[152]=if_id_out[40] data_in[153]=if_id_out[41] data_in[154]=if_id_out[42] data_in[155]=if_id_out[43] data_in[156]=RegA_AddrFwdFlush_mux_out[0] data_in[157]=RegA_AddrFwdFlush_mux_out[1] data_in[158]=RegA_AddrFwdFlush_mux_out[2] data_in[159]=RegA_AddrFwdFlush_mux_out[3] data_in[160]=RegA_AddrFwdFlush_mux_out[4] data_in[161]=RegB_AddrFwdFlush_mux_out[0] data_in[162]=RegB_AddrFwdFlush_mux_out[1] data_in[163]=RegB_AddrFwdFlush_mux_out[2] data_in[164]=RegB_AddrFwdFlush_mux_out[3] data_in[165]=RegB_AddrFwdFlush_mux_out[4] data_in[166]=if_id_out[52] data_in[167]=if_id_out[53] data_in[168]=if_id_out[54] data_in[169]=if_id_out[55] data_in[170]=if_id_out[56] data_in[171]=if_id_out[57] data_in[172]=if_id_out[58] data_in[173]=if_id_out[59] data_in[174]=if_id_out[60] data_in[175]=if_id_out[61] data_in[176]=if_id_out[62] data_in[177]=if_id_out[63] data_out[0]=id_ex_out[0] data_out[1]=id_ex_out[1] data_out[2]=id_ex_out[2] data_out[3]=id_ex_out[3] data_out[4]=id_ex_out[4] data_out[5]=id_ex_out[5] data_out[6]=id_ex_out[6] data_out[7]=id_ex_out[7] data_out[8]=id_ex_out[8] data_out[9]=id_ex_out[9] data_out[10]=id_ex_out[10] data_out[11]=id_ex_out[11] data_out[12]=id_ex_out[12] data_out[13]=id_ex_out[13] data_out[14]=id_ex_out[14] data_out[15]=id_ex_out[15] data_out[16]=id_ex_out[16] data_out[17]=id_ex_out[17] data_out[18]=id_ex_out[18] data_out[19]=id_ex_out[19] data_out[20]=id_ex_out[20] data_out[21]=id_ex_out[21] data_out[22]=id_ex_out[22] data_out[23]=id_ex_out[23] data_out[24]=id_ex_out[24] data_out[25]=id_ex_out[25] data_out[26]=id_ex_out[26] data_out[27]=id_ex_out[27] data_out[28]=id_ex_out[28] data_out[29]=id_ex_out[29] data_out[30]=id_ex_out[30] data_out[31]=id_ex_out[31] data_out[32]=id_ex_out[32] data_out[33]=id_ex_out[33] data_out[34]=id_ex_out[34] data_out[35]=id_ex_out[35] data_out[36]=id_ex_out[36] data_out[37]=id_ex_out[37] data_out[38]=id_ex_out[38] data_out[39]=id_ex_out[39] data_out[40]=id_ex_out[40] data_out[41]=id_ex_out[41] data_out[42]=id_ex_out[42] data_out[43]=id_ex_out[43] data_out[44]=id_ex_out[44] data_out[45]=id_ex_out[45] data_out[46]=id_ex_out[46] data_out[47]=id_ex_out[47] data_out[48]=id_ex_out[48] data_out[49]=id_ex_out[49] data_out[50]=id_ex_out[50] data_out[51]=id_ex_out[51] data_out[52]=id_ex_out[52] data_out[53]=id_ex_out[53] data_out[54]=id_ex_out[54] data_out[55]=id_ex_out[55] data_out[56]=id_ex_out[56] data_out[57]=id_ex_out[57] data_out[58]=id_ex_out[58] data_out[59]=id_ex_out[59] data_out[60]=id_ex_out[60] data_out[61]=id_ex_out[61] data_out[62]=id_ex_out[62] data_out[63]=id_ex_out[63] data_out[64]=id_ex_out[64] data_out[65]=id_ex_out[65] data_out[66]=id_ex_out[66] data_out[67]=id_ex_out[67] data_out[68]=id_ex_out[68] data_out[69]=id_ex_out[69] data_out[70]=id_ex_out[70] data_out[71]=id_ex_out[71] data_out[72]=id_ex_out[72] data_out[73]=id_ex_out[73] data_out[74]=id_ex_out[74] data_out[75]=id_ex_out[75] data_out[76]=id_ex_out[76] data_out[77]=id_ex_out[77] data_out[78]=id_ex_out[78] data_out[79]=id_ex_out[79] data_out[80]=id_ex_out[80] data_out[81]=id_ex_out[81] data_out[82]=id_ex_out[82] data_out[83]=id_ex_out[83] data_out[84]=id_ex_out[84] data_out[85]=id_ex_out[85] data_out[86]=id_ex_out[86] data_out[87]=id_ex_out[87] data_out[88]=id_ex_out[88] data_out[89]=id_ex_out[89] data_out[90]=id_ex_out[90] data_out[91]=id_ex_out[91] data_out[92]=id_ex_out[92] data_out[93]=id_ex_out[93] data_out[94]=id_ex_out[94] data_out[95]=id_ex_out[95] data_out[96]=id_ex_out[96] data_out[97]=id_ex_out[97] data_out[98]=id_ex_out[98] data_out[99]=id_ex_out[99] data_out[100]=id_ex_out[100] data_out[101]=id_ex_out[101] data_out[102]=id_ex_out[102] data_out[103]=id_ex_out[103] data_out[104]=id_ex_out[104] data_out[105]=id_ex_out[105] data_out[106]=id_ex_out[106] data_out[107]=id_ex_out[107] data_out[108]=id_ex_out[108] data_out[109]=id_ex_out[109] data_out[110]=id_ex_out[110] data_out[111]=id_ex_out[111] data_out[112]=id_ex_out[112] data_out[113]=id_ex_out[113] data_out[114]=id_ex_out[114] data_out[115]=id_ex_out[115] data_out[116]=id_ex_out[116] data_out[117]=id_ex_out[117] data_out[118]=id_ex_out[118] data_out[119]=id_ex_out[119] data_out[120]=id_ex_out[120] data_out[121]=id_ex_out[121] data_out[122]=id_ex_out[122] data_out[123]=id_ex_out[123] data_out[124]=id_ex_out[124] data_out[125]=id_ex_out[125] data_out[126]=id_ex_out[126] data_out[127]=id_ex_out[127] data_out[128]=id_ex_out[128] data_out[129]=id_ex_out[129] data_out[130]=id_ex_out[130] data_out[131]=id_ex_out[131] data_out[132]=id_ex_out[132] data_out[133]=id_ex_out[133] data_out[134]=id_ex_out[134] data_out[135]=id_ex_out[135] data_out[136]=id_ex_out[136] data_out[137]=id_ex_out[137] data_out[138]=id_ex_out[138] data_out[139]=id_ex_out[139] data_out[140]=id_ex_out[140] data_out[141]=id_ex_out[141] data_out[142]=id_ex_out[142] data_out[143]=id_ex_out[143] data_out[144]=id_ex_out[144] data_out[145]=id_ex_out[145] data_out[146]=id_ex_out[146] data_out[147]=id_ex_out[147] data_out[148]=id_ex_out[148] data_out[149]=id_ex_out[149] data_out[150]=id_ex_out[150] data_out[151]=id_ex_out[151] data_out[152]=id_ex_out[152] data_out[153]=id_ex_out[153] data_out[154]=id_ex_out[154] data_out[155]=id_ex_out[155] data_out[156]=id_ex_out[156] data_out[157]=id_ex_out[157] data_out[158]=id_ex_out[158] data_out[159]=id_ex_out[159] data_out[160]=id_ex_out[160] data_out[161]=id_ex_out[161] data_out[162]=id_ex_out[162] data_out[163]=id_ex_out[163] data_out[164]=id_ex_out[164] data_out[165]=id_ex_out[165] data_out[166]=id_ex_out[166] data_out[167]=id_ex_out[167] data_out[168]=id_ex_out[168] data_out[169]=id_ex_out[169] data_out[170]=id_ex_out[170] data_out[171]=id_ex_out[171] data_out[172]=id_ex_out[172] data_out[173]=id_ex_out[173] data_out[174]=id_ex_out[174] data_out[175]=id_ex_out[175] data_out[176]=id_ex_out[176] data_out[177]=id_ex_out[177]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:318.8-322.4"
.subckt if_id clk=clk data_in[0]=pc_out[0] data_in[1]=pc_out[1] data_in[2]=pc_out[2] data_in[3]=pc_out[3] data_in[4]=pc_out[4] data_in[5]=pc_out[5] data_in[6]=pc_out[6] data_in[7]=pc_out[7] data_in[8]=pc_out[8] data_in[9]=pc_out[9] data_in[10]=pc_out[10] data_in[11]=pc_out[11] data_in[12]=pc_out[12] data_in[13]=pc_out[13] data_in[14]=pc_out[14] data_in[15]=pc_out[15] data_in[16]=pc_out[16] data_in[17]=pc_out[17] data_in[18]=pc_out[18] data_in[19]=pc_out[19] data_in[20]=pc_out[20] data_in[21]=pc_out[21] data_in[22]=pc_out[22] data_in[23]=pc_out[23] data_in[24]=pc_out[24] data_in[25]=pc_out[25] data_in[26]=pc_out[26] data_in[27]=pc_out[27] data_in[28]=pc_out[28] data_in[29]=pc_out[29] data_in[30]=pc_out[30] data_in[31]=pc_out[31] data_in[32]=inst_mux_out[0] data_in[33]=inst_mux_out[1] data_in[34]=inst_mux_out[2] data_in[35]=inst_mux_out[3] data_in[36]=inst_mux_out[4] data_in[37]=inst_mux_out[5] data_in[38]=inst_mux_out[6] data_in[39]=inst_mux_out[7] data_in[40]=inst_mux_out[8] data_in[41]=inst_mux_out[9] data_in[42]=inst_mux_out[10] data_in[43]=inst_mux_out[11] data_in[44]=inst_mux_out[12] data_in[45]=inst_mux_out[13] data_in[46]=inst_mux_out[14] data_in[47]=inst_mux_out[15] data_in[48]=inst_mux_out[16] data_in[49]=inst_mux_out[17] data_in[50]=inst_mux_out[18] data_in[51]=inst_mux_out[19] data_in[52]=inst_mux_out[20] data_in[53]=inst_mux_out[21] data_in[54]=inst_mux_out[22] data_in[55]=inst_mux_out[23] data_in[56]=inst_mux_out[24] data_in[57]=inst_mux_out[25] data_in[58]=inst_mux_out[26] data_in[59]=inst_mux_out[27] data_in[60]=inst_mux_out[28] data_in[61]=inst_mux_out[29] data_in[62]=inst_mux_out[30] data_in[63]=inst_mux_out[31] data_out[0]=if_id_out[0] data_out[1]=if_id_out[1] data_out[2]=if_id_out[2] data_out[3]=if_id_out[3] data_out[4]=if_id_out[4] data_out[5]=if_id_out[5] data_out[6]=if_id_out[6] data_out[7]=if_id_out[7] data_out[8]=if_id_out[8] data_out[9]=if_id_out[9] data_out[10]=if_id_out[10] data_out[11]=if_id_out[11] data_out[12]=if_id_out[12] data_out[13]=if_id_out[13] data_out[14]=if_id_out[14] data_out[15]=if_id_out[15] data_out[16]=if_id_out[16] data_out[17]=if_id_out[17] data_out[18]=if_id_out[18] data_out[19]=if_id_out[19] data_out[20]=if_id_out[20] data_out[21]=if_id_out[21] data_out[22]=if_id_out[22] data_out[23]=if_id_out[23] data_out[24]=if_id_out[24] data_out[25]=if_id_out[25] data_out[26]=if_id_out[26] data_out[27]=if_id_out[27] data_out[28]=if_id_out[28] data_out[29]=if_id_out[29] data_out[30]=if_id_out[30] data_out[31]=if_id_out[31] data_out[32]=if_id_out[32] data_out[33]=if_id_out[33] data_out[34]=if_id_out[34] data_out[35]=if_id_out[35] data_out[36]=if_id_out[36] data_out[37]=if_id_out[37] data_out[38]=if_id_out[38] data_out[39]=if_id_out[39] data_out[40]=if_id_out[40] data_out[41]=if_id_out[41] data_out[42]=if_id_out[42] data_out[43]=if_id_out[43] data_out[44]=if_id_out[44] data_out[45]=if_id_out[45] data_out[46]=if_id_out[46] data_out[47]=if_id_out[47] data_out[48]=if_id_out[48] data_out[49]=if_id_out[49] data_out[50]=if_id_out[50] data_out[51]=if_id_out[51] data_out[52]=if_id_out[52] data_out[53]=if_id_out[53] data_out[54]=if_id_out[54] data_out[55]=if_id_out[55] data_out[56]=if_id_out[56] data_out[57]=if_id_out[57] data_out[58]=if_id_out[58] data_out[59]=if_id_out[59] data_out[60]=if_id_out[60] data_out[61]=if_id_out[61] data_out[62]=if_id_out[62] data_out[63]=if_id_out[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:218.8-222.4"
.subckt imm_gen imm[0]=imm_out[0] imm[1]=imm_out[1] imm[2]=imm_out[2] imm[3]=imm_out[3] imm[4]=imm_out[4] imm[5]=imm_out[5] imm[6]=imm_out[6] imm[7]=imm_out[7] imm[8]=imm_out[8] imm[9]=imm_out[9] imm[10]=imm_out[10] imm[11]=imm_out[11] imm[12]=imm_out[12] imm[13]=imm_out[13] imm[14]=imm_out[14] imm[15]=imm_out[15] imm[16]=imm_out[16] imm[17]=imm_out[17] imm[18]=imm_out[18] imm[19]=imm_out[19] imm[20]=imm_out[20] imm[21]=imm_out[21] imm[22]=imm_out[22] imm[23]=imm_out[23] imm[24]=imm_out[24] imm[25]=imm_out[25] imm[26]=imm_out[26] imm[27]=imm_out[27] imm[28]=imm_out[28] imm[29]=imm_out[29] imm[30]=imm_out[30] imm[31]=imm_out[31] inst[0]=if_id_out[32] inst[1]=if_id_out[33] inst[2]=if_id_out[34] inst[3]=if_id_out[35] inst[4]=if_id_out[36] inst[5]=if_id_out[37] inst[6]=if_id_out[38] inst[7]=if_id_out[39] inst[8]=if_id_out[40] inst[9]=if_id_out[41] inst[10]=if_id_out[42] inst[11]=if_id_out[43] inst[12]=if_id_out[44] inst[13]=if_id_out[45] inst[14]=if_id_out[46] inst[15]=if_id_out[47] inst[16]=if_id_out[48] inst[17]=if_id_out[49] inst[18]=if_id_out[50] inst[19]=if_id_out[51] inst[20]=if_id_out[52] inst[21]=if_id_out[53] inst[22]=if_id_out[54] inst[23]=if_id_out[55] inst[24]=if_id_out[56] inst[25]=if_id_out[57] inst[26]=if_id_out[58] inst[27]=if_id_out[59] inst[28]=if_id_out[60] inst[29]=if_id_out[61] inst[30]=if_id_out[62] inst[31]=if_id_out[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:261.10-264.4"
.subckt mux2to1 input0[0]=inst_mem_out[0] input0[1]=inst_mem_out[1] input0[2]=inst_mem_out[2] input0[3]=inst_mem_out[3] input0[4]=inst_mem_out[4] input0[5]=inst_mem_out[5] input0[6]=inst_mem_out[6] input0[7]=inst_mem_out[7] input0[8]=inst_mem_out[8] input0[9]=inst_mem_out[9] input0[10]=inst_mem_out[10] input0[11]=inst_mem_out[11] input0[12]=inst_mem_out[12] input0[13]=inst_mem_out[13] input0[14]=inst_mem_out[14] input0[15]=inst_mem_out[15] input0[16]=inst_mem_out[16] input0[17]=inst_mem_out[17] input0[18]=inst_mem_out[18] input0[19]=inst_mem_out[19] input0[20]=inst_mem_out[20] input0[21]=inst_mem_out[21] input0[22]=inst_mem_out[22] input0[23]=inst_mem_out[23] input0[24]=inst_mem_out[24] input0[25]=inst_mem_out[25] input0[26]=inst_mem_out[26] input0[27]=inst_mem_out[27] input0[28]=inst_mem_out[28] input0[29]=inst_mem_out[29] input0[30]=inst_mem_out[30] input0[31]=inst_mem_out[31] input1[0]=$false input1[1]=$false input1[2]=$false input1[3]=$false input1[4]=$false input1[5]=$false input1[6]=$false input1[7]=$false input1[8]=$false input1[9]=$false input1[10]=$false input1[11]=$false input1[12]=$false input1[13]=$false input1[14]=$false input1[15]=$false input1[16]=$false input1[17]=$false input1[18]=$false input1[19]=$false input1[20]=$false input1[21]=$false input1[22]=$false input1[23]=$false input1[24]=$false input1[25]=$false input1[26]=$false input1[27]=$false input1[28]=$false input1[29]=$false input1[30]=$false input1[31]=$false out[0]=inst_mux_out[0] out[1]=inst_mux_out[1] out[2]=inst_mux_out[2] out[3]=inst_mux_out[3] out[4]=inst_mux_out[4] out[5]=inst_mux_out[5] out[6]=inst_mux_out[6] out[7]=inst_mux_out[7] out[8]=inst_mux_out[8] out[9]=inst_mux_out[9] out[10]=inst_mux_out[10] out[11]=inst_mux_out[11] out[12]=inst_mux_out[12] out[13]=inst_mux_out[13] out[14]=inst_mux_out[14] out[15]=inst_mux_out[15] out[16]=inst_mux_out[16] out[17]=inst_mux_out[17] out[18]=inst_mux_out[18] out[19]=inst_mux_out[19] out[20]=inst_mux_out[20] out[21]=inst_mux_out[21] out[22]=inst_mux_out[22] out[23]=inst_mux_out[23] out[24]=inst_mux_out[24] out[25]=inst_mux_out[25] out[26]=inst_mux_out[26] out[27]=inst_mux_out[27] out[28]=inst_mux_out[28] out[29]=inst_mux_out[29] out[30]=inst_mux_out[30] out[31]=inst_mux_out[31] select=inst_mux_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:201.10-206.4"
.gate SB_LUT4 I0=pcsrc I1=mistake_trigger I2=predict I3=Fence_signal O=inst_mux_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111111111110
.subckt mux2to1 input0[0]=alu_result[0] input0[1]=alu_result[1] input0[2]=alu_result[2] input0[3]=alu_result[3] input0[4]=alu_result[4] input0[5]=alu_result[5] input0[6]=alu_result[6] input0[7]=alu_result[7] input0[8]=alu_result[8] input0[9]=alu_result[9] input0[10]=alu_result[10] input0[11]=alu_result[11] input0[12]=alu_result[12] input0[13]=alu_result[13] input0[14]=alu_result[14] input0[15]=alu_result[15] input0[16]=alu_result[16] input0[17]=alu_result[17] input0[18]=alu_result[18] input0[19]=alu_result[19] input0[20]=alu_result[20] input0[21]=alu_result[21] input0[22]=alu_result[22] input0[23]=alu_result[23] input0[24]=alu_result[24] input0[25]=alu_result[25] input0[26]=alu_result[26] input0[27]=alu_result[27] input0[28]=alu_result[28] input0[29]=alu_result[29] input0[30]=alu_result[30] input0[31]=alu_result[31] input1[0]=id_ex_out[108] input1[1]=id_ex_out[109] input1[2]=id_ex_out[110] input1[3]=id_ex_out[111] input1[4]=id_ex_out[112] input1[5]=id_ex_out[113] input1[6]=id_ex_out[114] input1[7]=id_ex_out[115] input1[8]=id_ex_out[116] input1[9]=id_ex_out[117] input1[10]=id_ex_out[118] input1[11]=id_ex_out[119] input1[12]=id_ex_out[120] input1[13]=id_ex_out[121] input1[14]=id_ex_out[122] input1[15]=id_ex_out[123] input1[16]=id_ex_out[124] input1[17]=id_ex_out[125] input1[18]=id_ex_out[126] input1[19]=id_ex_out[127] input1[20]=id_ex_out[128] input1[21]=id_ex_out[129] input1[22]=id_ex_out[130] input1[23]=id_ex_out[131] input1[24]=id_ex_out[132] input1[25]=id_ex_out[133] input1[26]=id_ex_out[134] input1[27]=id_ex_out[135] input1[28]=id_ex_out[136] input1[29]=id_ex_out[137] input1[30]=id_ex_out[138] input1[31]=id_ex_out[139] out[0]=lui_result[0] out[1]=lui_result[1] out[2]=lui_result[2] out[3]=lui_result[3] out[4]=lui_result[4] out[5]=lui_result[5] out[6]=lui_result[6] out[7]=lui_result[7] out[8]=lui_result[8] out[9]=lui_result[9] out[10]=lui_result[10] out[11]=lui_result[11] out[12]=lui_result[12] out[13]=lui_result[13] out[14]=lui_result[14] out[15]=lui_result[15] out[16]=lui_result[16] out[17]=lui_result[17] out[18]=lui_result[18] out[19]=lui_result[19] out[20]=lui_result[20] out[21]=lui_result[21] out[22]=lui_result[22] out[23]=lui_result[23] out[24]=lui_result[24] out[25]=lui_result[25] out[26]=lui_result[26] out[27]=lui_result[27] out[28]=lui_result[28] out[29]=lui_result[29] out[30]=lui_result[30] out[31]=lui_result[31] select=id_ex_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:360.10-365.4"
.subckt mux2to1 input0[0]=auipc_mux_out[0] input0[1]=auipc_mux_out[1] input0[2]=auipc_mux_out[2] input0[3]=auipc_mux_out[3] input0[4]=auipc_mux_out[4] input0[5]=auipc_mux_out[5] input0[6]=auipc_mux_out[6] input0[7]=auipc_mux_out[7] input0[8]=auipc_mux_out[8] input0[9]=auipc_mux_out[9] input0[10]=auipc_mux_out[10] input0[11]=auipc_mux_out[11] input0[12]=auipc_mux_out[12] input0[13]=auipc_mux_out[13] input0[14]=auipc_mux_out[14] input0[15]=auipc_mux_out[15] input0[16]=auipc_mux_out[16] input0[17]=auipc_mux_out[17] input0[18]=auipc_mux_out[18] input0[19]=auipc_mux_out[19] input0[20]=auipc_mux_out[20] input0[21]=auipc_mux_out[21] input0[22]=auipc_mux_out[22] input0[23]=auipc_mux_out[23] input0[24]=auipc_mux_out[24] input0[25]=auipc_mux_out[25] input0[26]=auipc_mux_out[26] input0[27]=auipc_mux_out[27] input0[28]=auipc_mux_out[28] input0[29]=auipc_mux_out[29] input0[30]=auipc_mux_out[30] input0[31]=auipc_mux_out[31] input1[0]=ex_mem_out[106] input1[1]=ex_mem_out[107] input1[2]=ex_mem_out[108] input1[3]=ex_mem_out[109] input1[4]=ex_mem_out[110] input1[5]=ex_mem_out[111] input1[6]=ex_mem_out[112] input1[7]=ex_mem_out[113] input1[8]=ex_mem_out[114] input1[9]=ex_mem_out[115] input1[10]=ex_mem_out[116] input1[11]=ex_mem_out[117] input1[12]=ex_mem_out[118] input1[13]=ex_mem_out[119] input1[14]=ex_mem_out[120] input1[15]=ex_mem_out[121] input1[16]=ex_mem_out[122] input1[17]=ex_mem_out[123] input1[18]=ex_mem_out[124] input1[19]=ex_mem_out[125] input1[20]=ex_mem_out[126] input1[21]=ex_mem_out[127] input1[22]=ex_mem_out[128] input1[23]=ex_mem_out[129] input1[24]=ex_mem_out[130] input1[25]=ex_mem_out[131] input1[26]=ex_mem_out[132] input1[27]=ex_mem_out[133] input1[28]=ex_mem_out[134] input1[29]=ex_mem_out[135] input1[30]=ex_mem_out[136] input1[31]=ex_mem_out[137] out[0]=mem_csrr_mux_out[0] out[1]=mem_csrr_mux_out[1] out[2]=mem_csrr_mux_out[2] out[3]=mem_csrr_mux_out[3] out[4]=mem_csrr_mux_out[4] out[5]=mem_csrr_mux_out[5] out[6]=mem_csrr_mux_out[6] out[7]=mem_csrr_mux_out[7] out[8]=mem_csrr_mux_out[8] out[9]=mem_csrr_mux_out[9] out[10]=mem_csrr_mux_out[10] out[11]=mem_csrr_mux_out[11] out[12]=mem_csrr_mux_out[12] out[13]=mem_csrr_mux_out[13] out[14]=mem_csrr_mux_out[14] out[15]=mem_csrr_mux_out[15] out[16]=mem_csrr_mux_out[16] out[17]=mem_csrr_mux_out[17] out[18]=mem_csrr_mux_out[18] out[19]=mem_csrr_mux_out[19] out[20]=mem_csrr_mux_out[20] out[21]=mem_csrr_mux_out[21] out[22]=mem_csrr_mux_out[22] out[23]=mem_csrr_mux_out[23] out[24]=mem_csrr_mux_out[24] out[25]=mem_csrr_mux_out[25] out[26]=mem_csrr_mux_out[26] out[27]=mem_csrr_mux_out[27] out[28]=mem_csrr_mux_out[28] out[29]=mem_csrr_mux_out[29] out[30]=mem_csrr_mux_out[30] out[31]=mem_csrr_mux_out[31] select=ex_mem_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:392.10-397.4"
.subckt mux2to1 input0[0]=id_ex_out[44] input0[1]=id_ex_out[45] input0[2]=id_ex_out[46] input0[3]=id_ex_out[47] input0[4]=id_ex_out[48] input0[5]=id_ex_out[49] input0[6]=id_ex_out[50] input0[7]=id_ex_out[51] input0[8]=id_ex_out[52] input0[9]=id_ex_out[53] input0[10]=id_ex_out[54] input0[11]=id_ex_out[55] input0[12]=id_ex_out[56] input0[13]=id_ex_out[57] input0[14]=id_ex_out[58] input0[15]=id_ex_out[59] input0[16]=id_ex_out[60] input0[17]=id_ex_out[61] input0[18]=id_ex_out[62] input0[19]=id_ex_out[63] input0[20]=id_ex_out[64] input0[21]=id_ex_out[65] input0[22]=id_ex_out[66] input0[23]=id_ex_out[67] input0[24]=id_ex_out[68] input0[25]=id_ex_out[69] input0[26]=id_ex_out[70] input0[27]=id_ex_out[71] input0[28]=id_ex_out[72] input0[29]=id_ex_out[73] input0[30]=id_ex_out[74] input0[31]=id_ex_out[75] input1[0]=dataMemOut_fwd_mux_out[0] input1[1]=dataMemOut_fwd_mux_out[1] input1[2]=dataMemOut_fwd_mux_out[2] input1[3]=dataMemOut_fwd_mux_out[3] input1[4]=dataMemOut_fwd_mux_out[4] input1[5]=dataMemOut_fwd_mux_out[5] input1[6]=dataMemOut_fwd_mux_out[6] input1[7]=dataMemOut_fwd_mux_out[7] input1[8]=dataMemOut_fwd_mux_out[8] input1[9]=dataMemOut_fwd_mux_out[9] input1[10]=dataMemOut_fwd_mux_out[10] input1[11]=dataMemOut_fwd_mux_out[11] input1[12]=dataMemOut_fwd_mux_out[12] input1[13]=dataMemOut_fwd_mux_out[13] input1[14]=dataMemOut_fwd_mux_out[14] input1[15]=dataMemOut_fwd_mux_out[15] input1[16]=dataMemOut_fwd_mux_out[16] input1[17]=dataMemOut_fwd_mux_out[17] input1[18]=dataMemOut_fwd_mux_out[18] input1[19]=dataMemOut_fwd_mux_out[19] input1[20]=dataMemOut_fwd_mux_out[20] input1[21]=dataMemOut_fwd_mux_out[21] input1[22]=dataMemOut_fwd_mux_out[22] input1[23]=dataMemOut_fwd_mux_out[23] input1[24]=dataMemOut_fwd_mux_out[24] input1[25]=dataMemOut_fwd_mux_out[25] input1[26]=dataMemOut_fwd_mux_out[26] input1[27]=dataMemOut_fwd_mux_out[27] input1[28]=dataMemOut_fwd_mux_out[28] input1[29]=dataMemOut_fwd_mux_out[29] input1[30]=dataMemOut_fwd_mux_out[30] input1[31]=dataMemOut_fwd_mux_out[31] out[0]=mem_fwd1_mux_out[0] out[1]=mem_fwd1_mux_out[1] out[2]=mem_fwd1_mux_out[2] out[3]=mem_fwd1_mux_out[3] out[4]=mem_fwd1_mux_out[4] out[5]=mem_fwd1_mux_out[5] out[6]=mem_fwd1_mux_out[6] out[7]=mem_fwd1_mux_out[7] out[8]=mem_fwd1_mux_out[8] out[9]=mem_fwd1_mux_out[9] out[10]=mem_fwd1_mux_out[10] out[11]=mem_fwd1_mux_out[11] out[12]=mem_fwd1_mux_out[12] out[13]=mem_fwd1_mux_out[13] out[14]=mem_fwd1_mux_out[14] out[15]=mem_fwd1_mux_out[15] out[16]=mem_fwd1_mux_out[16] out[17]=mem_fwd1_mux_out[17] out[18]=mem_fwd1_mux_out[18] out[19]=mem_fwd1_mux_out[19] out[20]=mem_fwd1_mux_out[20] out[21]=mem_fwd1_mux_out[21] out[22]=mem_fwd1_mux_out[22] out[23]=mem_fwd1_mux_out[23] out[24]=mem_fwd1_mux_out[24] out[25]=mem_fwd1_mux_out[25] out[26]=mem_fwd1_mux_out[26] out[27]=mem_fwd1_mux_out[27] out[28]=mem_fwd1_mux_out[28] out[29]=mem_fwd1_mux_out[29] out[30]=mem_fwd1_mux_out[30] out[31]=mem_fwd1_mux_out[31] select=mfwd1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:440.10-445.4"
.subckt mux2to1 input0[0]=id_ex_out[76] input0[1]=id_ex_out[77] input0[2]=id_ex_out[78] input0[3]=id_ex_out[79] input0[4]=id_ex_out[80] input0[5]=id_ex_out[81] input0[6]=id_ex_out[82] input0[7]=id_ex_out[83] input0[8]=id_ex_out[84] input0[9]=id_ex_out[85] input0[10]=id_ex_out[86] input0[11]=id_ex_out[87] input0[12]=id_ex_out[88] input0[13]=id_ex_out[89] input0[14]=id_ex_out[90] input0[15]=id_ex_out[91] input0[16]=id_ex_out[92] input0[17]=id_ex_out[93] input0[18]=id_ex_out[94] input0[19]=id_ex_out[95] input0[20]=id_ex_out[96] input0[21]=id_ex_out[97] input0[22]=id_ex_out[98] input0[23]=id_ex_out[99] input0[24]=id_ex_out[100] input0[25]=id_ex_out[101] input0[26]=id_ex_out[102] input0[27]=id_ex_out[103] input0[28]=id_ex_out[104] input0[29]=id_ex_out[105] input0[30]=id_ex_out[106] input0[31]=id_ex_out[107] input1[0]=dataMemOut_fwd_mux_out[0] input1[1]=dataMemOut_fwd_mux_out[1] input1[2]=dataMemOut_fwd_mux_out[2] input1[3]=dataMemOut_fwd_mux_out[3] input1[4]=dataMemOut_fwd_mux_out[4] input1[5]=dataMemOut_fwd_mux_out[5] input1[6]=dataMemOut_fwd_mux_out[6] input1[7]=dataMemOut_fwd_mux_out[7] input1[8]=dataMemOut_fwd_mux_out[8] input1[9]=dataMemOut_fwd_mux_out[9] input1[10]=dataMemOut_fwd_mux_out[10] input1[11]=dataMemOut_fwd_mux_out[11] input1[12]=dataMemOut_fwd_mux_out[12] input1[13]=dataMemOut_fwd_mux_out[13] input1[14]=dataMemOut_fwd_mux_out[14] input1[15]=dataMemOut_fwd_mux_out[15] input1[16]=dataMemOut_fwd_mux_out[16] input1[17]=dataMemOut_fwd_mux_out[17] input1[18]=dataMemOut_fwd_mux_out[18] input1[19]=dataMemOut_fwd_mux_out[19] input1[20]=dataMemOut_fwd_mux_out[20] input1[21]=dataMemOut_fwd_mux_out[21] input1[22]=dataMemOut_fwd_mux_out[22] input1[23]=dataMemOut_fwd_mux_out[23] input1[24]=dataMemOut_fwd_mux_out[24] input1[25]=dataMemOut_fwd_mux_out[25] input1[26]=dataMemOut_fwd_mux_out[26] input1[27]=dataMemOut_fwd_mux_out[27] input1[28]=dataMemOut_fwd_mux_out[28] input1[29]=dataMemOut_fwd_mux_out[29] input1[30]=dataMemOut_fwd_mux_out[30] input1[31]=dataMemOut_fwd_mux_out[31] out[0]=mem_fwd2_mux_out[0] out[1]=mem_fwd2_mux_out[1] out[2]=mem_fwd2_mux_out[2] out[3]=mem_fwd2_mux_out[3] out[4]=mem_fwd2_mux_out[4] out[5]=mem_fwd2_mux_out[5] out[6]=mem_fwd2_mux_out[6] out[7]=mem_fwd2_mux_out[7] out[8]=mem_fwd2_mux_out[8] out[9]=mem_fwd2_mux_out[9] out[10]=mem_fwd2_mux_out[10] out[11]=mem_fwd2_mux_out[11] out[12]=mem_fwd2_mux_out[12] out[13]=mem_fwd2_mux_out[13] out[14]=mem_fwd2_mux_out[14] out[15]=mem_fwd2_mux_out[15] out[16]=mem_fwd2_mux_out[16] out[17]=mem_fwd2_mux_out[17] out[18]=mem_fwd2_mux_out[18] out[19]=mem_fwd2_mux_out[19] out[20]=mem_fwd2_mux_out[20] out[21]=mem_fwd2_mux_out[21] out[22]=mem_fwd2_mux_out[22] out[23]=mem_fwd2_mux_out[23] out[24]=mem_fwd2_mux_out[24] out[25]=mem_fwd2_mux_out[25] out[26]=mem_fwd2_mux_out[26] out[27]=mem_fwd2_mux_out[27] out[28]=mem_fwd2_mux_out[28] out[29]=mem_fwd2_mux_out[29] out[30]=mem_fwd2_mux_out[30] out[31]=mem_fwd2_mux_out[31] select=mfwd2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:447.10-452.4"
.subckt mux2to1 input0[0]=mem_csrr_mux_out[0] input0[1]=mem_csrr_mux_out[1] input0[2]=mem_csrr_mux_out[2] input0[3]=mem_csrr_mux_out[3] input0[4]=mem_csrr_mux_out[4] input0[5]=mem_csrr_mux_out[5] input0[6]=mem_csrr_mux_out[6] input0[7]=mem_csrr_mux_out[7] input0[8]=mem_csrr_mux_out[8] input0[9]=mem_csrr_mux_out[9] input0[10]=mem_csrr_mux_out[10] input0[11]=mem_csrr_mux_out[11] input0[12]=mem_csrr_mux_out[12] input0[13]=mem_csrr_mux_out[13] input0[14]=mem_csrr_mux_out[14] input0[15]=mem_csrr_mux_out[15] input0[16]=mem_csrr_mux_out[16] input0[17]=mem_csrr_mux_out[17] input0[18]=mem_csrr_mux_out[18] input0[19]=mem_csrr_mux_out[19] input0[20]=mem_csrr_mux_out[20] input0[21]=mem_csrr_mux_out[21] input0[22]=mem_csrr_mux_out[22] input0[23]=mem_csrr_mux_out[23] input0[24]=mem_csrr_mux_out[24] input0[25]=mem_csrr_mux_out[25] input0[26]=mem_csrr_mux_out[26] input0[27]=mem_csrr_mux_out[27] input0[28]=mem_csrr_mux_out[28] input0[29]=mem_csrr_mux_out[29] input0[30]=mem_csrr_mux_out[30] input0[31]=mem_csrr_mux_out[31] input1[0]=data_mem_out[0] input1[1]=data_mem_out[1] input1[2]=data_mem_out[2] input1[3]=data_mem_out[3] input1[4]=data_mem_out[4] input1[5]=data_mem_out[5] input1[6]=data_mem_out[6] input1[7]=data_mem_out[7] input1[8]=data_mem_out[8] input1[9]=data_mem_out[9] input1[10]=data_mem_out[10] input1[11]=data_mem_out[11] input1[12]=data_mem_out[12] input1[13]=data_mem_out[13] input1[14]=data_mem_out[14] input1[15]=data_mem_out[15] input1[16]=data_mem_out[16] input1[17]=data_mem_out[17] input1[18]=data_mem_out[18] input1[19]=data_mem_out[19] input1[20]=data_mem_out[20] input1[21]=data_mem_out[21] input1[22]=data_mem_out[22] input1[23]=data_mem_out[23] input1[24]=data_mem_out[24] input1[25]=data_mem_out[25] input1[26]=data_mem_out[26] input1[27]=data_mem_out[27] input1[28]=data_mem_out[28] input1[29]=data_mem_out[29] input1[30]=data_mem_out[30] input1[31]=data_mem_out[31] out[0]=mem_regwb_mux_out[0] out[1]=mem_regwb_mux_out[1] out[2]=mem_regwb_mux_out[2] out[3]=mem_regwb_mux_out[3] out[4]=mem_regwb_mux_out[4] out[5]=mem_regwb_mux_out[5] out[6]=mem_regwb_mux_out[6] out[7]=mem_regwb_mux_out[7] out[8]=mem_regwb_mux_out[8] out[9]=mem_regwb_mux_out[9] out[10]=mem_regwb_mux_out[10] out[11]=mem_regwb_mux_out[11] out[12]=mem_regwb_mux_out[12] out[13]=mem_regwb_mux_out[13] out[14]=mem_regwb_mux_out[14] out[15]=mem_regwb_mux_out[15] out[16]=mem_regwb_mux_out[16] out[17]=mem_regwb_mux_out[17] out[18]=mem_regwb_mux_out[18] out[19]=mem_regwb_mux_out[19] out[20]=mem_regwb_mux_out[20] out[21]=mem_regwb_mux_out[21] out[22]=mem_regwb_mux_out[22] out[23]=mem_regwb_mux_out[23] out[24]=mem_regwb_mux_out[24] out[25]=mem_regwb_mux_out[25] out[26]=mem_regwb_mux_out[26] out[27]=mem_regwb_mux_out[27] out[28]=mem_regwb_mux_out[28] out[29]=mem_regwb_mux_out[29] out[30]=mem_regwb_mux_out[30] out[31]=mem_regwb_mux_out[31] select=ex_mem_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:503.10-508.4"
.subckt mem_wb clk=clk data_in[0]=ex_mem_out[0] data_in[1]=ex_mem_out[1] data_in[2]=ex_mem_out[2] data_in[3]=ex_mem_out[3] data_in[4]=ex_mem_out[74] data_in[5]=ex_mem_out[75] data_in[6]=ex_mem_out[76] data_in[7]=ex_mem_out[77] data_in[8]=ex_mem_out[78] data_in[9]=ex_mem_out[79] data_in[10]=ex_mem_out[80] data_in[11]=ex_mem_out[81] data_in[12]=ex_mem_out[82] data_in[13]=ex_mem_out[83] data_in[14]=ex_mem_out[84] data_in[15]=ex_mem_out[85] data_in[16]=ex_mem_out[86] data_in[17]=ex_mem_out[87] data_in[18]=ex_mem_out[88] data_in[19]=ex_mem_out[89] data_in[20]=ex_mem_out[90] data_in[21]=ex_mem_out[91] data_in[22]=ex_mem_out[92] data_in[23]=ex_mem_out[93] data_in[24]=ex_mem_out[94] data_in[25]=ex_mem_out[95] data_in[26]=ex_mem_out[96] data_in[27]=ex_mem_out[97] data_in[28]=ex_mem_out[98] data_in[29]=ex_mem_out[99] data_in[30]=ex_mem_out[100] data_in[31]=ex_mem_out[101] data_in[32]=ex_mem_out[102] data_in[33]=ex_mem_out[103] data_in[34]=ex_mem_out[104] data_in[35]=ex_mem_out[105] data_in[36]=mem_csrr_mux_out[0] data_in[37]=mem_csrr_mux_out[1] data_in[38]=mem_csrr_mux_out[2] data_in[39]=mem_csrr_mux_out[3] data_in[40]=mem_csrr_mux_out[4] data_in[41]=mem_csrr_mux_out[5] data_in[42]=mem_csrr_mux_out[6] data_in[43]=mem_csrr_mux_out[7] data_in[44]=mem_csrr_mux_out[8] data_in[45]=mem_csrr_mux_out[9] data_in[46]=mem_csrr_mux_out[10] data_in[47]=mem_csrr_mux_out[11] data_in[48]=mem_csrr_mux_out[12] data_in[49]=mem_csrr_mux_out[13] data_in[50]=mem_csrr_mux_out[14] data_in[51]=mem_csrr_mux_out[15] data_in[52]=mem_csrr_mux_out[16] data_in[53]=mem_csrr_mux_out[17] data_in[54]=mem_csrr_mux_out[18] data_in[55]=mem_csrr_mux_out[19] data_in[56]=mem_csrr_mux_out[20] data_in[57]=mem_csrr_mux_out[21] data_in[58]=mem_csrr_mux_out[22] data_in[59]=mem_csrr_mux_out[23] data_in[60]=mem_csrr_mux_out[24] data_in[61]=mem_csrr_mux_out[25] data_in[62]=mem_csrr_mux_out[26] data_in[63]=mem_csrr_mux_out[27] data_in[64]=mem_csrr_mux_out[28] data_in[65]=mem_csrr_mux_out[29] data_in[66]=mem_csrr_mux_out[30] data_in[67]=mem_csrr_mux_out[31] data_in[68]=data_mem_out[0] data_in[69]=data_mem_out[1] data_in[70]=data_mem_out[2] data_in[71]=data_mem_out[3] data_in[72]=data_mem_out[4] data_in[73]=data_mem_out[5] data_in[74]=data_mem_out[6] data_in[75]=data_mem_out[7] data_in[76]=data_mem_out[8] data_in[77]=data_mem_out[9] data_in[78]=data_mem_out[10] data_in[79]=data_mem_out[11] data_in[80]=data_mem_out[12] data_in[81]=data_mem_out[13] data_in[82]=data_mem_out[14] data_in[83]=data_mem_out[15] data_in[84]=data_mem_out[16] data_in[85]=data_mem_out[17] data_in[86]=data_mem_out[18] data_in[87]=data_mem_out[19] data_in[88]=data_mem_out[20] data_in[89]=data_mem_out[21] data_in[90]=data_mem_out[22] data_in[91]=data_mem_out[23] data_in[92]=data_mem_out[24] data_in[93]=data_mem_out[25] data_in[94]=data_mem_out[26] data_in[95]=data_mem_out[27] data_in[96]=data_mem_out[28] data_in[97]=data_mem_out[29] data_in[98]=data_mem_out[30] data_in[99]=data_mem_out[31] data_in[100]=ex_mem_out[138] data_in[101]=ex_mem_out[139] data_in[102]=ex_mem_out[140] data_in[103]=ex_mem_out[141] data_in[104]=ex_mem_out[142] data_in[105]=ex_mem_out[143] data_in[106]=ex_mem_out[144] data_in[107]=ex_mem_out[145] data_in[108]=ex_mem_out[146] data_in[109]=ex_mem_out[147] data_in[110]=ex_mem_out[148] data_in[111]=ex_mem_out[149] data_in[112]=ex_mem_out[150] data_in[113]=ex_mem_out[151] data_in[114]=ex_mem_out[152] data_in[115]=ex_mem_out[153] data_in[116]=ex_mem_out[154] data_out[0]=mem_wb_out[0] data_out[1]=mem_wb_out[1] data_out[2]=mem_wb_out[2] data_out[3]=mem_wb_out[3] data_out[4]=mem_wb_out[4] data_out[5]=mem_wb_out[5] data_out[6]=mem_wb_out[6] data_out[7]=mem_wb_out[7] data_out[8]=mem_wb_out[8] data_out[9]=mem_wb_out[9] data_out[10]=mem_wb_out[10] data_out[11]=mem_wb_out[11] data_out[12]=mem_wb_out[12] data_out[13]=mem_wb_out[13] data_out[14]=mem_wb_out[14] data_out[15]=mem_wb_out[15] data_out[16]=mem_wb_out[16] data_out[17]=mem_wb_out[17] data_out[18]=mem_wb_out[18] data_out[19]=mem_wb_out[19] data_out[20]=mem_wb_out[20] data_out[21]=mem_wb_out[21] data_out[22]=mem_wb_out[22] data_out[23]=mem_wb_out[23] data_out[24]=mem_wb_out[24] data_out[25]=mem_wb_out[25] data_out[26]=mem_wb_out[26] data_out[27]=mem_wb_out[27] data_out[28]=mem_wb_out[28] data_out[29]=mem_wb_out[29] data_out[30]=mem_wb_out[30] data_out[31]=mem_wb_out[31] data_out[32]=mem_wb_out[32] data_out[33]=mem_wb_out[33] data_out[34]=mem_wb_out[34] data_out[35]=mem_wb_out[35] data_out[36]=mem_wb_out[36] data_out[37]=mem_wb_out[37] data_out[38]=mem_wb_out[38] data_out[39]=mem_wb_out[39] data_out[40]=mem_wb_out[40] data_out[41]=mem_wb_out[41] data_out[42]=mem_wb_out[42] data_out[43]=mem_wb_out[43] data_out[44]=mem_wb_out[44] data_out[45]=mem_wb_out[45] data_out[46]=mem_wb_out[46] data_out[47]=mem_wb_out[47] data_out[48]=mem_wb_out[48] data_out[49]=mem_wb_out[49] data_out[50]=mem_wb_out[50] data_out[51]=mem_wb_out[51] data_out[52]=mem_wb_out[52] data_out[53]=mem_wb_out[53] data_out[54]=mem_wb_out[54] data_out[55]=mem_wb_out[55] data_out[56]=mem_wb_out[56] data_out[57]=mem_wb_out[57] data_out[58]=mem_wb_out[58] data_out[59]=mem_wb_out[59] data_out[60]=mem_wb_out[60] data_out[61]=mem_wb_out[61] data_out[62]=mem_wb_out[62] data_out[63]=mem_wb_out[63] data_out[64]=mem_wb_out[64] data_out[65]=mem_wb_out[65] data_out[66]=mem_wb_out[66] data_out[67]=mem_wb_out[67] data_out[68]=mem_wb_out[68] data_out[69]=mem_wb_out[69] data_out[70]=mem_wb_out[70] data_out[71]=mem_wb_out[71] data_out[72]=mem_wb_out[72] data_out[73]=mem_wb_out[73] data_out[74]=mem_wb_out[74] data_out[75]=mem_wb_out[75] data_out[76]=mem_wb_out[76] data_out[77]=mem_wb_out[77] data_out[78]=mem_wb_out[78] data_out[79]=mem_wb_out[79] data_out[80]=mem_wb_out[80] data_out[81]=mem_wb_out[81] data_out[82]=mem_wb_out[82] data_out[83]=mem_wb_out[83] data_out[84]=mem_wb_out[84] data_out[85]=mem_wb_out[85] data_out[86]=mem_wb_out[86] data_out[87]=mem_wb_out[87] data_out[88]=mem_wb_out[88] data_out[89]=mem_wb_out[89] data_out[90]=mem_wb_out[90] data_out[91]=mem_wb_out[91] data_out[92]=mem_wb_out[92] data_out[93]=mem_wb_out[93] data_out[94]=mem_wb_out[94] data_out[95]=mem_wb_out[95] data_out[96]=mem_wb_out[96] data_out[97]=mem_wb_out[97] data_out[98]=mem_wb_out[98] data_out[99]=mem_wb_out[99] data_out[100]=mem_wb_out[100] data_out[101]=mem_wb_out[101] data_out[102]=mem_wb_out[102] data_out[103]=mem_wb_out[103] data_out[104]=mem_wb_out[104] data_out[105]=mem_wb_out[105] data_out[106]=mem_wb_out[106] data_out[107]=mem_wb_out[107] data_out[108]=mem_wb_out[108] data_out[109]=mem_wb_out[109] data_out[110]=mem_wb_out[110] data_out[111]=mem_wb_out[111] data_out[112]=mem_wb_out[112] data_out[113]=mem_wb_out[113] data_out[114]=mem_wb_out[114] data_out[115]=mem_wb_out[115] data_out[116]=mem_wb_out[116]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:400.9-404.4"
.subckt mux2to1 input0[0]=branch_predictor_mux_out[0] input0[1]=branch_predictor_mux_out[1] input0[2]=branch_predictor_mux_out[2] input0[3]=branch_predictor_mux_out[3] input0[4]=branch_predictor_mux_out[4] input0[5]=branch_predictor_mux_out[5] input0[6]=branch_predictor_mux_out[6] input0[7]=branch_predictor_mux_out[7] input0[8]=branch_predictor_mux_out[8] input0[9]=branch_predictor_mux_out[9] input0[10]=branch_predictor_mux_out[10] input0[11]=branch_predictor_mux_out[11] input0[12]=branch_predictor_mux_out[12] input0[13]=branch_predictor_mux_out[13] input0[14]=branch_predictor_mux_out[14] input0[15]=branch_predictor_mux_out[15] input0[16]=branch_predictor_mux_out[16] input0[17]=branch_predictor_mux_out[17] input0[18]=branch_predictor_mux_out[18] input0[19]=branch_predictor_mux_out[19] input0[20]=branch_predictor_mux_out[20] input0[21]=branch_predictor_mux_out[21] input0[22]=branch_predictor_mux_out[22] input0[23]=branch_predictor_mux_out[23] input0[24]=branch_predictor_mux_out[24] input0[25]=branch_predictor_mux_out[25] input0[26]=branch_predictor_mux_out[26] input0[27]=branch_predictor_mux_out[27] input0[28]=branch_predictor_mux_out[28] input0[29]=branch_predictor_mux_out[29] input0[30]=branch_predictor_mux_out[30] input0[31]=branch_predictor_mux_out[31] input1[0]=id_ex_out[12] input1[1]=id_ex_out[13] input1[2]=id_ex_out[14] input1[3]=id_ex_out[15] input1[4]=id_ex_out[16] input1[5]=id_ex_out[17] input1[6]=id_ex_out[18] input1[7]=id_ex_out[19] input1[8]=id_ex_out[20] input1[9]=id_ex_out[21] input1[10]=id_ex_out[22] input1[11]=id_ex_out[23] input1[12]=id_ex_out[24] input1[13]=id_ex_out[25] input1[14]=id_ex_out[26] input1[15]=id_ex_out[27] input1[16]=id_ex_out[28] input1[17]=id_ex_out[29] input1[18]=id_ex_out[30] input1[19]=id_ex_out[31] input1[20]=id_ex_out[32] input1[21]=id_ex_out[33] input1[22]=id_ex_out[34] input1[23]=id_ex_out[35] input1[24]=id_ex_out[36] input1[25]=id_ex_out[37] input1[26]=id_ex_out[38] input1[27]=id_ex_out[39] input1[28]=id_ex_out[40] input1[29]=id_ex_out[41] input1[30]=id_ex_out[42] input1[31]=id_ex_out[43] out[0]=pc_mux0[0] out[1]=pc_mux0[1] out[2]=pc_mux0[2] out[3]=pc_mux0[3] out[4]=pc_mux0[4] out[5]=pc_mux0[5] out[6]=pc_mux0[6] out[7]=pc_mux0[7] out[8]=pc_mux0[8] out[9]=pc_mux0[9] out[10]=pc_mux0[10] out[11]=pc_mux0[11] out[12]=pc_mux0[12] out[13]=pc_mux0[13] out[14]=pc_mux0[14] out[15]=pc_mux0[15] out[16]=pc_mux0[16] out[17]=pc_mux0[17] out[18]=pc_mux0[18] out[19]=pc_mux0[19] out[20]=pc_mux0[20] out[21]=pc_mux0[21] out[22]=pc_mux0[22] out[23]=pc_mux0[23] out[24]=pc_mux0[24] out[25]=pc_mux0[25] out[26]=pc_mux0[26] out[27]=pc_mux0[27] out[28]=pc_mux0[28] out[29]=pc_mux0[29] out[30]=pc_mux0[30] out[31]=pc_mux0[31] select=mistake_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:494.10-499.4"
.subckt adder input1[0]=$false input1[1]=$false input1[2]=$true input1[3]=$false input1[4]=$false input1[5]=$false input1[6]=$false input1[7]=$false input1[8]=$false input1[9]=$false input1[10]=$false input1[11]=$false input1[12]=$false input1[13]=$false input1[14]=$false input1[15]=$false input1[16]=$false input1[17]=$false input1[18]=$false input1[19]=$false input1[20]=$false input1[21]=$false input1[22]=$false input1[23]=$false input1[24]=$false input1[25]=$false input1[26]=$false input1[27]=$false input1[28]=$false input1[29]=$false input1[30]=$false input1[31]=$false input2[0]=pc_out[0] input2[1]=pc_out[1] input2[2]=pc_out[2] input2[3]=pc_out[3] input2[4]=pc_out[4] input2[5]=pc_out[5] input2[6]=pc_out[6] input2[7]=pc_out[7] input2[8]=pc_out[8] input2[9]=pc_out[9] input2[10]=pc_out[10] input2[11]=pc_out[11] input2[12]=pc_out[12] input2[13]=pc_out[13] input2[14]=pc_out[14] input2[15]=pc_out[15] input2[16]=pc_out[16] input2[17]=pc_out[17] input2[18]=pc_out[18] input2[19]=pc_out[19] input2[20]=pc_out[20] input2[21]=pc_out[21] input2[22]=pc_out[22] input2[23]=pc_out[23] input2[24]=pc_out[24] input2[25]=pc_out[25] input2[26]=pc_out[26] input2[27]=pc_out[27] input2[28]=pc_out[28] input2[29]=pc_out[29] input2[30]=pc_out[30] input2[31]=pc_out[31] out[0]=pc_adder_out[0] out[1]=pc_adder_out[1] out[2]=pc_adder_out[2] out[3]=pc_adder_out[3] out[4]=pc_adder_out[4] out[5]=pc_adder_out[5] out[6]=pc_adder_out[6] out[7]=pc_adder_out[7] out[8]=pc_adder_out[8] out[9]=pc_adder_out[9] out[10]=pc_adder_out[10] out[11]=pc_adder_out[11] out[12]=pc_adder_out[12] out[13]=pc_adder_out[13] out[14]=pc_adder_out[14] out[15]=pc_adder_out[15] out[16]=pc_adder_out[16] out[17]=pc_adder_out[17] out[18]=pc_adder_out[18] out[19]=pc_adder_out[19] out[20]=pc_adder_out[20] out[21]=pc_adder_out[21] out[22]=pc_adder_out[22] out[23]=pc_adder_out[23] out[24]=pc_adder_out[24] out[25]=pc_adder_out[25] out[26]=pc_adder_out[26] out[27]=pc_adder_out[27] out[28]=pc_adder_out[28] out[29]=pc_adder_out[29] out[30]=pc_adder_out[30] out[31]=pc_adder_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:189.8-193.4"
.subckt mux2to1 input0[0]=pc_mux0[0] input0[1]=pc_mux0[1] input0[2]=pc_mux0[2] input0[3]=pc_mux0[3] input0[4]=pc_mux0[4] input0[5]=pc_mux0[5] input0[6]=pc_mux0[6] input0[7]=pc_mux0[7] input0[8]=pc_mux0[8] input0[9]=pc_mux0[9] input0[10]=pc_mux0[10] input0[11]=pc_mux0[11] input0[12]=pc_mux0[12] input0[13]=pc_mux0[13] input0[14]=pc_mux0[14] input0[15]=pc_mux0[15] input0[16]=pc_mux0[16] input0[17]=pc_mux0[17] input0[18]=pc_mux0[18] input0[19]=pc_mux0[19] input0[20]=pc_mux0[20] input0[21]=pc_mux0[21] input0[22]=pc_mux0[22] input0[23]=pc_mux0[23] input0[24]=pc_mux0[24] input0[25]=pc_mux0[25] input0[26]=pc_mux0[26] input0[27]=pc_mux0[27] input0[28]=pc_mux0[28] input0[29]=pc_mux0[29] input0[30]=pc_mux0[30] input0[31]=pc_mux0[31] input1[0]=ex_mem_out[41] input1[1]=ex_mem_out[42] input1[2]=ex_mem_out[43] input1[3]=ex_mem_out[44] input1[4]=ex_mem_out[45] input1[5]=ex_mem_out[46] input1[6]=ex_mem_out[47] input1[7]=ex_mem_out[48] input1[8]=ex_mem_out[49] input1[9]=ex_mem_out[50] input1[10]=ex_mem_out[51] input1[11]=ex_mem_out[52] input1[12]=ex_mem_out[53] input1[13]=ex_mem_out[54] input1[14]=ex_mem_out[55] input1[15]=ex_mem_out[56] input1[16]=ex_mem_out[57] input1[17]=ex_mem_out[58] input1[18]=ex_mem_out[59] input1[19]=ex_mem_out[60] input1[20]=ex_mem_out[61] input1[21]=ex_mem_out[62] input1[22]=ex_mem_out[63] input1[23]=ex_mem_out[64] input1[24]=ex_mem_out[65] input1[25]=ex_mem_out[66] input1[26]=ex_mem_out[67] input1[27]=ex_mem_out[68] input1[28]=ex_mem_out[69] input1[29]=ex_mem_out[70] input1[30]=ex_mem_out[71] input1[31]=ex_mem_out[72] out[0]=pc_in[0] out[1]=pc_in[1] out[2]=pc_in[2] out[3]=pc_in[3] out[4]=pc_in[4] out[5]=pc_in[5] out[6]=pc_in[6] out[7]=pc_in[7] out[8]=pc_in[8] out[9]=pc_in[9] out[10]=pc_in[10] out[11]=pc_in[11] out[12]=pc_in[12] out[13]=pc_in[13] out[14]=pc_in[14] out[15]=pc_in[15] out[16]=pc_in[16] out[17]=pc_in[17] out[18]=pc_in[18] out[19]=pc_in[19] out[20]=pc_in[20] out[21]=pc_in[21] out[22]=pc_in[22] out[23]=pc_in[23] out[24]=pc_in[24] out[25]=pc_in[25] out[26]=pc_in[26] out[27]=pc_in[27] out[28]=pc_in[28] out[29]=pc_in[29] out[30]=pc_in[30] out[31]=pc_in[31] select=pcsrc
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:182.10-187.4"
.subckt mux2to1 input0[0]=mem_regwb_mux_out[0] input0[1]=mem_regwb_mux_out[1] input0[2]=mem_regwb_mux_out[2] input0[3]=mem_regwb_mux_out[3] input0[4]=mem_regwb_mux_out[4] input0[5]=mem_regwb_mux_out[5] input0[6]=mem_regwb_mux_out[6] input0[7]=mem_regwb_mux_out[7] input0[8]=mem_regwb_mux_out[8] input0[9]=mem_regwb_mux_out[9] input0[10]=mem_regwb_mux_out[10] input0[11]=mem_regwb_mux_out[11] input0[12]=mem_regwb_mux_out[12] input0[13]=mem_regwb_mux_out[13] input0[14]=mem_regwb_mux_out[14] input0[15]=mem_regwb_mux_out[15] input0[16]=mem_regwb_mux_out[16] input0[17]=mem_regwb_mux_out[17] input0[18]=mem_regwb_mux_out[18] input0[19]=mem_regwb_mux_out[19] input0[20]=mem_regwb_mux_out[20] input0[21]=mem_regwb_mux_out[21] input0[22]=mem_regwb_mux_out[22] input0[23]=mem_regwb_mux_out[23] input0[24]=mem_regwb_mux_out[24] input0[25]=mem_regwb_mux_out[25] input0[26]=mem_regwb_mux_out[26] input0[27]=mem_regwb_mux_out[27] input0[28]=mem_regwb_mux_out[28] input0[29]=mem_regwb_mux_out[29] input0[30]=mem_regwb_mux_out[30] input0[31]=mem_regwb_mux_out[31] input1[0]=id_ex_out[12] input1[1]=id_ex_out[13] input1[2]=id_ex_out[14] input1[3]=id_ex_out[15] input1[4]=id_ex_out[16] input1[5]=id_ex_out[17] input1[6]=id_ex_out[18] input1[7]=id_ex_out[19] input1[8]=id_ex_out[20] input1[9]=id_ex_out[21] input1[10]=id_ex_out[22] input1[11]=id_ex_out[23] input1[12]=id_ex_out[24] input1[13]=id_ex_out[25] input1[14]=id_ex_out[26] input1[15]=id_ex_out[27] input1[16]=id_ex_out[28] input1[17]=id_ex_out[29] input1[18]=id_ex_out[30] input1[19]=id_ex_out[31] input1[20]=id_ex_out[32] input1[21]=id_ex_out[33] input1[22]=id_ex_out[34] input1[23]=id_ex_out[35] input1[24]=id_ex_out[36] input1[25]=id_ex_out[37] input1[26]=id_ex_out[38] input1[27]=id_ex_out[39] input1[28]=id_ex_out[40] input1[29]=id_ex_out[41] input1[30]=id_ex_out[42] input1[31]=id_ex_out[43] out[0]=reg_dat_mux_out[0] out[1]=reg_dat_mux_out[1] out[2]=reg_dat_mux_out[2] out[3]=reg_dat_mux_out[3] out[4]=reg_dat_mux_out[4] out[5]=reg_dat_mux_out[5] out[6]=reg_dat_mux_out[6] out[7]=reg_dat_mux_out[7] out[8]=reg_dat_mux_out[8] out[9]=reg_dat_mux_out[9] out[10]=reg_dat_mux_out[10] out[11]=reg_dat_mux_out[11] out[12]=reg_dat_mux_out[12] out[13]=reg_dat_mux_out[13] out[14]=reg_dat_mux_out[14] out[15]=reg_dat_mux_out[15] out[16]=reg_dat_mux_out[16] out[17]=reg_dat_mux_out[17] out[18]=reg_dat_mux_out[18] out[19]=reg_dat_mux_out[19] out[20]=reg_dat_mux_out[20] out[21]=reg_dat_mux_out[21] out[22]=reg_dat_mux_out[22] out[23]=reg_dat_mux_out[23] out[24]=reg_dat_mux_out[24] out[25]=reg_dat_mux_out[25] out[26]=reg_dat_mux_out[26] out[27]=reg_dat_mux_out[27] out[28]=reg_dat_mux_out[28] out[29]=reg_dat_mux_out[29] out[30]=reg_dat_mux_out[30] out[31]=reg_dat_mux_out[31] select=ex_mem_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:414.10-419.4"
.subckt regfile clk=clk rdAddrA[0]=inst_mux_out[15] rdAddrA[1]=inst_mux_out[16] rdAddrA[2]=inst_mux_out[17] rdAddrA[3]=inst_mux_out[18] rdAddrA[4]=inst_mux_out[19] rdAddrB[0]=inst_mux_out[20] rdAddrB[1]=inst_mux_out[21] rdAddrB[2]=inst_mux_out[22] rdAddrB[3]=inst_mux_out[23] rdAddrB[4]=inst_mux_out[24] rdDataA[0]=regA_out[0] rdDataA[1]=regA_out[1] rdDataA[2]=regA_out[2] rdDataA[3]=regA_out[3] rdDataA[4]=regA_out[4] rdDataA[5]=regA_out[5] rdDataA[6]=regA_out[6] rdDataA[7]=regA_out[7] rdDataA[8]=regA_out[8] rdDataA[9]=regA_out[9] rdDataA[10]=regA_out[10] rdDataA[11]=regA_out[11] rdDataA[12]=regA_out[12] rdDataA[13]=regA_out[13] rdDataA[14]=regA_out[14] rdDataA[15]=regA_out[15] rdDataA[16]=regA_out[16] rdDataA[17]=regA_out[17] rdDataA[18]=regA_out[18] rdDataA[19]=regA_out[19] rdDataA[20]=regA_out[20] rdDataA[21]=regA_out[21] rdDataA[22]=regA_out[22] rdDataA[23]=regA_out[23] rdDataA[24]=regA_out[24] rdDataA[25]=regA_out[25] rdDataA[26]=regA_out[26] rdDataA[27]=regA_out[27] rdDataA[28]=regA_out[28] rdDataA[29]=regA_out[29] rdDataA[30]=regA_out[30] rdDataA[31]=regA_out[31] rdDataB[0]=regB_out[0] rdDataB[1]=regB_out[1] rdDataB[2]=regB_out[2] rdDataB[3]=regB_out[3] rdDataB[4]=regB_out[4] rdDataB[5]=regB_out[5] rdDataB[6]=regB_out[6] rdDataB[7]=regB_out[7] rdDataB[8]=regB_out[8] rdDataB[9]=regB_out[9] rdDataB[10]=regB_out[10] rdDataB[11]=regB_out[11] rdDataB[12]=regB_out[12] rdDataB[13]=regB_out[13] rdDataB[14]=regB_out[14] rdDataB[15]=regB_out[15] rdDataB[16]=regB_out[16] rdDataB[17]=regB_out[17] rdDataB[18]=regB_out[18] rdDataB[19]=regB_out[19] rdDataB[20]=regB_out[20] rdDataB[21]=regB_out[21] rdDataB[22]=regB_out[22] rdDataB[23]=regB_out[23] rdDataB[24]=regB_out[24] rdDataB[25]=regB_out[25] rdDataB[26]=regB_out[26] rdDataB[27]=regB_out[27] rdDataB[28]=regB_out[28] rdDataB[29]=regB_out[29] rdDataB[30]=regB_out[30] rdDataB[31]=regB_out[31] wrAddr[0]=ex_mem_out[138] wrAddr[1]=ex_mem_out[139] wrAddr[2]=ex_mem_out[140] wrAddr[3]=ex_mem_out[141] wrAddr[4]=ex_mem_out[142] wrData[0]=reg_dat_mux_out[0] wrData[1]=reg_dat_mux_out[1] wrData[2]=reg_dat_mux_out[2] wrData[3]=reg_dat_mux_out[3] wrData[4]=reg_dat_mux_out[4] wrData[5]=reg_dat_mux_out[5] wrData[6]=reg_dat_mux_out[6] wrData[7]=reg_dat_mux_out[7] wrData[8]=reg_dat_mux_out[8] wrData[9]=reg_dat_mux_out[9] wrData[10]=reg_dat_mux_out[10] wrData[11]=reg_dat_mux_out[11] wrData[12]=reg_dat_mux_out[12] wrData[13]=reg_dat_mux_out[13] wrData[14]=reg_dat_mux_out[14] wrData[15]=reg_dat_mux_out[15] wrData[16]=reg_dat_mux_out[16] wrData[17]=reg_dat_mux_out[17] wrData[18]=reg_dat_mux_out[18] wrData[19]=reg_dat_mux_out[19] wrData[20]=reg_dat_mux_out[20] wrData[21]=reg_dat_mux_out[21] wrData[22]=reg_dat_mux_out[22] wrData[23]=reg_dat_mux_out[23] wrData[24]=reg_dat_mux_out[24] wrData[25]=reg_dat_mux_out[25] wrData[26]=reg_dat_mux_out[26] wrData[27]=reg_dat_mux_out[27] wrData[28]=reg_dat_mux_out[28] wrData[29]=reg_dat_mux_out[29] wrData[30]=reg_dat_mux_out[30] wrData[31]=reg_dat_mux_out[31] write=ex_mem_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:250.10-259.4"
.subckt sign_mask_gen func3[0]=if_id_out[44] func3[1]=if_id_out[45] func3[2]=if_id_out[46] sign_mask[0]=dataMem_sign_mask[0] sign_mask[1]=dataMem_sign_mask[1] sign_mask[2]=dataMem_sign_mask[2] sign_mask[3]=dataMem_sign_mask[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:272.16-275.4"
.subckt mux2to1 input0[0]=mem_fwd1_mux_out[0] input0[1]=mem_fwd1_mux_out[1] input0[2]=mem_fwd1_mux_out[2] input0[3]=mem_fwd1_mux_out[3] input0[4]=mem_fwd1_mux_out[4] input0[5]=mem_fwd1_mux_out[5] input0[6]=mem_fwd1_mux_out[6] input0[7]=mem_fwd1_mux_out[7] input0[8]=mem_fwd1_mux_out[8] input0[9]=mem_fwd1_mux_out[9] input0[10]=mem_fwd1_mux_out[10] input0[11]=mem_fwd1_mux_out[11] input0[12]=mem_fwd1_mux_out[12] input0[13]=mem_fwd1_mux_out[13] input0[14]=mem_fwd1_mux_out[14] input0[15]=mem_fwd1_mux_out[15] input0[16]=mem_fwd1_mux_out[16] input0[17]=mem_fwd1_mux_out[17] input0[18]=mem_fwd1_mux_out[18] input0[19]=mem_fwd1_mux_out[19] input0[20]=mem_fwd1_mux_out[20] input0[21]=mem_fwd1_mux_out[21] input0[22]=mem_fwd1_mux_out[22] input0[23]=mem_fwd1_mux_out[23] input0[24]=mem_fwd1_mux_out[24] input0[25]=mem_fwd1_mux_out[25] input0[26]=mem_fwd1_mux_out[26] input0[27]=mem_fwd1_mux_out[27] input0[28]=mem_fwd1_mux_out[28] input0[29]=mem_fwd1_mux_out[29] input0[30]=mem_fwd1_mux_out[30] input0[31]=mem_fwd1_mux_out[31] input1[0]=wb_mux_out[0] input1[1]=wb_mux_out[1] input1[2]=wb_mux_out[2] input1[3]=wb_mux_out[3] input1[4]=wb_mux_out[4] input1[5]=wb_mux_out[5] input1[6]=wb_mux_out[6] input1[7]=wb_mux_out[7] input1[8]=wb_mux_out[8] input1[9]=wb_mux_out[9] input1[10]=wb_mux_out[10] input1[11]=wb_mux_out[11] input1[12]=wb_mux_out[12] input1[13]=wb_mux_out[13] input1[14]=wb_mux_out[14] input1[15]=wb_mux_out[15] input1[16]=wb_mux_out[16] input1[17]=wb_mux_out[17] input1[18]=wb_mux_out[18] input1[19]=wb_mux_out[19] input1[20]=wb_mux_out[20] input1[21]=wb_mux_out[21] input1[22]=wb_mux_out[22] input1[23]=wb_mux_out[23] input1[24]=wb_mux_out[24] input1[25]=wb_mux_out[25] input1[26]=wb_mux_out[26] input1[27]=wb_mux_out[27] input1[28]=wb_mux_out[28] input1[29]=wb_mux_out[29] input1[30]=wb_mux_out[30] input1[31]=wb_mux_out[31] out[0]=wb_fwd1_mux_out[0] out[1]=wb_fwd1_mux_out[1] out[2]=wb_fwd1_mux_out[2] out[3]=wb_fwd1_mux_out[3] out[4]=wb_fwd1_mux_out[4] out[5]=wb_fwd1_mux_out[5] out[6]=wb_fwd1_mux_out[6] out[7]=wb_fwd1_mux_out[7] out[8]=wb_fwd1_mux_out[8] out[9]=wb_fwd1_mux_out[9] out[10]=wb_fwd1_mux_out[10] out[11]=wb_fwd1_mux_out[11] out[12]=wb_fwd1_mux_out[12] out[13]=wb_fwd1_mux_out[13] out[14]=wb_fwd1_mux_out[14] out[15]=wb_fwd1_mux_out[15] out[16]=wb_fwd1_mux_out[16] out[17]=wb_fwd1_mux_out[17] out[18]=wb_fwd1_mux_out[18] out[19]=wb_fwd1_mux_out[19] out[20]=wb_fwd1_mux_out[20] out[21]=wb_fwd1_mux_out[21] out[22]=wb_fwd1_mux_out[22] out[23]=wb_fwd1_mux_out[23] out[24]=wb_fwd1_mux_out[24] out[25]=wb_fwd1_mux_out[25] out[26]=wb_fwd1_mux_out[26] out[27]=wb_fwd1_mux_out[27] out[28]=wb_fwd1_mux_out[28] out[29]=wb_fwd1_mux_out[29] out[30]=wb_fwd1_mux_out[30] out[31]=wb_fwd1_mux_out[31] select=wfwd1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:454.10-459.4"
.subckt mux2to1 input0[0]=mem_fwd2_mux_out[0] input0[1]=mem_fwd2_mux_out[1] input0[2]=mem_fwd2_mux_out[2] input0[3]=mem_fwd2_mux_out[3] input0[4]=mem_fwd2_mux_out[4] input0[5]=mem_fwd2_mux_out[5] input0[6]=mem_fwd2_mux_out[6] input0[7]=mem_fwd2_mux_out[7] input0[8]=mem_fwd2_mux_out[8] input0[9]=mem_fwd2_mux_out[9] input0[10]=mem_fwd2_mux_out[10] input0[11]=mem_fwd2_mux_out[11] input0[12]=mem_fwd2_mux_out[12] input0[13]=mem_fwd2_mux_out[13] input0[14]=mem_fwd2_mux_out[14] input0[15]=mem_fwd2_mux_out[15] input0[16]=mem_fwd2_mux_out[16] input0[17]=mem_fwd2_mux_out[17] input0[18]=mem_fwd2_mux_out[18] input0[19]=mem_fwd2_mux_out[19] input0[20]=mem_fwd2_mux_out[20] input0[21]=mem_fwd2_mux_out[21] input0[22]=mem_fwd2_mux_out[22] input0[23]=mem_fwd2_mux_out[23] input0[24]=mem_fwd2_mux_out[24] input0[25]=mem_fwd2_mux_out[25] input0[26]=mem_fwd2_mux_out[26] input0[27]=mem_fwd2_mux_out[27] input0[28]=mem_fwd2_mux_out[28] input0[29]=mem_fwd2_mux_out[29] input0[30]=mem_fwd2_mux_out[30] input0[31]=mem_fwd2_mux_out[31] input1[0]=wb_mux_out[0] input1[1]=wb_mux_out[1] input1[2]=wb_mux_out[2] input1[3]=wb_mux_out[3] input1[4]=wb_mux_out[4] input1[5]=wb_mux_out[5] input1[6]=wb_mux_out[6] input1[7]=wb_mux_out[7] input1[8]=wb_mux_out[8] input1[9]=wb_mux_out[9] input1[10]=wb_mux_out[10] input1[11]=wb_mux_out[11] input1[12]=wb_mux_out[12] input1[13]=wb_mux_out[13] input1[14]=wb_mux_out[14] input1[15]=wb_mux_out[15] input1[16]=wb_mux_out[16] input1[17]=wb_mux_out[17] input1[18]=wb_mux_out[18] input1[19]=wb_mux_out[19] input1[20]=wb_mux_out[20] input1[21]=wb_mux_out[21] input1[22]=wb_mux_out[22] input1[23]=wb_mux_out[23] input1[24]=wb_mux_out[24] input1[25]=wb_mux_out[25] input1[26]=wb_mux_out[26] input1[27]=wb_mux_out[27] input1[28]=wb_mux_out[28] input1[29]=wb_mux_out[29] input1[30]=wb_mux_out[30] input1[31]=wb_mux_out[31] out[0]=wb_fwd2_mux_out[0] out[1]=wb_fwd2_mux_out[1] out[2]=wb_fwd2_mux_out[2] out[3]=wb_fwd2_mux_out[3] out[4]=wb_fwd2_mux_out[4] out[5]=wb_fwd2_mux_out[5] out[6]=wb_fwd2_mux_out[6] out[7]=wb_fwd2_mux_out[7] out[8]=wb_fwd2_mux_out[8] out[9]=wb_fwd2_mux_out[9] out[10]=wb_fwd2_mux_out[10] out[11]=wb_fwd2_mux_out[11] out[12]=wb_fwd2_mux_out[12] out[13]=wb_fwd2_mux_out[13] out[14]=wb_fwd2_mux_out[14] out[15]=wb_fwd2_mux_out[15] out[16]=wb_fwd2_mux_out[16] out[17]=wb_fwd2_mux_out[17] out[18]=wb_fwd2_mux_out[18] out[19]=wb_fwd2_mux_out[19] out[20]=wb_fwd2_mux_out[20] out[21]=wb_fwd2_mux_out[21] out[22]=wb_fwd2_mux_out[22] out[23]=wb_fwd2_mux_out[23] out[24]=wb_fwd2_mux_out[24] out[25]=wb_fwd2_mux_out[25] out[26]=wb_fwd2_mux_out[26] out[27]=wb_fwd2_mux_out[27] out[28]=wb_fwd2_mux_out[28] out[29]=wb_fwd2_mux_out[29] out[30]=wb_fwd2_mux_out[30] out[31]=wb_fwd2_mux_out[31] select=wfwd2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:461.10-466.4"
.subckt mux2to1 input0[0]=mem_wb_out[36] input0[1]=mem_wb_out[37] input0[2]=mem_wb_out[38] input0[3]=mem_wb_out[39] input0[4]=mem_wb_out[40] input0[5]=mem_wb_out[41] input0[6]=mem_wb_out[42] input0[7]=mem_wb_out[43] input0[8]=mem_wb_out[44] input0[9]=mem_wb_out[45] input0[10]=mem_wb_out[46] input0[11]=mem_wb_out[47] input0[12]=mem_wb_out[48] input0[13]=mem_wb_out[49] input0[14]=mem_wb_out[50] input0[15]=mem_wb_out[51] input0[16]=mem_wb_out[52] input0[17]=mem_wb_out[53] input0[18]=mem_wb_out[54] input0[19]=mem_wb_out[55] input0[20]=mem_wb_out[56] input0[21]=mem_wb_out[57] input0[22]=mem_wb_out[58] input0[23]=mem_wb_out[59] input0[24]=mem_wb_out[60] input0[25]=mem_wb_out[61] input0[26]=mem_wb_out[62] input0[27]=mem_wb_out[63] input0[28]=mem_wb_out[64] input0[29]=mem_wb_out[65] input0[30]=mem_wb_out[66] input0[31]=mem_wb_out[67] input1[0]=mem_wb_out[68] input1[1]=mem_wb_out[69] input1[2]=mem_wb_out[70] input1[3]=mem_wb_out[71] input1[4]=mem_wb_out[72] input1[5]=mem_wb_out[73] input1[6]=mem_wb_out[74] input1[7]=mem_wb_out[75] input1[8]=mem_wb_out[76] input1[9]=mem_wb_out[77] input1[10]=mem_wb_out[78] input1[11]=mem_wb_out[79] input1[12]=mem_wb_out[80] input1[13]=mem_wb_out[81] input1[14]=mem_wb_out[82] input1[15]=mem_wb_out[83] input1[16]=mem_wb_out[84] input1[17]=mem_wb_out[85] input1[18]=mem_wb_out[86] input1[19]=mem_wb_out[87] input1[20]=mem_wb_out[88] input1[21]=mem_wb_out[89] input1[22]=mem_wb_out[90] input1[23]=mem_wb_out[91] input1[24]=mem_wb_out[92] input1[25]=mem_wb_out[93] input1[26]=mem_wb_out[94] input1[27]=mem_wb_out[95] input1[28]=mem_wb_out[96] input1[29]=mem_wb_out[97] input1[30]=mem_wb_out[98] input1[31]=mem_wb_out[99] out[0]=wb_mux_out[0] out[1]=wb_mux_out[1] out[2]=wb_mux_out[2] out[3]=wb_mux_out[3] out[4]=wb_mux_out[4] out[5]=wb_mux_out[5] out[6]=wb_mux_out[6] out[7]=wb_mux_out[7] out[8]=wb_mux_out[8] out[9]=wb_mux_out[9] out[10]=wb_mux_out[10] out[11]=wb_mux_out[11] out[12]=wb_mux_out[12] out[13]=wb_mux_out[13] out[14]=wb_mux_out[14] out[15]=wb_mux_out[15] out[16]=wb_mux_out[16] out[17]=wb_mux_out[17] out[18]=wb_mux_out[18] out[19]=wb_mux_out[19] out[20]=wb_mux_out[20] out[21]=wb_mux_out[21] out[22]=wb_mux_out[22] out[23]=wb_mux_out[23] out[24]=wb_mux_out[24] out[25]=wb_mux_out[25] out[26]=wb_mux_out[26] out[27]=wb_mux_out[27] out[28]=wb_mux_out[28] out[29]=wb_mux_out[29] out[30]=wb_mux_out[30] out[31]=wb_mux_out[31] select=mem_wb_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:407.10-412.4"
.names wb_fwd2_mux_out[0] data_mem_WrData[0]
1 1
.names wb_fwd2_mux_out[1] data_mem_WrData[1]
1 1
.names wb_fwd2_mux_out[2] data_mem_WrData[2]
1 1
.names wb_fwd2_mux_out[3] data_mem_WrData[3]
1 1
.names wb_fwd2_mux_out[4] data_mem_WrData[4]
1 1
.names wb_fwd2_mux_out[5] data_mem_WrData[5]
1 1
.names wb_fwd2_mux_out[6] data_mem_WrData[6]
1 1
.names wb_fwd2_mux_out[7] data_mem_WrData[7]
1 1
.names wb_fwd2_mux_out[8] data_mem_WrData[8]
1 1
.names wb_fwd2_mux_out[9] data_mem_WrData[9]
1 1
.names wb_fwd2_mux_out[10] data_mem_WrData[10]
1 1
.names wb_fwd2_mux_out[11] data_mem_WrData[11]
1 1
.names wb_fwd2_mux_out[12] data_mem_WrData[12]
1 1
.names wb_fwd2_mux_out[13] data_mem_WrData[13]
1 1
.names wb_fwd2_mux_out[14] data_mem_WrData[14]
1 1
.names wb_fwd2_mux_out[15] data_mem_WrData[15]
1 1
.names wb_fwd2_mux_out[16] data_mem_WrData[16]
1 1
.names wb_fwd2_mux_out[17] data_mem_WrData[17]
1 1
.names wb_fwd2_mux_out[18] data_mem_WrData[18]
1 1
.names wb_fwd2_mux_out[19] data_mem_WrData[19]
1 1
.names wb_fwd2_mux_out[20] data_mem_WrData[20]
1 1
.names wb_fwd2_mux_out[21] data_mem_WrData[21]
1 1
.names wb_fwd2_mux_out[22] data_mem_WrData[22]
1 1
.names wb_fwd2_mux_out[23] data_mem_WrData[23]
1 1
.names wb_fwd2_mux_out[24] data_mem_WrData[24]
1 1
.names wb_fwd2_mux_out[25] data_mem_WrData[25]
1 1
.names wb_fwd2_mux_out[26] data_mem_WrData[26]
1 1
.names wb_fwd2_mux_out[27] data_mem_WrData[27]
1 1
.names wb_fwd2_mux_out[28] data_mem_WrData[28]
1 1
.names wb_fwd2_mux_out[29] data_mem_WrData[29]
1 1
.names wb_fwd2_mux_out[30] data_mem_WrData[30]
1 1
.names wb_fwd2_mux_out[31] data_mem_WrData[31]
1 1
.names lui_result[0] data_mem_addr[0]
1 1
.names lui_result[1] data_mem_addr[1]
1 1
.names lui_result[2] data_mem_addr[2]
1 1
.names lui_result[3] data_mem_addr[3]
1 1
.names lui_result[4] data_mem_addr[4]
1 1
.names lui_result[5] data_mem_addr[5]
1 1
.names lui_result[6] data_mem_addr[6]
1 1
.names lui_result[7] data_mem_addr[7]
1 1
.names lui_result[8] data_mem_addr[8]
1 1
.names lui_result[9] data_mem_addr[9]
1 1
.names lui_result[10] data_mem_addr[10]
1 1
.names lui_result[11] data_mem_addr[11]
1 1
.names lui_result[12] data_mem_addr[12]
1 1
.names lui_result[13] data_mem_addr[13]
1 1
.names lui_result[14] data_mem_addr[14]
1 1
.names lui_result[15] data_mem_addr[15]
1 1
.names lui_result[16] data_mem_addr[16]
1 1
.names lui_result[17] data_mem_addr[17]
1 1
.names lui_result[18] data_mem_addr[18]
1 1
.names lui_result[19] data_mem_addr[19]
1 1
.names lui_result[20] data_mem_addr[20]
1 1
.names lui_result[21] data_mem_addr[21]
1 1
.names lui_result[22] data_mem_addr[22]
1 1
.names lui_result[23] data_mem_addr[23]
1 1
.names lui_result[24] data_mem_addr[24]
1 1
.names lui_result[25] data_mem_addr[25]
1 1
.names lui_result[26] data_mem_addr[26]
1 1
.names lui_result[27] data_mem_addr[27]
1 1
.names lui_result[28] data_mem_addr[28]
1 1
.names lui_result[29] data_mem_addr[29]
1 1
.names lui_result[30] data_mem_addr[30]
1 1
.names lui_result[31] data_mem_addr[31]
1 1
.names ex_cont_mux_out[5] data_mem_memread
1 1
.names ex_cont_mux_out[4] data_mem_memwrite
1 1
.names id_ex_out[147] data_mem_sign_mask[0]
1 1
.names id_ex_out[148] data_mem_sign_mask[1]
1 1
.names id_ex_out[149] data_mem_sign_mask[2]
1 1
.names id_ex_out[150] data_mem_sign_mask[3]
1 1
.names pc_out[0] inst_mem_in[0]
1 1
.names pc_out[1] inst_mem_in[1]
1 1
.names pc_out[2] inst_mem_in[2]
1 1
.names pc_out[3] inst_mem_in[3]
1 1
.names pc_out[4] inst_mem_in[4]
1 1
.names pc_out[5] inst_mem_in[5]
1 1
.names pc_out[6] inst_mem_in[6]
1 1
.names pc_out[7] inst_mem_in[7]
1 1
.names pc_out[8] inst_mem_in[8]
1 1
.names pc_out[9] inst_mem_in[9]
1 1
.names pc_out[10] inst_mem_in[10]
1 1
.names pc_out[11] inst_mem_in[11]
1 1
.names pc_out[12] inst_mem_in[12]
1 1
.names pc_out[13] inst_mem_in[13]
1 1
.names pc_out[14] inst_mem_in[14]
1 1
.names pc_out[15] inst_mem_in[15]
1 1
.names pc_out[16] inst_mem_in[16]
1 1
.names pc_out[17] inst_mem_in[17]
1 1
.names pc_out[18] inst_mem_in[18]
1 1
.names pc_out[19] inst_mem_in[19]
1 1
.names pc_out[20] inst_mem_in[20]
1 1
.names pc_out[21] inst_mem_in[21]
1 1
.names pc_out[22] inst_mem_in[22]
1 1
.names pc_out[23] inst_mem_in[23]
1 1
.names pc_out[24] inst_mem_in[24]
1 1
.names pc_out[25] inst_mem_in[25]
1 1
.names pc_out[26] inst_mem_in[26]
1 1
.names pc_out[27] inst_mem_in[27]
1 1
.names pc_out[28] inst_mem_in[28]
1 1
.names pc_out[29] inst_mem_in[29]
1 1
.names pc_out[30] inst_mem_in[30]
1 1
.names pc_out[31] inst_mem_in[31]
1 1
.names $undef wfi
1 1
.names $undef wfi_out
1 1
.end

.model csr_file
.inputs clk write wrAddr_CSR[0] wrAddr_CSR[1] wrAddr_CSR[2] wrAddr_CSR[3] wrAddr_CSR[4] wrAddr_CSR[5] wrAddr_CSR[6] wrAddr_CSR[7] wrAddr_CSR[8] wrAddr_CSR[9] wrAddr_CSR[10] wrAddr_CSR[11] wrVal_CSR[0] wrVal_CSR[1] wrVal_CSR[2] wrVal_CSR[3] wrVal_CSR[4] wrVal_CSR[5] wrVal_CSR[6] wrVal_CSR[7] wrVal_CSR[8] wrVal_CSR[9] wrVal_CSR[10] wrVal_CSR[11] wrVal_CSR[12] wrVal_CSR[13] wrVal_CSR[14] wrVal_CSR[15] wrVal_CSR[16] wrVal_CSR[17] wrVal_CSR[18] wrVal_CSR[19] wrVal_CSR[20] wrVal_CSR[21] wrVal_CSR[22] wrVal_CSR[23] wrVal_CSR[24] wrVal_CSR[25] wrVal_CSR[26] wrVal_CSR[27] wrVal_CSR[28] wrVal_CSR[29] wrVal_CSR[30] wrVal_CSR[31] rdAddr_CSR[0] rdAddr_CSR[1] rdAddr_CSR[2] rdAddr_CSR[3] rdAddr_CSR[4] rdAddr_CSR[5] rdAddr_CSR[6] rdAddr_CSR[7] rdAddr_CSR[8] rdAddr_CSR[9] rdAddr_CSR[10] rdAddr_CSR[11]
.outputs rdVal_CSR[0] rdVal_CSR[1] rdVal_CSR[2] rdVal_CSR[3] rdVal_CSR[4] rdVal_CSR[5] rdVal_CSR[6] rdVal_CSR[7] rdVal_CSR[8] rdVal_CSR[9] rdVal_CSR[10] rdVal_CSR[11] rdVal_CSR[12] rdVal_CSR[13] rdVal_CSR[14] rdVal_CSR[15] rdVal_CSR[16] rdVal_CSR[17] rdVal_CSR[18] rdVal_CSR[19] rdVal_CSR[20] rdVal_CSR[21] rdVal_CSR[22] rdVal_CSR[23] rdVal_CSR[24] rdVal_CSR[25] rdVal_CSR[26] rdVal_CSR[27] rdVal_CSR[28] rdVal_CSR[29] rdVal_CSR[30] rdVal_CSR[31]
.names $false
.names $true
1
.names $undef
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rdAddr_CSR[0] RADDR[1]=rdAddr_CSR[1] RADDR[2]=rdAddr_CSR[2] RADDR[3]=rdAddr_CSR[3] RADDR[4]=rdAddr_CSR[4] RADDR[5]=rdAddr_CSR[5] RADDR[6]=rdAddr_CSR[6] RADDR[7]=rdAddr_CSR[7] RADDR[8]=rdAddr_CSR[8] RADDR[9]=rdAddr_CSR[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=csr_file.0.0.0_RDATA[0] RDATA[1]=rdVal_CSR[0] RDATA[2]=csr_file.0.0.0_RDATA[2] RDATA[3]=csr_file.0.0.0_RDATA[3] RDATA[4]=csr_file.0.0.0_RDATA[4] RDATA[5]=rdVal_CSR[1] RDATA[6]=csr_file.0.0.0_RDATA[6] RDATA[7]=csr_file.0.0.0_RDATA[7] RDATA[8]=csr_file.0.0.0_RDATA[8] RDATA[9]=rdVal_CSR[2] RDATA[10]=csr_file.0.0.0_RDATA[10] RDATA[11]=csr_file.0.0.0_RDATA[11] RDATA[12]=csr_file.0.0.0_RDATA[12] RDATA[13]=rdVal_CSR[3] RDATA[14]=csr_file.0.0.0_RDATA[14] RDATA[15]=csr_file.0.0.0_RDATA[15] RE=$true WADDR[0]=wrAddr_CSR[0] WADDR[1]=wrAddr_CSR[1] WADDR[2]=wrAddr_CSR[2] WADDR[3]=wrAddr_CSR[3] WADDR[4]=wrAddr_CSR[4] WADDR[5]=wrAddr_CSR[5] WADDR[6]=wrAddr_CSR[6] WADDR[7]=wrAddr_CSR[7] WADDR[8]=wrAddr_CSR[8] WADDR[9]=wrAddr_CSR[9] WADDR[10]=$false WCLK=clk WCLKE=write WDATA[0]=$undef WDATA[1]=wrVal_CSR[0] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=wrVal_CSR[1] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=wrVal_CSR[2] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=wrVal_CSR[3] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rdAddr_CSR[0] RADDR[1]=rdAddr_CSR[1] RADDR[2]=rdAddr_CSR[2] RADDR[3]=rdAddr_CSR[3] RADDR[4]=rdAddr_CSR[4] RADDR[5]=rdAddr_CSR[5] RADDR[6]=rdAddr_CSR[6] RADDR[7]=rdAddr_CSR[7] RADDR[8]=rdAddr_CSR[8] RADDR[9]=rdAddr_CSR[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=csr_file.1.0.0_RDATA[0] RDATA[1]=rdVal_CSR[4] RDATA[2]=csr_file.1.0.0_RDATA[2] RDATA[3]=csr_file.1.0.0_RDATA[3] RDATA[4]=csr_file.1.0.0_RDATA[4] RDATA[5]=rdVal_CSR[5] RDATA[6]=csr_file.1.0.0_RDATA[6] RDATA[7]=csr_file.1.0.0_RDATA[7] RDATA[8]=csr_file.1.0.0_RDATA[8] RDATA[9]=rdVal_CSR[6] RDATA[10]=csr_file.1.0.0_RDATA[10] RDATA[11]=csr_file.1.0.0_RDATA[11] RDATA[12]=csr_file.1.0.0_RDATA[12] RDATA[13]=rdVal_CSR[7] RDATA[14]=csr_file.1.0.0_RDATA[14] RDATA[15]=csr_file.1.0.0_RDATA[15] RE=$true WADDR[0]=wrAddr_CSR[0] WADDR[1]=wrAddr_CSR[1] WADDR[2]=wrAddr_CSR[2] WADDR[3]=wrAddr_CSR[3] WADDR[4]=wrAddr_CSR[4] WADDR[5]=wrAddr_CSR[5] WADDR[6]=wrAddr_CSR[6] WADDR[7]=wrAddr_CSR[7] WADDR[8]=wrAddr_CSR[8] WADDR[9]=wrAddr_CSR[9] WADDR[10]=$false WCLK=clk WCLKE=write WDATA[0]=$undef WDATA[1]=wrVal_CSR[4] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=wrVal_CSR[5] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=wrVal_CSR[6] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=wrVal_CSR[7] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rdAddr_CSR[0] RADDR[1]=rdAddr_CSR[1] RADDR[2]=rdAddr_CSR[2] RADDR[3]=rdAddr_CSR[3] RADDR[4]=rdAddr_CSR[4] RADDR[5]=rdAddr_CSR[5] RADDR[6]=rdAddr_CSR[6] RADDR[7]=rdAddr_CSR[7] RADDR[8]=rdAddr_CSR[8] RADDR[9]=rdAddr_CSR[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=csr_file.2.0.0_RDATA[0] RDATA[1]=rdVal_CSR[8] RDATA[2]=csr_file.2.0.0_RDATA[2] RDATA[3]=csr_file.2.0.0_RDATA[3] RDATA[4]=csr_file.2.0.0_RDATA[4] RDATA[5]=rdVal_CSR[9] RDATA[6]=csr_file.2.0.0_RDATA[6] RDATA[7]=csr_file.2.0.0_RDATA[7] RDATA[8]=csr_file.2.0.0_RDATA[8] RDATA[9]=rdVal_CSR[10] RDATA[10]=csr_file.2.0.0_RDATA[10] RDATA[11]=csr_file.2.0.0_RDATA[11] RDATA[12]=csr_file.2.0.0_RDATA[12] RDATA[13]=rdVal_CSR[11] RDATA[14]=csr_file.2.0.0_RDATA[14] RDATA[15]=csr_file.2.0.0_RDATA[15] RE=$true WADDR[0]=wrAddr_CSR[0] WADDR[1]=wrAddr_CSR[1] WADDR[2]=wrAddr_CSR[2] WADDR[3]=wrAddr_CSR[3] WADDR[4]=wrAddr_CSR[4] WADDR[5]=wrAddr_CSR[5] WADDR[6]=wrAddr_CSR[6] WADDR[7]=wrAddr_CSR[7] WADDR[8]=wrAddr_CSR[8] WADDR[9]=wrAddr_CSR[9] WADDR[10]=$false WCLK=clk WCLKE=write WDATA[0]=$undef WDATA[1]=wrVal_CSR[8] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=wrVal_CSR[9] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=wrVal_CSR[10] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=wrVal_CSR[11] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rdAddr_CSR[0] RADDR[1]=rdAddr_CSR[1] RADDR[2]=rdAddr_CSR[2] RADDR[3]=rdAddr_CSR[3] RADDR[4]=rdAddr_CSR[4] RADDR[5]=rdAddr_CSR[5] RADDR[6]=rdAddr_CSR[6] RADDR[7]=rdAddr_CSR[7] RADDR[8]=rdAddr_CSR[8] RADDR[9]=rdAddr_CSR[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=csr_file.3.0.0_RDATA[0] RDATA[1]=rdVal_CSR[12] RDATA[2]=csr_file.3.0.0_RDATA[2] RDATA[3]=csr_file.3.0.0_RDATA[3] RDATA[4]=csr_file.3.0.0_RDATA[4] RDATA[5]=rdVal_CSR[13] RDATA[6]=csr_file.3.0.0_RDATA[6] RDATA[7]=csr_file.3.0.0_RDATA[7] RDATA[8]=csr_file.3.0.0_RDATA[8] RDATA[9]=rdVal_CSR[14] RDATA[10]=csr_file.3.0.0_RDATA[10] RDATA[11]=csr_file.3.0.0_RDATA[11] RDATA[12]=csr_file.3.0.0_RDATA[12] RDATA[13]=rdVal_CSR[15] RDATA[14]=csr_file.3.0.0_RDATA[14] RDATA[15]=csr_file.3.0.0_RDATA[15] RE=$true WADDR[0]=wrAddr_CSR[0] WADDR[1]=wrAddr_CSR[1] WADDR[2]=wrAddr_CSR[2] WADDR[3]=wrAddr_CSR[3] WADDR[4]=wrAddr_CSR[4] WADDR[5]=wrAddr_CSR[5] WADDR[6]=wrAddr_CSR[6] WADDR[7]=wrAddr_CSR[7] WADDR[8]=wrAddr_CSR[8] WADDR[9]=wrAddr_CSR[9] WADDR[10]=$false WCLK=clk WCLKE=write WDATA[0]=$undef WDATA[1]=wrVal_CSR[12] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=wrVal_CSR[13] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=wrVal_CSR[14] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=wrVal_CSR[15] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rdAddr_CSR[0] RADDR[1]=rdAddr_CSR[1] RADDR[2]=rdAddr_CSR[2] RADDR[3]=rdAddr_CSR[3] RADDR[4]=rdAddr_CSR[4] RADDR[5]=rdAddr_CSR[5] RADDR[6]=rdAddr_CSR[6] RADDR[7]=rdAddr_CSR[7] RADDR[8]=rdAddr_CSR[8] RADDR[9]=rdAddr_CSR[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=csr_file.4.0.0_RDATA[0] RDATA[1]=rdVal_CSR[16] RDATA[2]=csr_file.4.0.0_RDATA[2] RDATA[3]=csr_file.4.0.0_RDATA[3] RDATA[4]=csr_file.4.0.0_RDATA[4] RDATA[5]=rdVal_CSR[17] RDATA[6]=csr_file.4.0.0_RDATA[6] RDATA[7]=csr_file.4.0.0_RDATA[7] RDATA[8]=csr_file.4.0.0_RDATA[8] RDATA[9]=rdVal_CSR[18] RDATA[10]=csr_file.4.0.0_RDATA[10] RDATA[11]=csr_file.4.0.0_RDATA[11] RDATA[12]=csr_file.4.0.0_RDATA[12] RDATA[13]=rdVal_CSR[19] RDATA[14]=csr_file.4.0.0_RDATA[14] RDATA[15]=csr_file.4.0.0_RDATA[15] RE=$true WADDR[0]=wrAddr_CSR[0] WADDR[1]=wrAddr_CSR[1] WADDR[2]=wrAddr_CSR[2] WADDR[3]=wrAddr_CSR[3] WADDR[4]=wrAddr_CSR[4] WADDR[5]=wrAddr_CSR[5] WADDR[6]=wrAddr_CSR[6] WADDR[7]=wrAddr_CSR[7] WADDR[8]=wrAddr_CSR[8] WADDR[9]=wrAddr_CSR[9] WADDR[10]=$false WCLK=clk WCLKE=write WDATA[0]=$undef WDATA[1]=wrVal_CSR[16] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=wrVal_CSR[17] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=wrVal_CSR[18] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=wrVal_CSR[19] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rdAddr_CSR[0] RADDR[1]=rdAddr_CSR[1] RADDR[2]=rdAddr_CSR[2] RADDR[3]=rdAddr_CSR[3] RADDR[4]=rdAddr_CSR[4] RADDR[5]=rdAddr_CSR[5] RADDR[6]=rdAddr_CSR[6] RADDR[7]=rdAddr_CSR[7] RADDR[8]=rdAddr_CSR[8] RADDR[9]=rdAddr_CSR[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=csr_file.5.0.0_RDATA[0] RDATA[1]=rdVal_CSR[20] RDATA[2]=csr_file.5.0.0_RDATA[2] RDATA[3]=csr_file.5.0.0_RDATA[3] RDATA[4]=csr_file.5.0.0_RDATA[4] RDATA[5]=rdVal_CSR[21] RDATA[6]=csr_file.5.0.0_RDATA[6] RDATA[7]=csr_file.5.0.0_RDATA[7] RDATA[8]=csr_file.5.0.0_RDATA[8] RDATA[9]=rdVal_CSR[22] RDATA[10]=csr_file.5.0.0_RDATA[10] RDATA[11]=csr_file.5.0.0_RDATA[11] RDATA[12]=csr_file.5.0.0_RDATA[12] RDATA[13]=rdVal_CSR[23] RDATA[14]=csr_file.5.0.0_RDATA[14] RDATA[15]=csr_file.5.0.0_RDATA[15] RE=$true WADDR[0]=wrAddr_CSR[0] WADDR[1]=wrAddr_CSR[1] WADDR[2]=wrAddr_CSR[2] WADDR[3]=wrAddr_CSR[3] WADDR[4]=wrAddr_CSR[4] WADDR[5]=wrAddr_CSR[5] WADDR[6]=wrAddr_CSR[6] WADDR[7]=wrAddr_CSR[7] WADDR[8]=wrAddr_CSR[8] WADDR[9]=wrAddr_CSR[9] WADDR[10]=$false WCLK=clk WCLKE=write WDATA[0]=$undef WDATA[1]=wrVal_CSR[20] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=wrVal_CSR[21] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=wrVal_CSR[22] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=wrVal_CSR[23] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rdAddr_CSR[0] RADDR[1]=rdAddr_CSR[1] RADDR[2]=rdAddr_CSR[2] RADDR[3]=rdAddr_CSR[3] RADDR[4]=rdAddr_CSR[4] RADDR[5]=rdAddr_CSR[5] RADDR[6]=rdAddr_CSR[6] RADDR[7]=rdAddr_CSR[7] RADDR[8]=rdAddr_CSR[8] RADDR[9]=rdAddr_CSR[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=csr_file.6.0.0_RDATA[0] RDATA[1]=rdVal_CSR[24] RDATA[2]=csr_file.6.0.0_RDATA[2] RDATA[3]=csr_file.6.0.0_RDATA[3] RDATA[4]=csr_file.6.0.0_RDATA[4] RDATA[5]=rdVal_CSR[25] RDATA[6]=csr_file.6.0.0_RDATA[6] RDATA[7]=csr_file.6.0.0_RDATA[7] RDATA[8]=csr_file.6.0.0_RDATA[8] RDATA[9]=rdVal_CSR[26] RDATA[10]=csr_file.6.0.0_RDATA[10] RDATA[11]=csr_file.6.0.0_RDATA[11] RDATA[12]=csr_file.6.0.0_RDATA[12] RDATA[13]=rdVal_CSR[27] RDATA[14]=csr_file.6.0.0_RDATA[14] RDATA[15]=csr_file.6.0.0_RDATA[15] RE=$true WADDR[0]=wrAddr_CSR[0] WADDR[1]=wrAddr_CSR[1] WADDR[2]=wrAddr_CSR[2] WADDR[3]=wrAddr_CSR[3] WADDR[4]=wrAddr_CSR[4] WADDR[5]=wrAddr_CSR[5] WADDR[6]=wrAddr_CSR[6] WADDR[7]=wrAddr_CSR[7] WADDR[8]=wrAddr_CSR[8] WADDR[9]=wrAddr_CSR[9] WADDR[10]=$false WCLK=clk WCLKE=write WDATA[0]=$undef WDATA[1]=wrVal_CSR[24] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=wrVal_CSR[25] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=wrVal_CSR[26] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=wrVal_CSR[27] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rdAddr_CSR[0] RADDR[1]=rdAddr_CSR[1] RADDR[2]=rdAddr_CSR[2] RADDR[3]=rdAddr_CSR[3] RADDR[4]=rdAddr_CSR[4] RADDR[5]=rdAddr_CSR[5] RADDR[6]=rdAddr_CSR[6] RADDR[7]=rdAddr_CSR[7] RADDR[8]=rdAddr_CSR[8] RADDR[9]=rdAddr_CSR[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=csr_file.7.0.0_RDATA[0] RDATA[1]=rdVal_CSR[28] RDATA[2]=csr_file.7.0.0_RDATA[2] RDATA[3]=csr_file.7.0.0_RDATA[3] RDATA[4]=csr_file.7.0.0_RDATA[4] RDATA[5]=rdVal_CSR[29] RDATA[6]=csr_file.7.0.0_RDATA[6] RDATA[7]=csr_file.7.0.0_RDATA[7] RDATA[8]=csr_file.7.0.0_RDATA[8] RDATA[9]=rdVal_CSR[30] RDATA[10]=csr_file.7.0.0_RDATA[10] RDATA[11]=csr_file.7.0.0_RDATA[11] RDATA[12]=csr_file.7.0.0_RDATA[12] RDATA[13]=rdVal_CSR[31] RDATA[14]=csr_file.7.0.0_RDATA[14] RDATA[15]=csr_file.7.0.0_RDATA[15] RE=$true WADDR[0]=wrAddr_CSR[0] WADDR[1]=wrAddr_CSR[1] WADDR[2]=wrAddr_CSR[2] WADDR[3]=wrAddr_CSR[3] WADDR[4]=wrAddr_CSR[4] WADDR[5]=wrAddr_CSR[5] WADDR[6]=wrAddr_CSR[6] WADDR[7]=wrAddr_CSR[7] WADDR[8]=wrAddr_CSR[8] WADDR[9]=wrAddr_CSR[9] WADDR[10]=$false WCLK=clk WCLKE=write WDATA[0]=$undef WDATA[1]=wrVal_CSR[28] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=wrVal_CSR[29] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=wrVal_CSR[30] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=wrVal_CSR[31] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.names rdVal_CSR[28] csr_file.7.0.0_RDATA[1]
1 1
.names rdVal_CSR[29] csr_file.7.0.0_RDATA[5]
1 1
.names rdVal_CSR[30] csr_file.7.0.0_RDATA[9]
1 1
.names rdVal_CSR[31] csr_file.7.0.0_RDATA[13]
1 1
.names rdVal_CSR[16] csr_file.4.0.0_RDATA[1]
1 1
.names rdVal_CSR[17] csr_file.4.0.0_RDATA[5]
1 1
.names rdVal_CSR[18] csr_file.4.0.0_RDATA[9]
1 1
.names rdVal_CSR[19] csr_file.4.0.0_RDATA[13]
1 1
.names rdVal_CSR[12] csr_file.3.0.0_RDATA[1]
1 1
.names rdVal_CSR[13] csr_file.3.0.0_RDATA[5]
1 1
.names rdVal_CSR[14] csr_file.3.0.0_RDATA[9]
1 1
.names rdVal_CSR[15] csr_file.3.0.0_RDATA[13]
1 1
.names rdVal_CSR[24] csr_file.6.0.0_RDATA[1]
1 1
.names rdVal_CSR[25] csr_file.6.0.0_RDATA[5]
1 1
.names rdVal_CSR[26] csr_file.6.0.0_RDATA[9]
1 1
.names rdVal_CSR[27] csr_file.6.0.0_RDATA[13]
1 1
.names rdVal_CSR[0] csr_file.0.0.0_RDATA[1]
1 1
.names rdVal_CSR[1] csr_file.0.0.0_RDATA[5]
1 1
.names rdVal_CSR[2] csr_file.0.0.0_RDATA[9]
1 1
.names rdVal_CSR[3] csr_file.0.0.0_RDATA[13]
1 1
.names rdVal_CSR[8] csr_file.2.0.0_RDATA[1]
1 1
.names rdVal_CSR[9] csr_file.2.0.0_RDATA[5]
1 1
.names rdVal_CSR[10] csr_file.2.0.0_RDATA[9]
1 1
.names rdVal_CSR[11] csr_file.2.0.0_RDATA[13]
1 1
.names rdVal_CSR[4] csr_file.1.0.0_RDATA[1]
1 1
.names rdVal_CSR[5] csr_file.1.0.0_RDATA[5]
1 1
.names rdVal_CSR[6] csr_file.1.0.0_RDATA[9]
1 1
.names rdVal_CSR[7] csr_file.1.0.0_RDATA[13]
1 1
.names rdVal_CSR[20] csr_file.5.0.0_RDATA[1]
1 1
.names rdVal_CSR[21] csr_file.5.0.0_RDATA[5]
1 1
.names rdVal_CSR[22] csr_file.5.0.0_RDATA[9]
1 1
.names rdVal_CSR[23] csr_file.5.0.0_RDATA[13]
1 1
.end

.model data_mem
.inputs clk addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] addr[14] addr[15] addr[16] addr[17] addr[18] addr[19] addr[20] addr[21] addr[22] addr[23] addr[24] addr[25] addr[26] addr[27] addr[28] addr[29] addr[30] addr[31] write_data[0] write_data[1] write_data[2] write_data[3] write_data[4] write_data[5] write_data[6] write_data[7] write_data[8] write_data[9] write_data[10] write_data[11] write_data[12] write_data[13] write_data[14] write_data[15] write_data[16] write_data[17] write_data[18] write_data[19] write_data[20] write_data[21] write_data[22] write_data[23] write_data[24] write_data[25] write_data[26] write_data[27] write_data[28] write_data[29] write_data[30] write_data[31] memwrite memread sign_mask[0] sign_mask[1] sign_mask[2] sign_mask[3] wfi
.outputs read_data[0] read_data[1] read_data[2] read_data[3] read_data[4] read_data[5] read_data[6] read_data[7] read_data[8] read_data[9] read_data[10] read_data[11] read_data[12] read_data[13] read_data[14] read_data[15] read_data[16] read_data[17] read_data[18] read_data[19] read_data[20] read_data[21] read_data[22] read_data[23] read_data[24] read_data[25] read_data[26] read_data[27] read_data[28] read_data[29] read_data[30] read_data[31] led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7]
.names $false
.names $true
1
.names $undef
.subckt spram_wrap addr[0]=addr[2] addr[1]=addr[3] addr[2]=addr[4] addr[3]=addr[5] addr[4]=addr[6] addr[5]=addr[7] addr[6]=addr[8] addr[7]=addr[9] addr[8]=addr[10] addr[9]=addr[11] addr[10]=addr[12] addr[11]=addr[13] addr[12]=addr[14] addr[13]=addr[15] addr[14]=addr[16] addr[15]=addr[17] be[0]=sign_mask[0] be[1]=sign_mask[1] be[2]=sign_mask[2] be[3]=sign_mask[3] clk=clk din[0]=write_data[0] din[1]=write_data[1] din[2]=write_data[2] din[3]=write_data[3] din[4]=write_data[4] din[5]=write_data[5] din[6]=write_data[6] din[7]=write_data[7] din[8]=write_data[8] din[9]=write_data[9] din[10]=write_data[10] din[11]=write_data[11] din[12]=write_data[12] din[13]=write_data[13] din[14]=write_data[14] din[15]=write_data[15] din[16]=write_data[16] din[17]=write_data[17] din[18]=write_data[18] din[19]=write_data[19] din[20]=write_data[20] din[21]=write_data[21] din[22]=write_data[22] din[23]=write_data[23] din[24]=write_data[24] din[25]=write_data[25] din[26]=write_data[26] din[27]=write_data[27] din[28]=write_data[28] din[29]=write_data[29] din[30]=write_data[30] din[31]=write_data[31] dout[0]=dout[0] dout[1]=dout[1] dout[2]=dout[2] dout[3]=dout[3] dout[4]=dout[4] dout[5]=dout[5] dout[6]=dout[6] dout[7]=dout[7] dout[8]=dout[8] dout[9]=dout[9] dout[10]=dout[10] dout[11]=dout[11] dout[12]=dout[12] dout[13]=dout[13] dout[14]=dout[14] dout[15]=dout[15] dout[16]=dout[16] dout[17]=dout[17] dout[18]=dout[18] dout[19]=dout[19] dout[20]=dout[20] dout[21]=dout[21] dout[22]=dout[22] dout[23]=dout[23] dout[24]=dout[24] dout[25]=dout[25] dout[26]=dout[26] dout[27]=dout[27] dout[28]=dout[28] dout[29]=dout[29] dout[30]=dout[30] dout[31]=dout[31] ds_req=$false ls_req=wfi sel=dmem_sel we=memwrite
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:19.16-29.6"
.gate SB_DFFE C=clk D=write_data[7] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=led_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:34.5-37.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[6] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=led_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:34.5-37.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[5] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=led_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:34.5-37.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[4] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=led_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:34.5-37.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[3] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=led_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:34.5-37.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[2] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=led_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:34.5-37.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[1] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=led_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:34.5-37.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[0] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=led_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:34.5-37.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=memwrite I3=memread O=dmem_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=addr[30] I2=addr[31] I3=memwrite O=memwrite_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=memwrite_SB_LUT4_I3_O I2=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I2 I3=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I3 O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=addr[26] I1=addr[27] I2=addr[28] I3=addr[29] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=addr[22] I1=addr[23] I2=addr[24] I3=addr[25] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O I2=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I2 I3=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I3 O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=addr[0] I2=addr[13] I3=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3 O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=addr[1] I1=addr[2] I2=addr[3] I3=addr[4] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I0 I1=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1 I2=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I2 I3=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I3 O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=addr[9] I1=addr[10] I2=addr[11] I3=addr[12] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=addr[5] I1=addr[6] I2=addr[7] I3=addr[8] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=addr[18] I1=addr[19] I2=addr[20] I3=addr[21] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=addr[14] I1=addr[15] I2=addr[16] I3=addr[17] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.names addr[2] d_addr[0]
1 1
.names addr[3] d_addr[1]
1 1
.names addr[4] d_addr[2]
1 1
.names addr[5] d_addr[3]
1 1
.names addr[6] d_addr[4]
1 1
.names addr[7] d_addr[5]
1 1
.names addr[8] d_addr[6]
1 1
.names addr[9] d_addr[7]
1 1
.names addr[10] d_addr[8]
1 1
.names addr[11] d_addr[9]
1 1
.names addr[12] d_addr[10]
1 1
.names addr[13] d_addr[11]
1 1
.names addr[14] d_addr[12]
1 1
.names addr[15] d_addr[13]
1 1
.names addr[16] d_addr[14]
1 1
.names addr[17] d_addr[15]
1 1
.names led_reg[0] led[0]
1 1
.names led_reg[1] led[1]
1 1
.names led_reg[2] led[2]
1 1
.names led_reg[3] led[3]
1 1
.names led_reg[4] led[4]
1 1
.names led_reg[5] led[5]
1 1
.names led_reg[6] led[6]
1 1
.names led_reg[7] led[7]
1 1
.names $undef led_reg[8]
1 1
.names $undef led_reg[9]
1 1
.names $undef led_reg[10]
1 1
.names $undef led_reg[11]
1 1
.names $undef led_reg[12]
1 1
.names $undef led_reg[13]
1 1
.names $undef led_reg[14]
1 1
.names $undef led_reg[15]
1 1
.names $undef led_reg[16]
1 1
.names $undef led_reg[17]
1 1
.names $undef led_reg[18]
1 1
.names $undef led_reg[19]
1 1
.names $undef led_reg[20]
1 1
.names $undef led_reg[21]
1 1
.names $undef led_reg[22]
1 1
.names $undef led_reg[23]
1 1
.names $undef led_reg[24]
1 1
.names $undef led_reg[25]
1 1
.names $undef led_reg[26]
1 1
.names $undef led_reg[27]
1 1
.names $undef led_reg[28]
1 1
.names $undef led_reg[29]
1 1
.names $undef led_reg[30]
1 1
.names $undef led_reg[31]
1 1
.names dout[0] read_data[0]
1 1
.names dout[1] read_data[1]
1 1
.names dout[2] read_data[2]
1 1
.names dout[3] read_data[3]
1 1
.names dout[4] read_data[4]
1 1
.names dout[5] read_data[5]
1 1
.names dout[6] read_data[6]
1 1
.names dout[7] read_data[7]
1 1
.names dout[8] read_data[8]
1 1
.names dout[9] read_data[9]
1 1
.names dout[10] read_data[10]
1 1
.names dout[11] read_data[11]
1 1
.names dout[12] read_data[12]
1 1
.names dout[13] read_data[13]
1 1
.names dout[14] read_data[14]
1 1
.names dout[15] read_data[15]
1 1
.names dout[16] read_data[16]
1 1
.names dout[17] read_data[17]
1 1
.names dout[18] read_data[18]
1 1
.names dout[19] read_data[19]
1 1
.names dout[20] read_data[20]
1 1
.names dout[21] read_data[21]
1 1
.names dout[22] read_data[22]
1 1
.names dout[23] read_data[23]
1 1
.names dout[24] read_data[24]
1 1
.names dout[25] read_data[25]
1 1
.names dout[26] read_data[26]
1 1
.names dout[27] read_data[27]
1 1
.names dout[28] read_data[28]
1 1
.names dout[29] read_data[29]
1 1
.names dout[30] read_data[30]
1 1
.names dout[31] read_data[31]
1 1
.end

.model ex_mem
.inputs clk data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7] data_in[8] data_in[9] data_in[10] data_in[11] data_in[12] data_in[13] data_in[14] data_in[15] data_in[16] data_in[17] data_in[18] data_in[19] data_in[20] data_in[21] data_in[22] data_in[23] data_in[24] data_in[25] data_in[26] data_in[27] data_in[28] data_in[29] data_in[30] data_in[31] data_in[32] data_in[33] data_in[34] data_in[35] data_in[36] data_in[37] data_in[38] data_in[39] data_in[40] data_in[41] data_in[42] data_in[43] data_in[44] data_in[45] data_in[46] data_in[47] data_in[48] data_in[49] data_in[50] data_in[51] data_in[52] data_in[53] data_in[54] data_in[55] data_in[56] data_in[57] data_in[58] data_in[59] data_in[60] data_in[61] data_in[62] data_in[63] data_in[64] data_in[65] data_in[66] data_in[67] data_in[68] data_in[69] data_in[70] data_in[71] data_in[72] data_in[73] data_in[74] data_in[75] data_in[76] data_in[77] data_in[78] data_in[79] data_in[80] data_in[81] data_in[82] data_in[83] data_in[84] data_in[85] data_in[86] data_in[87] data_in[88] data_in[89] data_in[90] data_in[91] data_in[92] data_in[93] data_in[94] data_in[95] data_in[96] data_in[97] data_in[98] data_in[99] data_in[100] data_in[101] data_in[102] data_in[103] data_in[104] data_in[105] data_in[106] data_in[107] data_in[108] data_in[109] data_in[110] data_in[111] data_in[112] data_in[113] data_in[114] data_in[115] data_in[116] data_in[117] data_in[118] data_in[119] data_in[120] data_in[121] data_in[122] data_in[123] data_in[124] data_in[125] data_in[126] data_in[127] data_in[128] data_in[129] data_in[130] data_in[131] data_in[132] data_in[133] data_in[134] data_in[135] data_in[136] data_in[137] data_in[138] data_in[139] data_in[140] data_in[141] data_in[142] data_in[143] data_in[144] data_in[145] data_in[146] data_in[147] data_in[148] data_in[149] data_in[150] data_in[151] data_in[152] data_in[153] data_in[154]
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_out[8] data_out[9] data_out[10] data_out[11] data_out[12] data_out[13] data_out[14] data_out[15] data_out[16] data_out[17] data_out[18] data_out[19] data_out[20] data_out[21] data_out[22] data_out[23] data_out[24] data_out[25] data_out[26] data_out[27] data_out[28] data_out[29] data_out[30] data_out[31] data_out[32] data_out[33] data_out[34] data_out[35] data_out[36] data_out[37] data_out[38] data_out[39] data_out[40] data_out[41] data_out[42] data_out[43] data_out[44] data_out[45] data_out[46] data_out[47] data_out[48] data_out[49] data_out[50] data_out[51] data_out[52] data_out[53] data_out[54] data_out[55] data_out[56] data_out[57] data_out[58] data_out[59] data_out[60] data_out[61] data_out[62] data_out[63] data_out[64] data_out[65] data_out[66] data_out[67] data_out[68] data_out[69] data_out[70] data_out[71] data_out[72] data_out[73] data_out[74] data_out[75] data_out[76] data_out[77] data_out[78] data_out[79] data_out[80] data_out[81] data_out[82] data_out[83] data_out[84] data_out[85] data_out[86] data_out[87] data_out[88] data_out[89] data_out[90] data_out[91] data_out[92] data_out[93] data_out[94] data_out[95] data_out[96] data_out[97] data_out[98] data_out[99] data_out[100] data_out[101] data_out[102] data_out[103] data_out[104] data_out[105] data_out[106] data_out[107] data_out[108] data_out[109] data_out[110] data_out[111] data_out[112] data_out[113] data_out[114] data_out[115] data_out[116] data_out[117] data_out[118] data_out[119] data_out[120] data_out[121] data_out[122] data_out[123] data_out[124] data_out[125] data_out[126] data_out[127] data_out[128] data_out[129] data_out[130] data_out[131] data_out[132] data_out[133] data_out[134] data_out[135] data_out[136] data_out[137] data_out[138] data_out[139] data_out[140] data_out[141] data_out[142] data_out[143] data_out[144] data_out[145] data_out[146] data_out[147] data_out[148] data_out[149] data_out[150] data_out[151] data_out[152] data_out[153] data_out[154]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=data_in[154] Q=data_out[154]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[153] Q=data_out[153]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[144] Q=data_out[144]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[54] Q=data_out[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[53] Q=data_out[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[52] Q=data_out[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[51] Q=data_out[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[50] Q=data_out[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[49] Q=data_out[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[48] Q=data_out[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[47] Q=data_out[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[46] Q=data_out[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[45] Q=data_out[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[143] Q=data_out[143]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[44] Q=data_out[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[43] Q=data_out[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[42] Q=data_out[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[41] Q=data_out[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[40] Q=data_out[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[39] Q=data_out[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[38] Q=data_out[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[37] Q=data_out[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[36] Q=data_out[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[35] Q=data_out[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[142] Q=data_out[142]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[34] Q=data_out[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[33] Q=data_out[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[32] Q=data_out[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[31] Q=data_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[30] Q=data_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[29] Q=data_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[28] Q=data_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[27] Q=data_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[26] Q=data_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[25] Q=data_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[141] Q=data_out[141]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[24] Q=data_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[23] Q=data_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[22] Q=data_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[21] Q=data_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[20] Q=data_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[19] Q=data_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[18] Q=data_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[17] Q=data_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[16] Q=data_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[15] Q=data_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[140] Q=data_out[140]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[14] Q=data_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[13] Q=data_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[12] Q=data_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[11] Q=data_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[10] Q=data_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[9] Q=data_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[8] Q=data_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[7] Q=data_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[6] Q=data_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[5] Q=data_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[139] Q=data_out[139]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[4] Q=data_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[3] Q=data_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[2] Q=data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[1] Q=data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[0] Q=data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[138] Q=data_out[138]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[137] Q=data_out[137]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[136] Q=data_out[136]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[135] Q=data_out[135]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[152] Q=data_out[152]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[134] Q=data_out[134]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[133] Q=data_out[133]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[132] Q=data_out[132]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[131] Q=data_out[131]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[130] Q=data_out[130]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[129] Q=data_out[129]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[128] Q=data_out[128]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[127] Q=data_out[127]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[126] Q=data_out[126]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[125] Q=data_out[125]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[151] Q=data_out[151]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[124] Q=data_out[124]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[123] Q=data_out[123]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[122] Q=data_out[122]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[121] Q=data_out[121]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[120] Q=data_out[120]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[119] Q=data_out[119]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[118] Q=data_out[118]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[117] Q=data_out[117]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[116] Q=data_out[116]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[115] Q=data_out[115]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[150] Q=data_out[150]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[114] Q=data_out[114]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[113] Q=data_out[113]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[112] Q=data_out[112]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[111] Q=data_out[111]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[110] Q=data_out[110]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[109] Q=data_out[109]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[108] Q=data_out[108]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[107] Q=data_out[107]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[106] Q=data_out[106]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[105] Q=data_out[105]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[149] Q=data_out[149]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[104] Q=data_out[104]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[103] Q=data_out[103]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[102] Q=data_out[102]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[101] Q=data_out[101]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[100] Q=data_out[100]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[99] Q=data_out[99]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[98] Q=data_out[98]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[97] Q=data_out[97]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[96] Q=data_out[96]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[95] Q=data_out[95]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[148] Q=data_out[148]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[94] Q=data_out[94]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[93] Q=data_out[93]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[92] Q=data_out[92]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[91] Q=data_out[91]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[90] Q=data_out[90]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[89] Q=data_out[89]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[88] Q=data_out[88]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[87] Q=data_out[87]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[86] Q=data_out[86]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[85] Q=data_out[85]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[147] Q=data_out[147]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[84] Q=data_out[84]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[83] Q=data_out[83]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[82] Q=data_out[82]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[81] Q=data_out[81]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[80] Q=data_out[80]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[79] Q=data_out[79]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[78] Q=data_out[78]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[77] Q=data_out[77]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[76] Q=data_out[76]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[75] Q=data_out[75]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[146] Q=data_out[146]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[74] Q=data_out[74]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[73] Q=data_out[73]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[72] Q=data_out[72]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[71] Q=data_out[71]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[70] Q=data_out[70]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[69] Q=data_out[69]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[68] Q=data_out[68]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[67] Q=data_out[67]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[66] Q=data_out[66]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[65] Q=data_out[65]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[145] Q=data_out[145]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[64] Q=data_out[64]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[63] Q=data_out[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[62] Q=data_out[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[61] Q=data_out[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[60] Q=data_out[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[59] Q=data_out[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[58] Q=data_out[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[57] Q=data_out[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[56] Q=data_out[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[55] Q=data_out[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.end

.model id_ex
.inputs clk data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7] data_in[8] data_in[9] data_in[10] data_in[11] data_in[12] data_in[13] data_in[14] data_in[15] data_in[16] data_in[17] data_in[18] data_in[19] data_in[20] data_in[21] data_in[22] data_in[23] data_in[24] data_in[25] data_in[26] data_in[27] data_in[28] data_in[29] data_in[30] data_in[31] data_in[32] data_in[33] data_in[34] data_in[35] data_in[36] data_in[37] data_in[38] data_in[39] data_in[40] data_in[41] data_in[42] data_in[43] data_in[44] data_in[45] data_in[46] data_in[47] data_in[48] data_in[49] data_in[50] data_in[51] data_in[52] data_in[53] data_in[54] data_in[55] data_in[56] data_in[57] data_in[58] data_in[59] data_in[60] data_in[61] data_in[62] data_in[63] data_in[64] data_in[65] data_in[66] data_in[67] data_in[68] data_in[69] data_in[70] data_in[71] data_in[72] data_in[73] data_in[74] data_in[75] data_in[76] data_in[77] data_in[78] data_in[79] data_in[80] data_in[81] data_in[82] data_in[83] data_in[84] data_in[85] data_in[86] data_in[87] data_in[88] data_in[89] data_in[90] data_in[91] data_in[92] data_in[93] data_in[94] data_in[95] data_in[96] data_in[97] data_in[98] data_in[99] data_in[100] data_in[101] data_in[102] data_in[103] data_in[104] data_in[105] data_in[106] data_in[107] data_in[108] data_in[109] data_in[110] data_in[111] data_in[112] data_in[113] data_in[114] data_in[115] data_in[116] data_in[117] data_in[118] data_in[119] data_in[120] data_in[121] data_in[122] data_in[123] data_in[124] data_in[125] data_in[126] data_in[127] data_in[128] data_in[129] data_in[130] data_in[131] data_in[132] data_in[133] data_in[134] data_in[135] data_in[136] data_in[137] data_in[138] data_in[139] data_in[140] data_in[141] data_in[142] data_in[143] data_in[144] data_in[145] data_in[146] data_in[147] data_in[148] data_in[149] data_in[150] data_in[151] data_in[152] data_in[153] data_in[154] data_in[155] data_in[156] data_in[157] data_in[158] data_in[159] data_in[160] data_in[161] data_in[162] data_in[163] data_in[164] data_in[165] data_in[166] data_in[167] data_in[168] data_in[169] data_in[170] data_in[171] data_in[172] data_in[173] data_in[174] data_in[175] data_in[176] data_in[177]
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_out[8] data_out[9] data_out[10] data_out[11] data_out[12] data_out[13] data_out[14] data_out[15] data_out[16] data_out[17] data_out[18] data_out[19] data_out[20] data_out[21] data_out[22] data_out[23] data_out[24] data_out[25] data_out[26] data_out[27] data_out[28] data_out[29] data_out[30] data_out[31] data_out[32] data_out[33] data_out[34] data_out[35] data_out[36] data_out[37] data_out[38] data_out[39] data_out[40] data_out[41] data_out[42] data_out[43] data_out[44] data_out[45] data_out[46] data_out[47] data_out[48] data_out[49] data_out[50] data_out[51] data_out[52] data_out[53] data_out[54] data_out[55] data_out[56] data_out[57] data_out[58] data_out[59] data_out[60] data_out[61] data_out[62] data_out[63] data_out[64] data_out[65] data_out[66] data_out[67] data_out[68] data_out[69] data_out[70] data_out[71] data_out[72] data_out[73] data_out[74] data_out[75] data_out[76] data_out[77] data_out[78] data_out[79] data_out[80] data_out[81] data_out[82] data_out[83] data_out[84] data_out[85] data_out[86] data_out[87] data_out[88] data_out[89] data_out[90] data_out[91] data_out[92] data_out[93] data_out[94] data_out[95] data_out[96] data_out[97] data_out[98] data_out[99] data_out[100] data_out[101] data_out[102] data_out[103] data_out[104] data_out[105] data_out[106] data_out[107] data_out[108] data_out[109] data_out[110] data_out[111] data_out[112] data_out[113] data_out[114] data_out[115] data_out[116] data_out[117] data_out[118] data_out[119] data_out[120] data_out[121] data_out[122] data_out[123] data_out[124] data_out[125] data_out[126] data_out[127] data_out[128] data_out[129] data_out[130] data_out[131] data_out[132] data_out[133] data_out[134] data_out[135] data_out[136] data_out[137] data_out[138] data_out[139] data_out[140] data_out[141] data_out[142] data_out[143] data_out[144] data_out[145] data_out[146] data_out[147] data_out[148] data_out[149] data_out[150] data_out[151] data_out[152] data_out[153] data_out[154] data_out[155] data_out[156] data_out[157] data_out[158] data_out[159] data_out[160] data_out[161] data_out[162] data_out[163] data_out[164] data_out[165] data_out[166] data_out[167] data_out[168] data_out[169] data_out[170] data_out[171] data_out[172] data_out[173] data_out[174] data_out[175] data_out[176] data_out[177]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=data_in[177] Q=data_out[177]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[176] Q=data_out[176]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[167] Q=data_out[167]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[77] Q=data_out[77]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[76] Q=data_out[76]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[75] Q=data_out[75]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[74] Q=data_out[74]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[73] Q=data_out[73]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[72] Q=data_out[72]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[71] Q=data_out[71]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[70] Q=data_out[70]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[69] Q=data_out[69]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[68] Q=data_out[68]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[166] Q=data_out[166]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[67] Q=data_out[67]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[66] Q=data_out[66]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[65] Q=data_out[65]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[64] Q=data_out[64]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[63] Q=data_out[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[62] Q=data_out[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[61] Q=data_out[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[60] Q=data_out[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[59] Q=data_out[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[58] Q=data_out[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[165] Q=data_out[165]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[57] Q=data_out[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[56] Q=data_out[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[55] Q=data_out[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[54] Q=data_out[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[53] Q=data_out[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[52] Q=data_out[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[51] Q=data_out[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[50] Q=data_out[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[49] Q=data_out[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[48] Q=data_out[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[164] Q=data_out[164]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[47] Q=data_out[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[46] Q=data_out[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[45] Q=data_out[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[44] Q=data_out[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[43] Q=data_out[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[42] Q=data_out[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[41] Q=data_out[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[40] Q=data_out[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[39] Q=data_out[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[38] Q=data_out[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[163] Q=data_out[163]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[37] Q=data_out[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[36] Q=data_out[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[35] Q=data_out[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[34] Q=data_out[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[33] Q=data_out[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[32] Q=data_out[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[31] Q=data_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[30] Q=data_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[29] Q=data_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[28] Q=data_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[162] Q=data_out[162]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[27] Q=data_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[26] Q=data_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[25] Q=data_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[24] Q=data_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[23] Q=data_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[22] Q=data_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[21] Q=data_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[20] Q=data_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[19] Q=data_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[18] Q=data_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[161] Q=data_out[161]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[17] Q=data_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[16] Q=data_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[15] Q=data_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[14] Q=data_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[13] Q=data_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[12] Q=data_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[11] Q=data_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[10] Q=data_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[9] Q=data_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[8] Q=data_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[160] Q=data_out[160]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[7] Q=data_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[6] Q=data_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[5] Q=data_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[4] Q=data_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[3] Q=data_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[2] Q=data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[1] Q=data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[0] Q=data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[159] Q=data_out[159]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[158] Q=data_out[158]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[175] Q=data_out[175]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[157] Q=data_out[157]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[156] Q=data_out[156]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[155] Q=data_out[155]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[154] Q=data_out[154]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[153] Q=data_out[153]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[152] Q=data_out[152]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[151] Q=data_out[151]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[150] Q=data_out[150]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[149] Q=data_out[149]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[148] Q=data_out[148]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[174] Q=data_out[174]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[147] Q=data_out[147]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[146] Q=data_out[146]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[145] Q=data_out[145]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[144] Q=data_out[144]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[143] Q=data_out[143]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[142] Q=data_out[142]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[141] Q=data_out[141]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[140] Q=data_out[140]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[139] Q=data_out[139]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[138] Q=data_out[138]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[173] Q=data_out[173]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[137] Q=data_out[137]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[136] Q=data_out[136]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[135] Q=data_out[135]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[134] Q=data_out[134]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[133] Q=data_out[133]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[132] Q=data_out[132]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[131] Q=data_out[131]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[130] Q=data_out[130]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[129] Q=data_out[129]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[128] Q=data_out[128]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[172] Q=data_out[172]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[127] Q=data_out[127]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[126] Q=data_out[126]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[125] Q=data_out[125]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[124] Q=data_out[124]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[123] Q=data_out[123]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[122] Q=data_out[122]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[121] Q=data_out[121]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[120] Q=data_out[120]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[119] Q=data_out[119]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[118] Q=data_out[118]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[171] Q=data_out[171]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[117] Q=data_out[117]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[116] Q=data_out[116]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[115] Q=data_out[115]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[114] Q=data_out[114]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[113] Q=data_out[113]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[112] Q=data_out[112]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[111] Q=data_out[111]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[110] Q=data_out[110]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[109] Q=data_out[109]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[108] Q=data_out[108]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[170] Q=data_out[170]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[107] Q=data_out[107]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[106] Q=data_out[106]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[105] Q=data_out[105]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[104] Q=data_out[104]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[103] Q=data_out[103]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[102] Q=data_out[102]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[101] Q=data_out[101]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[100] Q=data_out[100]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[99] Q=data_out[99]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[98] Q=data_out[98]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[169] Q=data_out[169]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[97] Q=data_out[97]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[96] Q=data_out[96]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[95] Q=data_out[95]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[94] Q=data_out[94]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[93] Q=data_out[93]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[92] Q=data_out[92]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[91] Q=data_out[91]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[90] Q=data_out[90]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[89] Q=data_out[89]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[88] Q=data_out[88]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[168] Q=data_out[168]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[87] Q=data_out[87]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[86] Q=data_out[86]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[85] Q=data_out[85]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[84] Q=data_out[84]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[83] Q=data_out[83]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[82] Q=data_out[82]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[81] Q=data_out[81]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[80] Q=data_out[80]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[79] Q=data_out[79]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[78] Q=data_out[78]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.end

.model if_id
.inputs clk data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7] data_in[8] data_in[9] data_in[10] data_in[11] data_in[12] data_in[13] data_in[14] data_in[15] data_in[16] data_in[17] data_in[18] data_in[19] data_in[20] data_in[21] data_in[22] data_in[23] data_in[24] data_in[25] data_in[26] data_in[27] data_in[28] data_in[29] data_in[30] data_in[31] data_in[32] data_in[33] data_in[34] data_in[35] data_in[36] data_in[37] data_in[38] data_in[39] data_in[40] data_in[41] data_in[42] data_in[43] data_in[44] data_in[45] data_in[46] data_in[47] data_in[48] data_in[49] data_in[50] data_in[51] data_in[52] data_in[53] data_in[54] data_in[55] data_in[56] data_in[57] data_in[58] data_in[59] data_in[60] data_in[61] data_in[62] data_in[63]
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_out[8] data_out[9] data_out[10] data_out[11] data_out[12] data_out[13] data_out[14] data_out[15] data_out[16] data_out[17] data_out[18] data_out[19] data_out[20] data_out[21] data_out[22] data_out[23] data_out[24] data_out[25] data_out[26] data_out[27] data_out[28] data_out[29] data_out[30] data_out[31] data_out[32] data_out[33] data_out[34] data_out[35] data_out[36] data_out[37] data_out[38] data_out[39] data_out[40] data_out[41] data_out[42] data_out[43] data_out[44] data_out[45] data_out[46] data_out[47] data_out[48] data_out[49] data_out[50] data_out[51] data_out[52] data_out[53] data_out[54] data_out[55] data_out[56] data_out[57] data_out[58] data_out[59] data_out[60] data_out[61] data_out[62] data_out[63]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=data_in[63] Q=data_out[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[62] Q=data_out[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[53] Q=data_out[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[52] Q=data_out[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[51] Q=data_out[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[50] Q=data_out[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[49] Q=data_out[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[48] Q=data_out[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[47] Q=data_out[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[46] Q=data_out[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[45] Q=data_out[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[44] Q=data_out[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[61] Q=data_out[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[43] Q=data_out[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[42] Q=data_out[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[41] Q=data_out[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[40] Q=data_out[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[39] Q=data_out[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[38] Q=data_out[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[37] Q=data_out[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[36] Q=data_out[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[35] Q=data_out[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[34] Q=data_out[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[60] Q=data_out[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[33] Q=data_out[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[32] Q=data_out[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[31] Q=data_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[30] Q=data_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[29] Q=data_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[28] Q=data_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[27] Q=data_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[26] Q=data_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[25] Q=data_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[24] Q=data_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[59] Q=data_out[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[23] Q=data_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[22] Q=data_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[21] Q=data_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[20] Q=data_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[19] Q=data_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[18] Q=data_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[17] Q=data_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[16] Q=data_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[15] Q=data_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[14] Q=data_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[58] Q=data_out[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[13] Q=data_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[12] Q=data_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[11] Q=data_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[10] Q=data_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[9] Q=data_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[8] Q=data_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[7] Q=data_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[6] Q=data_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[5] Q=data_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[4] Q=data_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[57] Q=data_out[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[3] Q=data_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[2] Q=data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[1] Q=data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[0] Q=data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[56] Q=data_out[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[55] Q=data_out[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[54] Q=data_out[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.end

.model imm_gen
.inputs inst[0] inst[1] inst[2] inst[3] inst[4] inst[5] inst[6] inst[7] inst[8] inst[9] inst[10] inst[11] inst[12] inst[13] inst[14] inst[15] inst[16] inst[17] inst[18] inst[19] inst[20] inst[21] inst[22] inst[23] inst[24] inst[25] inst[26] inst[27] inst[28] inst[29] inst[30] inst[31]
.outputs imm[0] imm[1] imm[2] imm[3] imm[4] imm[5] imm[6] imm[7] imm[8] imm[9] imm[10] imm[11] imm[12] imm[13] imm[14] imm[15] imm[16] imm[17] imm[18] imm[19] imm[20] imm[21] imm[22] imm[23] imm[24] imm[25] imm[26] imm[27] imm[28] imm[29] imm[30] imm[31]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_1_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_10_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[20] O=imm_SB_LUT4_O_10_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[19] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[18] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[17] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[16] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[15] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[14] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[13] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[12] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=imm_SB_LUT4_O_I1 O=imm_SB_LUT4_O_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_19_I2 I3=imm_SB_LUT4_O_19_I3 O=imm[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=inst[31] I1=inst[7] I2=inst[6] I3=imm_SB_LUT4_O_28_I3 O=imm_SB_LUT4_O_19_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0 I1=inst[31] I2=imm_SB_LUT4_O_I1 I3=inst[20] O=imm_SB_LUT4_O_19_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_28_I3 I2=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0 I3=inst[31] O=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=inst[6] I1=inst[5] I2=inst[3] I3=inst[2] O=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000010100001100
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[29] O=imm_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_2_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[30] O=imm[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[29] O=imm[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[28] O=imm[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[27] O=imm[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[26] O=imm[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[25] O=imm[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=imm_SB_LUT4_O_28_I0 I1=inst[24] I2=inst[11] I3=imm_SB_LUT4_O_28_I3 O=imm[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=imm_SB_LUT4_O_28_I0 I1=inst[23] I2=inst[10] I3=imm_SB_LUT4_O_28_I3 O=imm[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=imm_SB_LUT4_O_28_I0 I1=inst[22] I2=inst[9] I3=imm_SB_LUT4_O_28_I3 O=imm[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$false I1=inst[3] I2=inst[6] I3=inst[2] O=imm_SB_LUT4_O_28_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=inst[3] I2=inst[2] I3=inst[5] O=imm_SB_LUT4_O_28_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=imm_SB_LUT4_O_28_I0 I1=inst[21] I2=inst[8] I3=imm_SB_LUT4_O_28_I3 O=imm[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[28] O=imm_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_3_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_30_I1 I2=inst[20] I3=imm_SB_LUT4_O_30_I3 O=imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=inst[3] I1=inst[5] I2=inst[6] I3=inst[2] O=imm_SB_LUT4_O_30_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011101010111011
.gate SB_LUT4 I0=$false I1=inst[6] I2=imm_SB_LUT4_O_28_I3 I3=inst[7] O=imm_SB_LUT4_O_30_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[27] O=imm_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_4_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[26] O=imm_SB_LUT4_O_4_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_5_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[25] O=imm_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_6_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[24] O=imm_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_7_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[23] O=imm_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_8_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[22] O=imm_SB_LUT4_O_8_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_9_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[21] O=imm_SB_LUT4_O_9_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[3] I1=inst[2] I2=inst[5] I3=inst[6] O=imm_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[30] O=imm_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.names inst[31] imm[31]
1 1
.end

.model instruction_memory
.inputs clk addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] addr[14] addr[15] addr[16] addr[17] addr[18] addr[19] addr[20] addr[21] addr[22] addr[23] addr[24] addr[25] addr[26] addr[27] addr[28] addr[29] addr[30] addr[31] wfi
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] out[30] out[31]
.names $false
.names $true
1
.names $undef
.subckt spram_wrap addr[0]=$true addr[1]=addr[1] addr[2]=addr[2] addr[3]=addr[3] addr[4]=addr[4] addr[5]=addr[5] addr[6]=addr[6] addr[7]=addr[7] addr[8]=addr[8] addr[9]=addr[9] addr[10]=addr[10] addr[11]=addr[11] addr[12]=addr[12] addr[13]=addr[13] addr[14]=addr[14] addr[15]=addr[15] be[0]=$false be[1]=$false be[2]=$false be[3]=$false clk=clk din[0]=$false din[1]=$false din[2]=$false din[3]=$false din[4]=$false din[5]=$false din[6]=$false din[7]=$false din[8]=$false din[9]=$false din[10]=$false din[11]=$false din[12]=$false din[13]=$false din[14]=$false din[15]=$false din[16]=$false din[17]=$false din[18]=$false din[19]=$false din[20]=$false din[21]=$false din[22]=$false din[23]=$false din[24]=$false din[25]=$false din[26]=$false din[27]=$false din[28]=$false din[29]=$false din[30]=$false din[31]=$false dout[0]=q_hi[0] dout[1]=q_hi[1] dout[2]=q_hi[2] dout[3]=q_hi[3] dout[4]=q_hi[4] dout[5]=q_hi[5] dout[6]=q_hi[6] dout[7]=q_hi[7] dout[8]=q_hi[8] dout[9]=q_hi[9] dout[10]=q_hi[10] dout[11]=q_hi[11] dout[12]=q_hi[12] dout[13]=q_hi[13] dout[14]=q_hi[14] dout[15]=q_hi[15] dout[16]=imem_hi_dout[0] dout[17]=imem_hi_dout[1] dout[18]=imem_hi_dout[2] dout[19]=imem_hi_dout[3] dout[20]=imem_hi_dout[4] dout[21]=imem_hi_dout[5] dout[22]=imem_hi_dout[6] dout[23]=imem_hi_dout[7] dout[24]=imem_hi_dout[8] dout[25]=imem_hi_dout[9] dout[26]=imem_hi_dout[10] dout[27]=imem_hi_dout[11] dout[28]=imem_hi_dout[12] dout[29]=imem_hi_dout[13] dout[30]=imem_hi_dout[14] dout[31]=imem_hi_dout[15] ds_req=$false ls_req=wfi sel=$true we=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/instruction_mem.v:14.16-22.6"
.subckt spram_wrap addr[0]=$false addr[1]=addr[1] addr[2]=addr[2] addr[3]=addr[3] addr[4]=addr[4] addr[5]=addr[5] addr[6]=addr[6] addr[7]=addr[7] addr[8]=addr[8] addr[9]=addr[9] addr[10]=addr[10] addr[11]=addr[11] addr[12]=addr[12] addr[13]=addr[13] addr[14]=addr[14] addr[15]=addr[15] be[0]=$false be[1]=$false be[2]=$false be[3]=$false clk=clk din[0]=$false din[1]=$false din[2]=$false din[3]=$false din[4]=$false din[5]=$false din[6]=$false din[7]=$false din[8]=$false din[9]=$false din[10]=$false din[11]=$false din[12]=$false din[13]=$false din[14]=$false din[15]=$false din[16]=$false din[17]=$false din[18]=$false din[19]=$false din[20]=$false din[21]=$false din[22]=$false din[23]=$false din[24]=$false din[25]=$false din[26]=$false din[27]=$false din[28]=$false din[29]=$false din[30]=$false din[31]=$false dout[0]=q_lo[0] dout[1]=q_lo[1] dout[2]=q_lo[2] dout[3]=q_lo[3] dout[4]=q_lo[4] dout[5]=q_lo[5] dout[6]=q_lo[6] dout[7]=q_lo[7] dout[8]=q_lo[8] dout[9]=q_lo[9] dout[10]=q_lo[10] dout[11]=q_lo[11] dout[12]=q_lo[12] dout[13]=q_lo[13] dout[14]=q_lo[14] dout[15]=q_lo[15] dout[16]=imem_lo_dout[0] dout[17]=imem_lo_dout[1] dout[18]=imem_lo_dout[2] dout[19]=imem_lo_dout[3] dout[20]=imem_lo_dout[4] dout[21]=imem_lo_dout[5] dout[22]=imem_lo_dout[6] dout[23]=imem_lo_dout[7] dout[24]=imem_lo_dout[8] dout[25]=imem_lo_dout[9] dout[26]=imem_lo_dout[10] dout[27]=imem_lo_dout[11] dout[28]=imem_lo_dout[12] dout[29]=imem_lo_dout[13] dout[30]=imem_lo_dout[14] dout[31]=imem_lo_dout[15] ds_req=$false ls_req=wfi sel=$true we=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/instruction_mem.v:24.16-32.6"
.names q_lo[0] out[0]
1 1
.names q_lo[1] out[1]
1 1
.names q_lo[2] out[2]
1 1
.names q_lo[3] out[3]
1 1
.names q_lo[4] out[4]
1 1
.names q_lo[5] out[5]
1 1
.names q_lo[6] out[6]
1 1
.names q_lo[7] out[7]
1 1
.names q_lo[8] out[8]
1 1
.names q_lo[9] out[9]
1 1
.names q_lo[10] out[10]
1 1
.names q_lo[11] out[11]
1 1
.names q_lo[12] out[12]
1 1
.names q_lo[13] out[13]
1 1
.names q_lo[14] out[14]
1 1
.names q_lo[15] out[15]
1 1
.names q_hi[0] out[16]
1 1
.names q_hi[1] out[17]
1 1
.names q_hi[2] out[18]
1 1
.names q_hi[3] out[19]
1 1
.names q_hi[4] out[20]
1 1
.names q_hi[5] out[21]
1 1
.names q_hi[6] out[22]
1 1
.names q_hi[7] out[23]
1 1
.names q_hi[8] out[24]
1 1
.names q_hi[9] out[25]
1 1
.names q_hi[10] out[26]
1 1
.names q_hi[11] out[27]
1 1
.names q_hi[12] out[28]
1 1
.names q_hi[13] out[29]
1 1
.names q_hi[14] out[30]
1 1
.names q_hi[15] out[31]
1 1
.names addr[1] word_addr[1]
1 1
.names addr[2] word_addr[2]
1 1
.names addr[3] word_addr[3]
1 1
.names addr[4] word_addr[4]
1 1
.names addr[5] word_addr[5]
1 1
.names addr[6] word_addr[6]
1 1
.names addr[7] word_addr[7]
1 1
.names addr[8] word_addr[8]
1 1
.names addr[9] word_addr[9]
1 1
.names addr[10] word_addr[10]
1 1
.names addr[11] word_addr[11]
1 1
.names addr[12] word_addr[12]
1 1
.names addr[13] word_addr[13]
1 1
.names addr[14] word_addr[14]
1 1
.names addr[15] word_addr[15]
1 1
.names addr[16] word_addr[16]
1 1
.names addr[17] word_addr[17]
1 1
.end

.model mem_wb
.inputs clk data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7] data_in[8] data_in[9] data_in[10] data_in[11] data_in[12] data_in[13] data_in[14] data_in[15] data_in[16] data_in[17] data_in[18] data_in[19] data_in[20] data_in[21] data_in[22] data_in[23] data_in[24] data_in[25] data_in[26] data_in[27] data_in[28] data_in[29] data_in[30] data_in[31] data_in[32] data_in[33] data_in[34] data_in[35] data_in[36] data_in[37] data_in[38] data_in[39] data_in[40] data_in[41] data_in[42] data_in[43] data_in[44] data_in[45] data_in[46] data_in[47] data_in[48] data_in[49] data_in[50] data_in[51] data_in[52] data_in[53] data_in[54] data_in[55] data_in[56] data_in[57] data_in[58] data_in[59] data_in[60] data_in[61] data_in[62] data_in[63] data_in[64] data_in[65] data_in[66] data_in[67] data_in[68] data_in[69] data_in[70] data_in[71] data_in[72] data_in[73] data_in[74] data_in[75] data_in[76] data_in[77] data_in[78] data_in[79] data_in[80] data_in[81] data_in[82] data_in[83] data_in[84] data_in[85] data_in[86] data_in[87] data_in[88] data_in[89] data_in[90] data_in[91] data_in[92] data_in[93] data_in[94] data_in[95] data_in[96] data_in[97] data_in[98] data_in[99] data_in[100] data_in[101] data_in[102] data_in[103] data_in[104] data_in[105] data_in[106] data_in[107] data_in[108] data_in[109] data_in[110] data_in[111] data_in[112] data_in[113] data_in[114] data_in[115] data_in[116]
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_out[8] data_out[9] data_out[10] data_out[11] data_out[12] data_out[13] data_out[14] data_out[15] data_out[16] data_out[17] data_out[18] data_out[19] data_out[20] data_out[21] data_out[22] data_out[23] data_out[24] data_out[25] data_out[26] data_out[27] data_out[28] data_out[29] data_out[30] data_out[31] data_out[32] data_out[33] data_out[34] data_out[35] data_out[36] data_out[37] data_out[38] data_out[39] data_out[40] data_out[41] data_out[42] data_out[43] data_out[44] data_out[45] data_out[46] data_out[47] data_out[48] data_out[49] data_out[50] data_out[51] data_out[52] data_out[53] data_out[54] data_out[55] data_out[56] data_out[57] data_out[58] data_out[59] data_out[60] data_out[61] data_out[62] data_out[63] data_out[64] data_out[65] data_out[66] data_out[67] data_out[68] data_out[69] data_out[70] data_out[71] data_out[72] data_out[73] data_out[74] data_out[75] data_out[76] data_out[77] data_out[78] data_out[79] data_out[80] data_out[81] data_out[82] data_out[83] data_out[84] data_out[85] data_out[86] data_out[87] data_out[88] data_out[89] data_out[90] data_out[91] data_out[92] data_out[93] data_out[94] data_out[95] data_out[96] data_out[97] data_out[98] data_out[99] data_out[100] data_out[101] data_out[102] data_out[103] data_out[104] data_out[105] data_out[106] data_out[107] data_out[108] data_out[109] data_out[110] data_out[111] data_out[112] data_out[113] data_out[114] data_out[115] data_out[116]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=data_in[116] Q=data_out[116]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[115] Q=data_out[115]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[106] Q=data_out[106]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[16] Q=data_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[15] Q=data_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[14] Q=data_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[13] Q=data_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[12] Q=data_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[11] Q=data_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[10] Q=data_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[9] Q=data_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[8] Q=data_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[7] Q=data_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[105] Q=data_out[105]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[6] Q=data_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[5] Q=data_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[4] Q=data_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[3] Q=data_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[2] Q=data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[1] Q=data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[0] Q=data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[104] Q=data_out[104]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[103] Q=data_out[103]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[102] Q=data_out[102]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[101] Q=data_out[101]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[100] Q=data_out[100]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[99] Q=data_out[99]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[98] Q=data_out[98]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[97] Q=data_out[97]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[114] Q=data_out[114]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[96] Q=data_out[96]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[95] Q=data_out[95]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[94] Q=data_out[94]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[93] Q=data_out[93]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[92] Q=data_out[92]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[91] Q=data_out[91]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[90] Q=data_out[90]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[89] Q=data_out[89]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[88] Q=data_out[88]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[87] Q=data_out[87]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[113] Q=data_out[113]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[86] Q=data_out[86]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[85] Q=data_out[85]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[84] Q=data_out[84]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[83] Q=data_out[83]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[82] Q=data_out[82]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[81] Q=data_out[81]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[80] Q=data_out[80]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[79] Q=data_out[79]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[78] Q=data_out[78]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[77] Q=data_out[77]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[112] Q=data_out[112]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[76] Q=data_out[76]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[75] Q=data_out[75]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[74] Q=data_out[74]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[73] Q=data_out[73]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[72] Q=data_out[72]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[71] Q=data_out[71]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[70] Q=data_out[70]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[69] Q=data_out[69]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[68] Q=data_out[68]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[67] Q=data_out[67]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[111] Q=data_out[111]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[66] Q=data_out[66]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[65] Q=data_out[65]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[64] Q=data_out[64]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[63] Q=data_out[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[62] Q=data_out[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[61] Q=data_out[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[60] Q=data_out[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[59] Q=data_out[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[58] Q=data_out[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[57] Q=data_out[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[110] Q=data_out[110]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[56] Q=data_out[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[55] Q=data_out[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[54] Q=data_out[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[53] Q=data_out[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[52] Q=data_out[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[51] Q=data_out[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[50] Q=data_out[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[49] Q=data_out[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[48] Q=data_out[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[47] Q=data_out[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[109] Q=data_out[109]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[46] Q=data_out[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[45] Q=data_out[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[44] Q=data_out[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[43] Q=data_out[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[42] Q=data_out[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[41] Q=data_out[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[40] Q=data_out[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[39] Q=data_out[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[38] Q=data_out[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[37] Q=data_out[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[108] Q=data_out[108]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[36] Q=data_out[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[35] Q=data_out[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[34] Q=data_out[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[33] Q=data_out[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[32] Q=data_out[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[31] Q=data_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[30] Q=data_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[29] Q=data_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[28] Q=data_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[27] Q=data_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[107] Q=data_out[107]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[26] Q=data_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[25] Q=data_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[24] Q=data_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[23] Q=data_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[22] Q=data_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[21] Q=data_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[20] Q=data_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[19] Q=data_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[18] Q=data_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[17] Q=data_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.end

.model mux2to1
.inputs input0[0] input0[1] input0[2] input0[3] input0[4] input0[5] input0[6] input0[7] input0[8] input0[9] input0[10] input0[11] input0[12] input0[13] input0[14] input0[15] input0[16] input0[17] input0[18] input0[19] input0[20] input0[21] input0[22] input0[23] input0[24] input0[25] input0[26] input0[27] input0[28] input0[29] input0[30] input0[31] input1[0] input1[1] input1[2] input1[3] input1[4] input1[5] input1[6] input1[7] input1[8] input1[9] input1[10] input1[11] input1[12] input1[13] input1[14] input1[15] input1[16] input1[17] input1[18] input1[19] input1[20] input1[21] input1[22] input1[23] input1[24] input1[25] input1[26] input1[27] input1[28] input1[29] input1[30] input1[31] select
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] out[30] out[31]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=input0[31] I2=input1[31] I3=select O=out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[30] I2=input1[30] I3=select O=out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[21] I2=input1[21] I3=select O=out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[20] I2=input1[20] I3=select O=out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[19] I2=input1[19] I3=select O=out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[18] I2=input1[18] I3=select O=out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[17] I2=input1[17] I3=select O=out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[16] I2=input1[16] I3=select O=out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[15] I2=input1[15] I3=select O=out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[14] I2=input1[14] I3=select O=out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[13] I2=input1[13] I3=select O=out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[12] I2=input1[12] I3=select O=out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[29] I2=input1[29] I3=select O=out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[11] I2=input1[11] I3=select O=out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[10] I2=input1[10] I3=select O=out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[9] I2=input1[9] I3=select O=out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[8] I2=input1[8] I3=select O=out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[7] I2=input1[7] I3=select O=out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[6] I2=input1[6] I3=select O=out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[5] I2=input1[5] I3=select O=out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[4] I2=input1[4] I3=select O=out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[3] I2=input1[3] I3=select O=out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[2] I2=input1[2] I3=select O=out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[28] I2=input1[28] I3=select O=out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[1] I2=input1[1] I3=select O=out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input1[0] I2=input0[0] I3=select O=out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=input0[27] I2=input1[27] I3=select O=out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[26] I2=input1[26] I3=select O=out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[25] I2=input1[25] I3=select O=out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[24] I2=input1[24] I3=select O=out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[23] I2=input1[23] I3=select O=out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[22] I2=input1[22] I3=select O=out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.end

.model program_counter
.inputs inAddr[0] inAddr[1] inAddr[2] inAddr[3] inAddr[4] inAddr[5] inAddr[6] inAddr[7] inAddr[8] inAddr[9] inAddr[10] inAddr[11] inAddr[12] inAddr[13] inAddr[14] inAddr[15] inAddr[16] inAddr[17] inAddr[18] inAddr[19] inAddr[20] inAddr[21] inAddr[22] inAddr[23] inAddr[24] inAddr[25] inAddr[26] inAddr[27] inAddr[28] inAddr[29] inAddr[30] inAddr[31] clk
.outputs outAddr[0] outAddr[1] outAddr[2] outAddr[3] outAddr[4] outAddr[5] outAddr[6] outAddr[7] outAddr[8] outAddr[9] outAddr[10] outAddr[11] outAddr[12] outAddr[13] outAddr[14] outAddr[15] outAddr[16] outAddr[17] outAddr[18] outAddr[19] outAddr[20] outAddr[21] outAddr[22] outAddr[23] outAddr[24] outAddr[25] outAddr[26] outAddr[27] outAddr[28] outAddr[29] outAddr[30] outAddr[31]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=inAddr[31] Q=outAddr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[30] Q=outAddr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[21] Q=outAddr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[20] Q=outAddr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[19] Q=outAddr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[18] Q=outAddr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[17] Q=outAddr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[16] Q=outAddr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[15] Q=outAddr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[14] Q=outAddr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[13] Q=outAddr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[12] Q=outAddr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[29] Q=outAddr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[11] Q=outAddr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[10] Q=outAddr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[9] Q=outAddr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[8] Q=outAddr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[7] Q=outAddr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[6] Q=outAddr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[5] Q=outAddr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[4] Q=outAddr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[3] Q=outAddr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[2] Q=outAddr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[28] Q=outAddr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[1] Q=outAddr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[0] Q=outAddr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[27] Q=outAddr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[26] Q=outAddr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[25] Q=outAddr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[24] Q=outAddr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[23] Q=outAddr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[22] Q=outAddr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.end

.model regfile
.inputs clk write wrAddr[0] wrAddr[1] wrAddr[2] wrAddr[3] wrAddr[4] wrData[0] wrData[1] wrData[2] wrData[3] wrData[4] wrData[5] wrData[6] wrData[7] wrData[8] wrData[9] wrData[10] wrData[11] wrData[12] wrData[13] wrData[14] wrData[15] wrData[16] wrData[17] wrData[18] wrData[19] wrData[20] wrData[21] wrData[22] wrData[23] wrData[24] wrData[25] wrData[26] wrData[27] wrData[28] wrData[29] wrData[30] wrData[31] rdAddrA[0] rdAddrA[1] rdAddrA[2] rdAddrA[3] rdAddrA[4] rdAddrB[0] rdAddrB[1] rdAddrB[2] rdAddrB[3] rdAddrB[4]
.outputs rdDataA[0] rdDataA[1] rdDataA[2] rdDataA[3] rdDataA[4] rdDataA[5] rdDataA[6] rdDataA[7] rdDataA[8] rdDataA[9] rdDataA[10] rdDataA[11] rdDataA[12] rdDataA[13] rdDataA[14] rdDataA[15] rdDataA[16] rdDataA[17] rdDataA[18] rdDataA[19] rdDataA[20] rdDataA[21] rdDataA[22] rdDataA[23] rdDataA[24] rdDataA[25] rdDataA[26] rdDataA[27] rdDataA[28] rdDataA[29] rdDataA[30] rdDataA[31] rdDataB[0] rdDataB[1] rdDataB[2] rdDataB[3] rdDataB[4] rdDataB[5] rdDataB[6] rdDataB[7] rdDataB[8] rdDataB[9] rdDataB[10] rdDataB[11] rdDataB[12] rdDataB[13] rdDataB[14] rdDataB[15] rdDataB[16] rdDataB[17] rdDataB[18] rdDataB[19] rdDataB[20] rdDataB[21] rdDataB[22] rdDataB[23] rdDataB[24] rdDataB[25] rdDataB[26] rdDataB[27] rdDataB[28] rdDataB[29] rdDataB[30] rdDataB[31]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=rdAddrA[4] Q=rdAddrA_buf[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrA[3] Q=rdAddrA_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrA[2] Q=rdAddrA_buf[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrA[1] Q=rdAddrA_buf[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrA[0] Q=rdAddrA_buf[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_LUT4 I0=wrAddr_buf[0] I1=rdAddrA_buf[0] I2=wrAddr_buf[3] I3=rdAddrA_buf[3] O=rdAddrA_buf_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$false I1=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_I1 I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_I2 I3=rdAddrA_buf_SB_LUT4_I1_O O=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=wrAddr_buf[2] I2=wrAddr_buf[3] I3=wrAddr_buf[4] O=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=wrAddr_buf[0] I3=wrAddr_buf[1] O=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk D=rdAddrB[4] Q=rdAddrB_buf[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrB[3] Q=rdAddrB_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrB[2] Q=rdAddrB_buf[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrB[1] Q=rdAddrB_buf[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrB[0] Q=rdAddrB_buf[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_LUT4 I0=wrAddr_buf[3] I1=rdAddrB_buf[3] I2=wrAddr_buf[0] I3=rdAddrB_buf[0] O=rdAddrB_buf_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_I1 I1=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_I2 I2=rdAddrB_buf_SB_LUT4_I1_O I3=rdAddrB_buf_SB_LUT4_I3_O O=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=wrAddr_buf[1] I3=rdAddrB_buf[1] O=rdAddrB_buf_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=wrData_buf[31] I1=regDatA[31] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[30] I1=regDatA[30] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[21] I1=regDatA[21] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[20] I1=regDatA[20] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[19] I1=regDatA[19] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[18] I1=regDatA[18] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[17] I1=regDatA[17] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[16] I1=regDatA[16] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[15] I1=regDatA[15] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[14] I1=regDatA[14] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[13] I1=regDatA[13] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[12] I1=regDatA[12] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[29] I1=regDatA[29] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[11] I1=regDatA[11] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[10] I1=regDatA[10] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[9] I1=regDatA[9] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[8] I1=regDatA[8] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[7] I1=regDatA[7] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[6] I1=regDatA[6] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[5] I1=regDatA[5] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[4] I1=regDatA[4] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[3] I1=regDatA[3] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[2] I1=regDatA[2] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[28] I1=regDatA[28] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[1] I1=regDatA[1] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[0] I1=regDatA[0] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[27] I1=regDatA[27] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[26] I1=regDatA[26] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[25] I1=regDatA[25] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[24] I1=regDatA[24] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[23] I1=regDatA[23] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[22] I1=regDatA[22] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[31] I1=regDatB[31] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[30] I1=regDatB[30] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[21] I1=regDatB[21] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[20] I1=regDatB[20] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[19] I1=regDatB[19] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[18] I1=regDatB[18] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[17] I1=regDatB[17] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[16] I1=regDatB[16] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[15] I1=regDatB[15] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[14] I1=regDatB[14] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[13] I1=regDatB[13] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[12] I1=regDatB[12] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[29] I1=regDatB[29] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[11] I1=regDatB[11] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[10] I1=regDatB[10] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[9] I1=regDatB[9] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[8] I1=regDatB[8] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[7] I1=regDatB[7] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[6] I1=regDatB[6] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[5] I1=regDatB[5] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[4] I1=regDatB[4] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[3] I1=regDatB[3] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[2] I1=regDatB[2] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[28] I1=regDatB[28] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[1] I1=regDatB[1] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[0] I1=regDatB[0] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[27] I1=regDatB[27] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[26] I1=regDatB[26] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[25] I1=regDatB[25] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[24] I1=regDatB[24] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[23] I1=regDatB[23] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[22] I1=regDatB[22] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_RAM40_4K MASK[0]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[1]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[2]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[3]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[4]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[5]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[6]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[7]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[8]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[9]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[10]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[11]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[12]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[13]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[14]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[15]=write_SB_LUT4_I3_O_SB_LUT4_I3_O RADDR[0]=rdAddrA[0] RADDR[1]=rdAddrA[1] RADDR[2]=rdAddrA[2] RADDR[3]=rdAddrA[3] RADDR[4]=rdAddrA[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=regDatA[0] RDATA[1]=regDatA[1] RDATA[2]=regDatA[2] RDATA[3]=regDatA[3] RDATA[4]=regDatA[4] RDATA[5]=regDatA[5] RDATA[6]=regDatA[6] RDATA[7]=regDatA[7] RDATA[8]=regDatA[8] RDATA[9]=regDatA[9] RDATA[10]=regDatA[10] RDATA[11]=regDatA[11] RDATA[12]=regDatA[12] RDATA[13]=regDatA[13] RDATA[14]=regDatA[14] RDATA[15]=regDatA[15] RE=$true WADDR[0]=wrAddr[0] WADDR[1]=wrAddr[1] WADDR[2]=wrAddr[2] WADDR[3]=wrAddr[3] WADDR[4]=wrAddr[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=write_SB_LUT4_I3_O[31] WDATA[0]=wrData[0] WDATA[1]=wrData[1] WDATA[2]=wrData[2] WDATA[3]=wrData[3] WDATA[4]=wrData[4] WDATA[5]=wrData[5] WDATA[6]=wrData[6] WDATA[7]=wrData[7] WDATA[8]=wrData[8] WDATA[9]=wrData[9] WDATA[10]=wrData[10] WDATA[11]=wrData[11] WDATA[12]=wrData[12] WDATA[13]=wrData[13] WDATA[14]=wrData[14] WDATA[15]=wrData[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[1]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[2]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[3]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[4]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[5]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[6]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[7]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[8]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[9]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[10]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[11]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[12]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[13]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[14]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[15]=write_SB_LUT4_I3_O_SB_LUT4_I3_O RADDR[0]=rdAddrB[0] RADDR[1]=rdAddrB[1] RADDR[2]=rdAddrB[2] RADDR[3]=rdAddrB[3] RADDR[4]=rdAddrB[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=regDatB[0] RDATA[1]=regDatB[1] RDATA[2]=regDatB[2] RDATA[3]=regDatB[3] RDATA[4]=regDatB[4] RDATA[5]=regDatB[5] RDATA[6]=regDatB[6] RDATA[7]=regDatB[7] RDATA[8]=regDatB[8] RDATA[9]=regDatB[9] RDATA[10]=regDatB[10] RDATA[11]=regDatB[11] RDATA[12]=regDatB[12] RDATA[13]=regDatB[13] RDATA[14]=regDatB[14] RDATA[15]=regDatB[15] RE=$true WADDR[0]=wrAddr[0] WADDR[1]=wrAddr[1] WADDR[2]=wrAddr[2] WADDR[3]=wrAddr[3] WADDR[4]=wrAddr[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=write_SB_LUT4_I3_O[31] WDATA[0]=wrData[0] WDATA[1]=wrData[1] WDATA[2]=wrData[2] WDATA[3]=wrData[3] WDATA[4]=wrData[4] WDATA[5]=wrData[5] WDATA[6]=wrData[6] WDATA[7]=wrData[7] WDATA[8]=wrData[8] WDATA[9]=wrData[9] WDATA[10]=wrData[10] WDATA[11]=wrData[11] WDATA[12]=wrData[12] WDATA[13]=wrData[13] WDATA[14]=wrData[14] WDATA[15]=wrData[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[1]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[2]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[3]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[4]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[5]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[6]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[7]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[8]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[9]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[10]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[11]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[12]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[13]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[14]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[15]=write_SB_LUT4_I3_O_SB_LUT4_I3_O RADDR[0]=rdAddrA[0] RADDR[1]=rdAddrA[1] RADDR[2]=rdAddrA[2] RADDR[3]=rdAddrA[3] RADDR[4]=rdAddrA[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=regDatA[16] RDATA[1]=regDatA[17] RDATA[2]=regDatA[18] RDATA[3]=regDatA[19] RDATA[4]=regDatA[20] RDATA[5]=regDatA[21] RDATA[6]=regDatA[22] RDATA[7]=regDatA[23] RDATA[8]=regDatA[24] RDATA[9]=regDatA[25] RDATA[10]=regDatA[26] RDATA[11]=regDatA[27] RDATA[12]=regDatA[28] RDATA[13]=regDatA[29] RDATA[14]=regDatA[30] RDATA[15]=regDatA[31] RE=$true WADDR[0]=wrAddr[0] WADDR[1]=wrAddr[1] WADDR[2]=wrAddr[2] WADDR[3]=wrAddr[3] WADDR[4]=wrAddr[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=write_SB_LUT4_I3_O[31] WDATA[0]=wrData[16] WDATA[1]=wrData[17] WDATA[2]=wrData[18] WDATA[3]=wrData[19] WDATA[4]=wrData[20] WDATA[5]=wrData[21] WDATA[6]=wrData[22] WDATA[7]=wrData[23] WDATA[8]=wrData[24] WDATA[9]=wrData[25] WDATA[10]=wrData[26] WDATA[11]=wrData[27] WDATA[12]=wrData[28] WDATA[13]=wrData[29] WDATA[14]=wrData[30] WDATA[15]=wrData[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[1]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[2]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[3]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[4]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[5]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[6]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[7]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[8]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[9]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[10]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[11]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[12]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[13]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[14]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[15]=write_SB_LUT4_I3_O_SB_LUT4_I3_O RADDR[0]=rdAddrB[0] RADDR[1]=rdAddrB[1] RADDR[2]=rdAddrB[2] RADDR[3]=rdAddrB[3] RADDR[4]=rdAddrB[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=regDatB[16] RDATA[1]=regDatB[17] RDATA[2]=regDatB[18] RDATA[3]=regDatB[19] RDATA[4]=regDatB[20] RDATA[5]=regDatB[21] RDATA[6]=regDatB[22] RDATA[7]=regDatB[23] RDATA[8]=regDatB[24] RDATA[9]=regDatB[25] RDATA[10]=regDatB[26] RDATA[11]=regDatB[27] RDATA[12]=regDatB[28] RDATA[13]=regDatB[29] RDATA[14]=regDatB[30] RDATA[15]=regDatB[31] RE=$true WADDR[0]=wrAddr[0] WADDR[1]=wrAddr[1] WADDR[2]=wrAddr[2] WADDR[3]=wrAddr[3] WADDR[4]=wrAddr[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=write_SB_LUT4_I3_O[31] WDATA[0]=wrData[16] WDATA[1]=wrData[17] WDATA[2]=wrData[18] WDATA[3]=wrData[19] WDATA[4]=wrData[20] WDATA[5]=wrData[21] WDATA[6]=wrData[22] WDATA[7]=wrData[23] WDATA[8]=wrData[24] WDATA[9]=wrData[25] WDATA[10]=wrData[26] WDATA[11]=wrData[27] WDATA[12]=wrData[28] WDATA[13]=wrData[29] WDATA[14]=wrData[30] WDATA[15]=wrData[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_DFF C=clk D=wrAddr[4] Q=wrAddr_buf[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrAddr[3] Q=wrAddr_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrAddr[2] Q=wrAddr_buf[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrAddr[1] Q=wrAddr_buf[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrAddr[0] Q=wrAddr_buf[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[31] Q=wrData_buf[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[30] Q=wrData_buf[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[21] Q=wrData_buf[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[20] Q=wrData_buf[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[19] Q=wrData_buf[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[18] Q=wrData_buf[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[17] Q=wrData_buf[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[16] Q=wrData_buf[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[15] Q=wrData_buf[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[14] Q=wrData_buf[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[13] Q=wrData_buf[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[12] Q=wrData_buf[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[29] Q=wrData_buf[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[11] Q=wrData_buf[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[10] Q=wrData_buf[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[9] Q=wrData_buf[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[8] Q=wrData_buf[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[7] Q=wrData_buf[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[6] Q=wrData_buf[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[5] Q=wrData_buf[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[4] Q=wrData_buf[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[3] Q=wrData_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[2] Q=wrData_buf[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[28] Q=wrData_buf[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[1] Q=wrData_buf[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[0] Q=wrData_buf[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[27] Q=wrData_buf[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[26] Q=wrData_buf[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[25] Q=wrData_buf[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[24] Q=wrData_buf[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[23] Q=wrData_buf[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[22] Q=wrData_buf[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=wrAddr[3] I2=write_SB_LUT4_I3_I2 I3=write O=write_SB_LUT4_I3_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=wrAddr[0] I1=wrAddr[1] I2=wrAddr[2] I3=wrAddr[4] O=write_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=write_SB_LUT4_I3_O[31] O=write_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk D=write Q=write_buf
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=rdAddrB_buf[3] I2=wrAddr_buf[3] I3=write_buf O=write_buf_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=write_buf_SB_LUT4_I3_1_I0 I1=write_buf_SB_LUT4_I3_1_I1 I2=write_buf_SB_LUT4_I3_1_I2 I3=write_buf O=write_buf_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=wrAddr_buf[4] I3=rdAddrA_buf[4] O=write_buf_SB_LUT4_I3_1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=wrAddr_buf[2] I1=rdAddrA_buf[2] I2=rdAddrA_buf[0] I3=wrAddr_buf[0] O=write_buf_SB_LUT4_I3_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=rdAddrA_buf[2] I1=wrAddr_buf[2] I2=wrAddr_buf[1] I3=rdAddrA_buf[1] O=write_buf_SB_LUT4_I3_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=wrAddr_buf[4] I1=rdAddrB_buf[4] I2=write_buf_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_I3 O=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=rdAddrB_buf[0] I1=wrAddr_buf[0] I2=wrAddr_buf[2] I3=rdAddrB_buf[2] O=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000001011
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[0]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[1]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[2]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[3]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[4]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[5]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[6]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[7]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[8]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[9]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[10]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[11]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[12]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[13]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[14]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[15]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[16]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[17]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[18]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[19]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[20]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[21]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[22]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[23]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[24]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[25]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[26]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[27]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[28]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[29]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[30]
1 1
.end

.model sign_mask_gen
.inputs func3[0] func3[1] func3[2]
.outputs sign_mask[0] sign_mask[1] sign_mask[2] sign_mask[3]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=func3[2] O=sign_mask[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=func3[0] I3=func3[1] O=sign_mask[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=func3[1] I3=func3[0] O=sign_mask[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=func3[1] I3=func3[0] O=sign_mask[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111111111
.names sign_mask[0] mask[0]
1 1
.names sign_mask[1] mask[1]
1 1
.names sign_mask[2] mask[2]
1 1
.end

.model spram_wrap
.inputs clk sel we be[0] be[1] be[2] be[3] addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] addr[14] addr[15] din[0] din[1] din[2] din[3] din[4] din[5] din[6] din[7] din[8] din[9] din[10] din[11] din[12] din[13] din[14] din[15] din[16] din[17] din[18] din[19] din[20] din[21] din[22] din[23] din[24] din[25] din[26] din[27] din[28] din[29] din[30] din[31] ls_req ds_req
.outputs dout[0] dout[1] dout[2] dout[3] dout[4] dout[5] dout[6] dout[7] dout[8] dout[9] dout[10] dout[11] dout[12] dout[13] dout[14] dout[15] dout[16] dout[17] dout[18] dout[19] dout[20] dout[21] dout[22] dout[23] dout[24] dout[25] dout[26] dout[27] dout[28] dout[29] dout[30] dout[31]
.names $false
.names $true
1
.names $undef
.gate SB_DFFE C=clk D=ram_dout[15] E=addr[0] Q=dout[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[14] E=addr[0] Q=dout[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[5] E=addr[0] Q=dout[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[4] E=addr[0] Q=dout[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[3] E=addr[0] Q=dout[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[2] E=addr[0] Q=dout[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[1] E=addr[0] Q=dout[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[0] E=addr[0] Q=dout[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[15] E=dout_SB_DFFE_Q_30_E Q=dout[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[14] E=dout_SB_DFFE_Q_30_E Q=dout[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[13] E=dout_SB_DFFE_Q_30_E Q=dout[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[12] E=dout_SB_DFFE_Q_30_E Q=dout[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[13] E=addr[0] Q=dout[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[11] E=dout_SB_DFFE_Q_30_E Q=dout[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[10] E=dout_SB_DFFE_Q_30_E Q=dout[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[9] E=dout_SB_DFFE_Q_30_E Q=dout[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[8] E=dout_SB_DFFE_Q_30_E Q=dout[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[7] E=dout_SB_DFFE_Q_30_E Q=dout[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[6] E=dout_SB_DFFE_Q_30_E Q=dout[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[5] E=dout_SB_DFFE_Q_30_E Q=dout[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[4] E=dout_SB_DFFE_Q_30_E Q=dout[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[3] E=dout_SB_DFFE_Q_30_E Q=dout[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[2] E=dout_SB_DFFE_Q_30_E Q=dout[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[12] E=addr[0] Q=dout[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[1] E=dout_SB_DFFE_Q_30_E Q=dout[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=addr[0] O=dout_SB_DFFE_Q_30_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=ram_dout[0] E=dout_SB_DFFE_Q_30_E Q=dout[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[11] E=addr[0] Q=dout[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[10] E=addr[0] Q=dout[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[9] E=addr[0] Q=dout[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[8] E=addr[0] Q=dout[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[7] E=addr[0] Q=dout[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=ram_dout[6] E=addr[0] Q=dout[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:35.5-40.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_SPRAM256KA ADDRESS[0]=addr[2] ADDRESS[1]=addr[3] ADDRESS[2]=addr[4] ADDRESS[3]=addr[5] ADDRESS[4]=addr[6] ADDRESS[5]=addr[7] ADDRESS[6]=addr[8] ADDRESS[7]=addr[9] ADDRESS[8]=addr[10] ADDRESS[9]=addr[11] ADDRESS[10]=addr[12] ADDRESS[11]=addr[13] ADDRESS[12]=addr[14] ADDRESS[13]=addr[15] CHIPSELECT=sel CLOCK=clk DATAIN[0]=ram_DATAIN_15 DATAIN[1]=ram_DATAIN_14 DATAIN[2]=ram_DATAIN_13 DATAIN[3]=ram_DATAIN_12 DATAIN[4]=ram_DATAIN_11 DATAIN[5]=ram_DATAIN_10 DATAIN[6]=ram_DATAIN_9 DATAIN[7]=ram_DATAIN_8 DATAIN[8]=ram_DATAIN_7 DATAIN[9]=ram_DATAIN_6 DATAIN[10]=ram_DATAIN_5 DATAIN[11]=ram_DATAIN_4 DATAIN[12]=ram_DATAIN_3 DATAIN[13]=ram_DATAIN_2 DATAIN[14]=ram_DATAIN_1 DATAIN[15]=ram_DATAIN DATAOUT[0]=ram_dout[0] DATAOUT[1]=ram_dout[1] DATAOUT[2]=ram_dout[2] DATAOUT[3]=ram_dout[3] DATAOUT[4]=ram_dout[4] DATAOUT[5]=ram_dout[5] DATAOUT[6]=ram_dout[6] DATAOUT[7]=ram_dout[7] DATAOUT[8]=ram_dout[8] DATAOUT[9]=ram_dout[9] DATAOUT[10]=ram_dout[10] DATAOUT[11]=ram_dout[11] DATAOUT[12]=ram_dout[12] DATAOUT[13]=ram_dout[13] DATAOUT[14]=ram_dout[14] DATAOUT[15]=ram_dout[15] MASKWREN[0]=be[0] MASKWREN[1]=be[1] MASKWREN[2]=be[2] MASKWREN[3]=be[3] POWEROFF=$false SLEEP=ds_req STANDBY=ls_req WREN=we
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/spram_wrap.v:19.19-30.6"
.gate SB_LUT4 I0=$false I1=din[5] I2=din[21] I3=addr[0] O=ram_DATAIN_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[4] I2=din[20] I3=addr[0] O=ram_DATAIN_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[3] I2=din[19] I3=addr[0] O=ram_DATAIN_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[2] I2=din[18] I3=addr[0] O=ram_DATAIN_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[1] I2=din[17] I3=addr[0] O=ram_DATAIN_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[0] I2=din[16] I3=addr[0] O=ram_DATAIN_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[14] I2=din[30] I3=addr[0] O=ram_DATAIN_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[13] I2=din[29] I3=addr[0] O=ram_DATAIN_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[12] I2=din[28] I3=addr[0] O=ram_DATAIN_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[11] I2=din[27] I3=addr[0] O=ram_DATAIN_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[10] I2=din[26] I3=addr[0] O=ram_DATAIN_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[9] I2=din[25] I3=addr[0] O=ram_DATAIN_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[8] I2=din[24] I3=addr[0] O=ram_DATAIN_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[7] I2=din[23] I3=addr[0] O=ram_DATAIN_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[6] I2=din[22] I3=addr[0] O=ram_DATAIN_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=din[15] I2=din[31] I3=addr[0] O=ram_DATAIN
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.names addr[2] phy_addr[0]
1 1
.names addr[3] phy_addr[1]
1 1
.names addr[4] phy_addr[2]
1 1
.names addr[5] phy_addr[3]
1 1
.names addr[6] phy_addr[4]
1 1
.names addr[7] phy_addr[5]
1 1
.names addr[8] phy_addr[6]
1 1
.names addr[9] phy_addr[7]
1 1
.names addr[10] phy_addr[8]
1 1
.names addr[11] phy_addr[9]
1 1
.names addr[12] phy_addr[10]
1 1
.names addr[13] phy_addr[11]
1 1
.names addr[14] phy_addr[12]
1 1
.names addr[15] phy_addr[13]
1 1
.end
