// Seed: 1733978852
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    output supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    output supply1 id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input wor id_14,
    output tri1 id_15,
    input uwire id_16,
    output tri0 id_17
    , id_34,
    input uwire id_18,
    output tri1 id_19,
    input wand id_20
    , id_35,
    input wire id_21,
    input supply0 id_22,
    input wand id_23,
    output tri0 id_24,
    input uwire id_25,
    output supply0 id_26,
    input wor id_27,
    input wand id_28,
    input supply1 id_29,
    input uwire id_30,
    input wand id_31,
    output tri0 id_32
);
  logic id_36;
  ;
  wire id_37;
  assign id_19 = id_6;
endmodule
module module_1 (
    output wor   id_0,
    output logic id_1,
    output uwire id_2,
    inout  wand  id_3,
    output uwire id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  tri1  id_7,
    input  tri   id_8,
    output wand  id_9,
    input  wor   id_10,
    input  wire  id_11,
    input  tri0  id_12,
    input  wand  id_13,
    input  wand  id_14,
    output tri   id_15,
    input  wand  id_16
);
  always id_1 <= #1 -1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_13,
      id_5,
      id_8,
      id_4,
      id_16,
      id_7,
      id_9,
      id_14,
      id_10,
      id_12,
      id_14,
      id_2,
      id_3,
      id_2,
      id_5,
      id_4,
      id_12,
      id_7,
      id_3,
      id_6,
      id_0,
      id_3,
      id_2,
      id_6,
      id_11,
      id_16,
      id_14,
      id_16,
      id_15
  );
  assign modCall_1.id_30 = 0;
endmodule
