C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module registerFile

Top level modules:
	registerFile

} {} {}} C:/Users/Duncan/git/ForthCPU/busController/source/busController.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module busController

Top level modules:
	busController

} {} {}} C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module opxMultiplexer

Top level modules:
	opxMultiplexer

} {} {}} C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module interruptStateMachine

Top level modules:
	interruptStateMachine

} {} {}} C:/Users/Duncan/git/ForthCPU/UART/source/UART.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/UART/source/UART.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module UART

Top level modules:
	UART

} {} {}} C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module loadStoreGroupDecoder

Top level modules:
	loadStoreGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module mcu

Top level modules:
	mcu

} {} {}} C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module RAM

Top level modules:
	RAM

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module fullALU

Top level modules:
	fullALU

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module aluAMux

Top level modules:
	aluAMux

} {} {}} C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module interruptMaskRegister

Top level modules:
	interruptMaskRegister

} {} {}} C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module UART_TX

Top level modules:
	UART_TX

} {} {}} C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module core

Top level modules:
	core

} {} {}} C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module aluGroupDecoder

Top level modules:
	aluGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module memoryMapper

Top level modules:
	memoryMapper

} {} {}} C:/Users/Duncan/git/ForthCPU/constants.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/constants.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module devBoard

Top level modules:
	devBoard

} {} {}} C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module jumpGroupDecoder

Top level modules:
	jumpGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module registers

Top level modules:
	registers

} {} {}} C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module mcuResources

Top level modules:
	mcuResources

} {} {}} C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module branchLogic

Top level modules:
	branchLogic

} {} {}} C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module programCounter

Top level modules:
	programCounter

} {} {}} C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module rom

Top level modules:
	rom

} {} {}} C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module UART_RX

Top level modules:
	UART_RX

} {} {}} C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module generalGroupDecoder

Top level modules:
	generalGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module aluBMux

Top level modules:
	aluBMux

} {} {}} C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module instructionPhaseDecoder

Top level modules:
	instructionPhaseDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module blinkTests

Top level modules:
	blinkTests

} {} {}}
