
vsource #(.dc(0.)) p (.p(gnd),.n(0));
module TESTSUB (_net0,_net1);
parameter PARAM2={2};
parameter RES={1};
resistor #(.r(RES)) a (.p(_net0),.n(_net1));
endmodule // TESTSUB

TESTSUB #(.RES(2),.Type(TESTSUB)) T1 (._net0(_net1),._net1(0));
Idc #(.I(5)) V1 (.1(_net1),.2(0));
