<profile>

<section name = "Vitis HLS Report for 'quad_frame_remapper'" level="0">
<item name = "Date">Wed Feb 25 19:26:58 2026
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">794881, 5798521, 7.949 ms, 57.985 ms, 794882, 5798522, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_quad_frame_remapper_Pipeline_1_fu_189">quad_frame_remapper_Pipeline_1, 362, 362, 3.620 us, 3.620 us, 361, 361, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_quad_frame_remapper_Pipeline_3_fu_194">quad_frame_remapper_Pipeline_3, 363, 363, 3.630 us, 3.630 us, 361, 361, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_quad_frame_remapper_Pipeline_4_fu_202">quad_frame_remapper_Pipeline_4, 362, 362, 3.620 us, 3.620 us, 361, 361, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207">quad_frame_remapper_Pipeline_VITIS_LOOP_132_2, 2309, 2309, 23.090 us, 23.090 us, 2307, 2307, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213">quad_frame_remapper_Pipeline_VITIS_LOOP_146_3, 2309, 2309, 23.090 us, 23.090 us, 2307, 2307, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_quad_frame_remapper_Pipeline_7_fu_219">quad_frame_remapper_Pipeline_7, 363, 363, 3.630 us, 3.630 us, 361, 361, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_quad_frame_remapper_Pipeline_2_fu_227">quad_frame_remapper_Pipeline_2, 363, 363, 3.630 us, 3.630 us, 361, 361, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_91_1">794880, 5798520, 736 ~ 5369, -, -, 1080, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 312, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">16, 1, 3354, 8346, -</column>
<column name="Memory">12, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 583, -</column>
<column name="Register">-, -, 464, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">10, ~0, 3, 17, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 214, 360, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 8, 0, 776, 869, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 8, 0, 768, 858, 0</column>
<column name="mul_11ns_10ns_19_1_1_U16">mul_11ns_10ns_19_1_1, 0, 1, 0, 6, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_1_fu_189">quad_frame_remapper_Pipeline_1, 0, 0, 11, 64, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_2_fu_227">quad_frame_remapper_Pipeline_2, 0, 0, 142, 77, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_3_fu_194">quad_frame_remapper_Pipeline_3, 0, 0, 161, 77, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_4_fu_202">quad_frame_remapper_Pipeline_4, 0, 0, 11, 64, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_7_fu_219">quad_frame_remapper_Pipeline_7, 0, 0, 142, 77, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207">quad_frame_remapper_Pipeline_VITIS_LOOP_132_2, 0, 0, 563, 2935, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213">quad_frame_remapper_Pipeline_VITIS_LOOP_146_3, 0, 0, 566, 2959, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buf_in_U">line_buf_in_RAM_1WNR_AUTO_1R1W, 8, 0, 0, 0, 360, 128, 1, 46080</column>
<column name="line_buf_out_U">line_buf_out_RAM_AUTO_1R1W, 4, 0, 0, 0, 360, 128, 1, 46080</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln117_1_fu_359_p2">+, 0, 0, 13, 13, 13</column>
<column name="add_ln117_fu_365_p2">+, 0, 0, 13, 13, 11</column>
<column name="add_ln120_fu_385_p2">+, 0, 0, 12, 11, 10</column>
<column name="add_ln123_fu_418_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln91_fu_266_p2">+, 0, 0, 30, 23, 13</column>
<column name="add_ln95_fu_292_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln98_fu_303_p2">+, 0, 0, 13, 10, 9</column>
<column name="y_2_fu_278_p2">+, 0, 0, 12, 11, 1</column>
<column name="ap_block_state26">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln102_1_fu_323_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="icmp_ln102_fu_317_p2">icmp, 0, 0, 13, 10, 6</column>
<column name="icmp_ln91_fu_272_p2">icmp, 0, 0, 12, 11, 11</column>
<column name="is_bottom_fu_297_p2">icmp, 0, 0, 12, 11, 10</column>
<column name="ap_block_state15_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="or_ln102_fu_329_p2">or, 0, 0, 2, 1, 1</column>
<column name="local_y_fu_309_p3">select, 0, 0, 10, 1, 10</column>
<column name="src_y_fu_391_p3">select, 0, 0, 11, 1, 11</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">159, 36, 1, 36</column>
<column name="gmem0_0_ARADDR">14, 3, 64, 192</column>
<column name="gmem0_0_ARLEN">14, 3, 32, 96</column>
<column name="gmem0_0_ARVALID">14, 3, 1, 3</column>
<column name="gmem0_0_RREADY">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_0_AWADDR">25, 5, 64, 320</column>
<column name="gmem1_0_AWLEN">20, 4, 32, 128</column>
<column name="gmem1_0_AWVALID">20, 4, 1, 4</column>
<column name="gmem1_0_BREADY">20, 4, 1, 4</column>
<column name="gmem1_0_WDATA">14, 3, 128, 384</column>
<column name="gmem1_0_WSTRB">14, 3, 16, 48</column>
<column name="gmem1_0_WVALID">14, 3, 1, 3</column>
<column name="gmem1_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem1_blk_n_B">9, 2, 1, 2</column>
<column name="line_buf_in_address0">20, 4, 9, 36</column>
<column name="line_buf_in_address1">14, 3, 9, 27</column>
<column name="line_buf_in_ce0">20, 4, 1, 4</column>
<column name="line_buf_in_ce1">14, 3, 1, 3</column>
<column name="line_buf_in_we0">9, 2, 1, 2</column>
<column name="line_buf_out_address0">37, 7, 9, 63</column>
<column name="line_buf_out_ce0">37, 7, 1, 7</column>
<column name="line_buf_out_d0">25, 5, 128, 640</column>
<column name="line_buf_out_we0">25, 5, 16, 80</column>
<column name="phi_mul_fu_142">9, 2, 23, 46</column>
<column name="y_fu_146">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln91_reg_497">23, 0, 23, 0</column>
<column name="add_ln95_reg_510">64, 0, 64, 0</column>
<column name="ap_CS_fsm">35, 0, 35, 0</column>
<column name="dst_read_reg_487">64, 0, 64, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_1_fu_189_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_2_fu_227_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_3_fu_194_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_4_fu_202_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_7_fu_219_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_start_reg">1, 0, 1, 0</column>
<column name="is_bottom_reg_515">1, 0, 1, 0</column>
<column name="local_y_reg_520">10, 0, 10, 0</column>
<column name="mul_ln123_reg_535">19, 0, 19, 0</column>
<column name="or_ln102_reg_526">1, 0, 1, 0</column>
<column name="phi_mul_fu_142">23, 0, 23, 0</column>
<column name="reg_244">60, 0, 60, 0</column>
<column name="src_read_reg_492">64, 0, 64, 0</column>
<column name="src_y_reg_530">11, 0, 11, 0</column>
<column name="trunc_ln1_reg_540">60, 0, 60, 0</column>
<column name="y_2_reg_505">11, 0, 11, 0</column>
<column name="y_fu_146">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, quad_frame_remapper, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, quad_frame_remapper, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, quad_frame_remapper, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 128, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 16, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 128, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 128, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 16, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 128, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
</table>
</item>
</section>
</profile>
