Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr  9 21:31:22 2024
| Host         : DESKTOP-LMFMNO5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_top_st_timing_summary_routed.rpt -pb pong_top_st_timing_summary_routed.pb -rpx pong_top_st_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top_st
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.909        0.000                      0                  112        0.170        0.000                      0                  112        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.909        0.000                      0                  112        0.170        0.000                      0                  112        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 pong_grf_st_unit/ball_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/x_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 2.033ns (33.640%)  route 4.010ns (66.360%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    pong_grf_st_unit/CLK
    SLICE_X5Y58          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  pong_grf_st_unit/ball_y_reg_reg[4]/Q
                         net (fo=13, routed)          1.217     6.999    pong_grf_st_unit/Q[3]
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.152     7.151 r  pong_grf_st_unit/i__carry_i_11/O
                         net (fo=6, routed)           0.586     7.737    pong_grf_st_unit/i__carry_i_11_n_0
    SLICE_X6Y61          LUT4 (Prop_lut4_I3_O)        0.324     8.061 r  pong_grf_st_unit/i__carry_i_10/O
                         net (fo=4, routed)           0.726     8.786    pong_grf_st_unit/ball_y_reg_reg[8]_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.328     9.114 r  pong_grf_st_unit/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.114    pong_grf_st_unit/i__carry_i_5_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.515 r  pong_grf_st_unit/x_delta_next1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.751    10.266    pong_grf_st_unit/x_delta_next10_in
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    10.390 f  pong_grf_st_unit/x_delta_reg[8]_i_7/O
                         net (fo=1, routed)           0.292    10.682    pong_grf_st_unit/x_delta_reg[8]_i_7_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.124    10.806 r  pong_grf_st_unit/x_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.439    11.245    pong_grf_st_unit/x_delta_reg[8]_i_3_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.124    11.369 r  pong_grf_st_unit/x_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.369    pong_grf_st_unit/x_delta_reg[8]_i_1_n_0
    SLICE_X3Y59          FDCE                                         r  pong_grf_st_unit/x_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603    15.026    pong_grf_st_unit/CLK
    SLICE_X3Y59          FDCE                                         r  pong_grf_st_unit/x_delta_reg_reg[8]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.029    15.278    pong_grf_st_unit/x_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 pong_grf_st_unit/ball_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/x_delta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 2.033ns (33.687%)  route 4.002ns (66.313%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    pong_grf_st_unit/CLK
    SLICE_X5Y58          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  pong_grf_st_unit/ball_y_reg_reg[4]/Q
                         net (fo=13, routed)          1.217     6.999    pong_grf_st_unit/Q[3]
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.152     7.151 r  pong_grf_st_unit/i__carry_i_11/O
                         net (fo=6, routed)           0.586     7.737    pong_grf_st_unit/i__carry_i_11_n_0
    SLICE_X6Y61          LUT4 (Prop_lut4_I3_O)        0.324     8.061 r  pong_grf_st_unit/i__carry_i_10/O
                         net (fo=4, routed)           0.726     8.786    pong_grf_st_unit/ball_y_reg_reg[8]_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.328     9.114 r  pong_grf_st_unit/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.114    pong_grf_st_unit/i__carry_i_5_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.515 r  pong_grf_st_unit/x_delta_next1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.751    10.266    pong_grf_st_unit/x_delta_next10_in
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    10.390 f  pong_grf_st_unit/x_delta_reg[8]_i_7/O
                         net (fo=1, routed)           0.292    10.682    pong_grf_st_unit/x_delta_reg[8]_i_7_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.124    10.806 r  pong_grf_st_unit/x_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.430    11.237    pong_grf_st_unit/x_delta_reg[8]_i_3_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.124    11.361 r  pong_grf_st_unit/x_delta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.361    pong_grf_st_unit/x_delta_reg[1]_i_1_n_0
    SLICE_X3Y59          FDCE                                         r  pong_grf_st_unit/x_delta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603    15.026    pong_grf_st_unit/CLK
    SLICE_X3Y59          FDCE                                         r  pong_grf_st_unit/x_delta_reg_reg[1]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.031    15.280    pong_grf_st_unit/x_delta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 pong_grf_st_unit/ball_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/x_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.033ns (34.347%)  route 3.886ns (65.653%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    pong_grf_st_unit/CLK
    SLICE_X5Y58          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  pong_grf_st_unit/ball_y_reg_reg[4]/Q
                         net (fo=13, routed)          1.217     6.999    pong_grf_st_unit/Q[3]
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.152     7.151 r  pong_grf_st_unit/i__carry_i_11/O
                         net (fo=6, routed)           0.586     7.737    pong_grf_st_unit/i__carry_i_11_n_0
    SLICE_X6Y61          LUT4 (Prop_lut4_I3_O)        0.324     8.061 r  pong_grf_st_unit/i__carry_i_10/O
                         net (fo=4, routed)           0.726     8.786    pong_grf_st_unit/ball_y_reg_reg[8]_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.328     9.114 r  pong_grf_st_unit/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.114    pong_grf_st_unit/i__carry_i_5_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.515 r  pong_grf_st_unit/x_delta_next1_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.751    10.266    pong_grf_st_unit/x_delta_next10_in
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124    10.390 f  pong_grf_st_unit/x_delta_reg[8]_i_7/O
                         net (fo=1, routed)           0.292    10.682    pong_grf_st_unit/x_delta_reg[8]_i_7_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.124    10.806 r  pong_grf_st_unit/x_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.314    11.121    pong_grf_st_unit/x_delta_reg[8]_i_3_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.124    11.245 r  pong_grf_st_unit/x_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.245    pong_grf_st_unit/x_delta_reg[2]_i_1_n_0
    SLICE_X3Y59          FDPE                                         r  pong_grf_st_unit/x_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603    15.026    pong_grf_st_unit/CLK
    SLICE_X3Y59          FDPE                                         r  pong_grf_st_unit/x_delta_reg_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y59          FDPE (Setup_fdpe_C_D)        0.031    15.280    pong_grf_st_unit/x_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 pong_grf_st_unit/ball_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 2.115ns (40.291%)  route 3.134ns (59.709%))
  Logic Levels:           6  (CARRY4=1 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    pong_grf_st_unit/CLK
    SLICE_X5Y58          FDCE                                         r  pong_grf_st_unit/ball_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  pong_grf_st_unit/ball_y_reg_reg[4]/Q
                         net (fo=13, routed)          1.217     6.999    pong_grf_st_unit/Q[3]
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.152     7.151 r  pong_grf_st_unit/i__carry_i_11/O
                         net (fo=6, routed)           0.586     7.737    pong_grf_st_unit/i__carry_i_11_n_0
    SLICE_X6Y61          LUT4 (Prop_lut4_I3_O)        0.324     8.061 r  pong_grf_st_unit/i__carry_i_10/O
                         net (fo=4, routed)           0.579     8.640    pong_grf_st_unit/ball_y_reg_reg[8]_0
    SLICE_X6Y60          LUT4 (Prop_lut4_I2_O)        0.328     8.968 r  pong_grf_st_unit/graph_rgb3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.968    pong_grf_st_unit/graph_rgb3_carry__0_i_2_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.332 f  pong_grf_st_unit/graph_rgb3_carry__0/CO[0]
                         net (fo=1, routed)           0.448     9.780    pong_grf_st_unit/graph_rgb3
    SLICE_X3Y58          LUT4 (Prop_lut4_I0_O)        0.367    10.147 r  pong_grf_st_unit/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.304    10.451    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X3Y57          LUT4 (Prop_lut4_I2_O)        0.124    10.575 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.575    rgb_next[1]
    SLICE_X3Y57          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)        0.029    15.279    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.058ns (22.179%)  route 3.712ns (77.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y55          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  vga_sync_unit/v_cnt_reg_reg[2]/Q
                         net (fo=19, routed)          1.159     6.942    vga_sync_unit/v_cnt_reg_reg[9]_1[0]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.152     7.094 f  vga_sync_unit/ball_y_reg[9]_i_4/O
                         net (fo=1, routed)           0.834     7.928    vga_sync_unit/ball_y_reg[9]_i_4_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I2_O)        0.326     8.254 r  vga_sync_unit/ball_y_reg[9]_i_1/O
                         net (fo=19, routed)          1.143     9.397    pong_grf_st_unit/E[0]
    SLICE_X6Y58          LUT3 (Prop_lut3_I0_O)        0.124     9.521 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.576    10.097    pong_grf_st_unit/bar_y_next
    SLICE_X7Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601    15.024    pong_grf_st_unit/CLK
    SLICE_X7Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[9]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y60          FDCE (Setup_fdce_C_CE)      -0.205    15.059    pong_grf_st_unit/bar_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.058ns (22.855%)  route 3.571ns (77.145%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y55          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  vga_sync_unit/v_cnt_reg_reg[2]/Q
                         net (fo=19, routed)          1.159     6.942    vga_sync_unit/v_cnt_reg_reg[9]_1[0]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.152     7.094 f  vga_sync_unit/ball_y_reg[9]_i_4/O
                         net (fo=1, routed)           0.834     7.928    vga_sync_unit/ball_y_reg[9]_i_4_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I2_O)        0.326     8.254 r  vga_sync_unit/ball_y_reg[9]_i_1/O
                         net (fo=19, routed)          1.143     9.397    pong_grf_st_unit/E[0]
    SLICE_X6Y58          LUT3 (Prop_lut3_I0_O)        0.124     9.521 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.435     9.956    pong_grf_st_unit/bar_y_next
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602    15.025    pong_grf_st_unit/CLK
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[2]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y58          FDCE (Setup_fdce_C_CE)      -0.205    15.060    pong_grf_st_unit/bar_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.058ns (22.855%)  route 3.571ns (77.145%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y55          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  vga_sync_unit/v_cnt_reg_reg[2]/Q
                         net (fo=19, routed)          1.159     6.942    vga_sync_unit/v_cnt_reg_reg[9]_1[0]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.152     7.094 f  vga_sync_unit/ball_y_reg[9]_i_4/O
                         net (fo=1, routed)           0.834     7.928    vga_sync_unit/ball_y_reg[9]_i_4_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I2_O)        0.326     8.254 r  vga_sync_unit/ball_y_reg[9]_i_1/O
                         net (fo=19, routed)          1.143     9.397    pong_grf_st_unit/E[0]
    SLICE_X6Y58          LUT3 (Prop_lut3_I0_O)        0.124     9.521 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.435     9.956    pong_grf_st_unit/bar_y_next
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602    15.025    pong_grf_st_unit/CLK
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[3]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y58          FDCE (Setup_fdce_C_CE)      -0.205    15.060    pong_grf_st_unit/bar_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.058ns (22.855%)  route 3.571ns (77.145%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y55          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  vga_sync_unit/v_cnt_reg_reg[2]/Q
                         net (fo=19, routed)          1.159     6.942    vga_sync_unit/v_cnt_reg_reg[9]_1[0]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.152     7.094 f  vga_sync_unit/ball_y_reg[9]_i_4/O
                         net (fo=1, routed)           0.834     7.928    vga_sync_unit/ball_y_reg[9]_i_4_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I2_O)        0.326     8.254 r  vga_sync_unit/ball_y_reg[9]_i_1/O
                         net (fo=19, routed)          1.143     9.397    pong_grf_st_unit/E[0]
    SLICE_X6Y58          LUT3 (Prop_lut3_I0_O)        0.124     9.521 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.435     9.956    pong_grf_st_unit/bar_y_next
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602    15.025    pong_grf_st_unit/CLK
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[4]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y58          FDCE (Setup_fdce_C_CE)      -0.205    15.060    pong_grf_st_unit/bar_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.058ns (23.381%)  route 3.467ns (76.618%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y55          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  vga_sync_unit/v_cnt_reg_reg[2]/Q
                         net (fo=19, routed)          1.159     6.942    vga_sync_unit/v_cnt_reg_reg[9]_1[0]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.152     7.094 f  vga_sync_unit/ball_y_reg[9]_i_4/O
                         net (fo=1, routed)           0.834     7.928    vga_sync_unit/ball_y_reg[9]_i_4_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I2_O)        0.326     8.254 r  vga_sync_unit/ball_y_reg[9]_i_1/O
                         net (fo=19, routed)          1.143     9.397    pong_grf_st_unit/E[0]
    SLICE_X6Y58          LUT3 (Prop_lut3_I0_O)        0.124     9.521 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.331     9.852    pong_grf_st_unit/bar_y_next
    SLICE_X7Y59          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601    15.024    pong_grf_st_unit/CLK
    SLICE_X7Y59          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[5]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y59          FDCE (Setup_fdce_C_CE)      -0.205    15.059    pong_grf_st_unit/bar_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/bar_y_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.058ns (23.381%)  route 3.467ns (76.618%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y55          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  vga_sync_unit/v_cnt_reg_reg[2]/Q
                         net (fo=19, routed)          1.159     6.942    vga_sync_unit/v_cnt_reg_reg[9]_1[0]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.152     7.094 f  vga_sync_unit/ball_y_reg[9]_i_4/O
                         net (fo=1, routed)           0.834     7.928    vga_sync_unit/ball_y_reg[9]_i_4_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I2_O)        0.326     8.254 r  vga_sync_unit/ball_y_reg[9]_i_1/O
                         net (fo=19, routed)          1.143     9.397    pong_grf_st_unit/E[0]
    SLICE_X6Y58          LUT3 (Prop_lut3_I0_O)        0.124     9.521 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.331     9.852    pong_grf_st_unit/bar_y_next
    SLICE_X7Y59          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601    15.024    pong_grf_st_unit/CLK
    SLICE_X7Y59          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[6]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y59          FDCE (Setup_fdce_C_CE)      -0.205    15.059    pong_grf_st_unit/bar_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/x_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/ball_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.443%)  route 0.065ns (20.557%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    pong_grf_st_unit/CLK
    SLICE_X3Y59          FDPE                                         r  pong_grf_st_unit/x_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  pong_grf_st_unit/x_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.729    pong_grf_st_unit/x_delta_reg[2]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  pong_grf_st_unit/ball_x_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.774    pong_grf_st_unit/ball_x_reg0_carry_i_3_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.840 r  pong_grf_st_unit/ball_x_reg0_carry/O[1]
                         net (fo=1, routed)           0.000     1.840    pong_grf_st_unit/ball_x_reg0[2]
    SLICE_X2Y59          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    pong_grf_st_unit/CLK
    SLICE_X2Y59          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[2]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y59          FDCE (Hold_fdce_C_D)         0.134     1.669    pong_grf_st_unit/ball_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    vga_sync_unit/CLK
    SLICE_X2Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  vga_sync_unit/h_cnt_reg_reg[4]/Q
                         net (fo=12, routed)          0.105     1.793    vga_sync_unit/Q[2]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.838 r  vga_sync_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga_sync_unit/h_sync_next
    SLICE_X3Y56          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    vga_sync_unit/CLK
    SLICE_X3Y56          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
                         clock pessimism             -0.505     1.536    
    SLICE_X3Y56          FDCE (Hold_fdce_C_D)         0.091     1.627    vga_sync_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_cnt_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.678%)  route 0.131ns (41.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_sync_unit/h_cnt_reg_reg[7]/Q
                         net (fo=14, routed)          0.131     1.795    vga_sync_unit/Q[5]
    SLICE_X1Y56          LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  vga_sync_unit/h_cnt_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.840    vga_sync_unit/p_0_in[5]
    SLICE_X1Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    vga_sync_unit/CLK
    SLICE_X1Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[5]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.091     1.627    vga_sync_unit/h_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_cnt_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.066%)  route 0.165ns (46.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.602     1.521    vga_sync_unit/CLK
    SLICE_X7Y57          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  vga_sync_unit/v_cnt_reg_reg[4]/Q
                         net (fo=16, routed)          0.165     1.827    vga_sync_unit/v_cnt_reg_reg[9]_1[2]
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  vga_sync_unit/v_cnt_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.872    vga_sync_unit/v_cnt_reg[6]_i_1_n_0
    SLICE_X6Y56          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.874     2.039    vga_sync_unit/CLK
    SLICE_X6Y56          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[6]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y56          FDCE (Hold_fdce_C_D)         0.120     1.658    vga_sync_unit/v_cnt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_sync_delay1_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.629%)  route 0.175ns (55.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    vga_sync_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           0.175     1.838    vga_sync_unit/v_sync_reg
    SLICE_X4Y57          FDCE                                         r  vga_sync_unit/v_sync_delay1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.873     2.038    vga_sync_unit/CLK
    SLICE_X4Y57          FDCE                                         r  vga_sync_unit/v_sync_delay1_reg_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.070     1.607    vga_sync_unit/v_sync_delay1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_sync_delay1_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.558%)  route 0.175ns (55.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    vga_sync_unit/CLK
    SLICE_X3Y56          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.175     1.840    vga_sync_unit/h_sync_reg
    SLICE_X0Y57          FDCE                                         r  vga_sync_unit/h_sync_delay1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    vga_sync_unit/CLK
    SLICE_X0Y57          FDCE                                         r  vga_sync_unit/h_sync_delay1_reg_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y57          FDCE (Hold_fdce_C_D)         0.070     1.608    vga_sync_unit/h_sync_delay1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_cnt_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.148%)  route 0.185ns (49.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.602     1.521    vga_sync_unit/CLK
    SLICE_X7Y57          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  vga_sync_unit/v_cnt_reg_reg[4]/Q
                         net (fo=16, routed)          0.185     1.847    vga_sync_unit/v_cnt_reg_reg[9]_1[2]
    SLICE_X6Y55          LUT6 (Prop_lut6_I1_O)        0.045     1.892 r  vga_sync_unit/v_cnt_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.892    vga_sync_unit/v_cnt_reg[5]_i_1_n_0
    SLICE_X6Y55          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.874     2.039    vga_sync_unit/CLK
    SLICE_X6Y55          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[5]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.121     1.659    vga_sync_unit/v_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/ball_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/ball_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.602     1.521    pong_grf_st_unit/CLK
    SLICE_X2Y60          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  pong_grf_st_unit/ball_x_reg_reg[5]/Q
                         net (fo=10, routed)          0.079     1.764    pong_grf_st_unit/ball_x_reg_reg[9]_0[4]
    SLICE_X2Y60          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.893 r  pong_grf_st_unit/ball_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.893    pong_grf_st_unit/ball_x_reg0[6]
    SLICE_X2Y60          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    pong_grf_st_unit/CLK
    SLICE_X2Y60          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[6]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y60          FDCE (Hold_fdce_C_D)         0.134     1.655    pong_grf_st_unit/ball_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/ball_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/ball_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.602     1.521    pong_grf_st_unit/CLK
    SLICE_X2Y60          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  pong_grf_st_unit/ball_x_reg_reg[7]/Q
                         net (fo=11, routed)          0.079     1.765    pong_grf_st_unit/ball_x_reg_reg[9]_0[6]
    SLICE_X2Y60          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.894 r  pong_grf_st_unit/ball_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.894    pong_grf_st_unit/ball_x_reg0[8]
    SLICE_X2Y60          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    pong_grf_st_unit/CLK
    SLICE_X2Y60          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[8]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y60          FDCE (Hold_fdce_C_D)         0.134     1.655    pong_grf_st_unit/ball_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pong_grf_st_unit/ball_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong_grf_st_unit/ball_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    pong_grf_st_unit/CLK
    SLICE_X2Y59          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  pong_grf_st_unit/ball_x_reg_reg[3]/Q
                         net (fo=12, routed)          0.091     1.778    pong_grf_st_unit/ball_x_reg_reg[9]_0[2]
    SLICE_X2Y59          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.907 r  pong_grf_st_unit/ball_x_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.907    pong_grf_st_unit/ball_x_reg0[4]
    SLICE_X2Y59          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    pong_grf_st_unit/CLK
    SLICE_X2Y59          FDCE                                         r  pong_grf_st_unit/ball_x_reg_reg[4]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y59          FDCE (Hold_fdce_C_D)         0.134     1.656    pong_grf_st_unit/ball_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58     rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57     rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57     rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59     pong_grf_st_unit/ball_x_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59     pong_grf_st_unit/ball_x_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59     pong_grf_st_unit/ball_x_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59     pong_grf_st_unit/ball_x_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y60     pong_grf_st_unit/ball_x_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y60     pong_grf_st_unit/ball_x_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57     rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57     rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     pong_grf_st_unit/ball_x_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     pong_grf_st_unit/ball_x_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     pong_grf_st_unit/ball_x_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     pong_grf_st_unit/ball_x_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58     rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58     rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57     rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57     rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     pong_grf_st_unit/ball_x_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     pong_grf_st_unit/ball_x_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     pong_grf_st_unit/ball_x_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     pong_grf_st_unit/ball_x_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.680ns  (logic 4.002ns (37.476%)  route 6.678ns (62.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           6.678    12.460    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    16.007 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.007    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.523ns  (logic 4.008ns (38.082%)  route 6.516ns (61.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           6.516    12.299    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    15.850 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.850    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.322ns  (logic 4.008ns (38.824%)  route 6.315ns (61.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           6.315    12.097    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.552    15.649 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.649    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.888ns  (logic 4.021ns (45.238%)  route 4.867ns (54.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    vga_sync_unit/CLK
    SLICE_X0Y57          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.867    10.650    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    14.214 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.214    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.411ns  (logic 4.318ns (51.341%)  route 4.093ns (48.659%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    vga_sync_unit/CLK
    SLICE_X6Y55          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  vga_sync_unit/v_cnt_reg_reg[5]/Q
                         net (fo=17, routed)          1.217     7.061    vga_sync_unit/v_cnt_reg_reg[9]_1[3]
    SLICE_X7Y57          LUT5 (Prop_lut5_I3_O)        0.124     7.185 r  vga_sync_unit/blank_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.182     8.367    vga_sync_unit/blank_OBUF_inst_i_2_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I0_O)        0.124     8.491 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.695    10.186    blank_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.552    13.738 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000    13.738    blank
    U14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 4.556ns (59.394%)  route 3.115ns (40.606%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.725     5.328    vga_sync_unit/CLK
    SLICE_X2Y55          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.478     5.806 r  vga_sync_unit/clk_div_reg_reg[1]/Q
                         net (fo=3, routed)           0.857     6.663    vga_sync_unit/clk_div_reg[1]
    SLICE_X2Y55          LUT2 (Prop_lut2_I1_O)        0.323     6.986 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          2.258     9.244    vga_pixel_tick_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.755    12.999 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000    12.999    vga_pixel_tick
    T16                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.534ns  (logic 4.021ns (53.372%)  route 3.513ns (46.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.721     5.324    vga_sync_unit/CLK
    SLICE_X4Y61          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           3.513     9.293    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    12.858 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.858    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 4.149ns (60.985%)  route 2.654ns (39.015%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    vga_sync_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           0.984     6.766    vga_sync_unit/v_sync_reg
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     8.561    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.130 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000    12.130    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.455ns (71.437%)  route 0.582ns (28.563%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    vga_sync_unit/CLK
    SLICE_X3Y56          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.243     1.908    vga_sync_unit/h_sync_reg
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.045     1.953 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.339     2.291    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.561 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.561    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.439ns (70.360%)  route 0.606ns (29.640%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  vga_sync_unit/h_cnt_reg_reg[8]/Q
                         net (fo=14, routed)          0.266     1.930    vga_sync_unit/Q[6]
    SLICE_X2Y56          LUT4 (Prop_lut4_I2_O)        0.045     1.975 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.341     2.316    blank_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.569 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000     3.569    blank
    U14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.512ns (66.281%)  route 0.769ns (33.719%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    vga_sync_unit/CLK
    SLICE_X2Y55          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  vga_sync_unit/clk_div_reg_reg[0]/Q
                         net (fo=4, routed)           0.175     1.863    vga_sync_unit/clk_div_reg[0]
    SLICE_X2Y55          LUT2 (Prop_lut2_I0_O)        0.043     1.906 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.594     2.500    vga_pixel_tick_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.305     3.805 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000     3.805    vga_pixel_tick
    T16                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.407ns (57.776%)  route 1.028ns (42.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.601     1.520    vga_sync_unit/CLK
    SLICE_X4Y61          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.028     2.689    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.955 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.955    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.204ns  (logic 1.406ns (43.884%)  route 1.798ns (56.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    vga_sync_unit/CLK
    SLICE_X0Y57          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.798     3.461    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.726 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.726    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.995ns  (logic 1.393ns (34.875%)  route 2.602ns (65.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.602     4.265    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.252     5.517 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.517    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.074ns  (logic 1.393ns (34.197%)  route 2.681ns (65.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.681     4.344    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.596 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.596    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.133ns  (logic 1.388ns (33.589%)  route 2.745ns (66.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.745     4.408    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.655 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.655    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.559ns  (logic 2.472ns (44.467%)  route 3.087ns (55.533%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.397     3.883    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X6Y58          LUT5 (Prop_lut5_I4_O)        0.124     4.007 r  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=5, routed)           0.690     4.697    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.821 r  pong_grf_st_unit/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.821    pong_grf_st_unit/plusOp_carry_i_3_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.222 r  pong_grf_st_unit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    pong_grf_st_unit/plusOp_carry_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  pong_grf_st_unit/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    pong_grf_st_unit/plusOp_carry__0_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.559 r  pong_grf_st_unit/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.559    pong_grf_st_unit/plusOp_carry__1_n_7
    SLICE_X7Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601     5.024    pong_grf_st_unit/CLK
    SLICE_X7Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.556ns  (logic 2.469ns (44.437%)  route 3.087ns (55.563%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.397     3.883    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X6Y58          LUT5 (Prop_lut5_I4_O)        0.124     4.007 r  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=5, routed)           0.690     4.697    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.821 r  pong_grf_st_unit/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.821    pong_grf_st_unit/plusOp_carry_i_3_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.222 r  pong_grf_st_unit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    pong_grf_st_unit/plusOp_carry_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.556 r  pong_grf_st_unit/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.556    pong_grf_st_unit/plusOp_carry__0_n_6
    SLICE_X7Y59          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601     5.024    pong_grf_st_unit/CLK
    SLICE_X7Y59          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.535ns  (logic 2.448ns (44.226%)  route 3.087ns (55.774%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.397     3.883    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X6Y58          LUT5 (Prop_lut5_I4_O)        0.124     4.007 r  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=5, routed)           0.690     4.697    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.821 r  pong_grf_st_unit/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.821    pong_grf_st_unit/plusOp_carry_i_3_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.222 r  pong_grf_st_unit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    pong_grf_st_unit/plusOp_carry_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.535 r  pong_grf_st_unit/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.535    pong_grf_st_unit/plusOp_carry__0_n_4
    SLICE_X7Y59          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601     5.024    pong_grf_st_unit/CLK
    SLICE_X7Y59          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.461ns  (logic 2.374ns (43.470%)  route 3.087ns (56.530%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.397     3.883    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X6Y58          LUT5 (Prop_lut5_I4_O)        0.124     4.007 r  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=5, routed)           0.690     4.697    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.821 r  pong_grf_st_unit/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.821    pong_grf_st_unit/plusOp_carry_i_3_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.222 r  pong_grf_st_unit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    pong_grf_st_unit/plusOp_carry_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.461 r  pong_grf_st_unit/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.461    pong_grf_st_unit/plusOp_carry__0_n_5
    SLICE_X7Y59          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601     5.024    pong_grf_st_unit/CLK
    SLICE_X7Y59          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.445ns  (logic 2.358ns (43.304%)  route 3.087ns (56.696%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.397     3.883    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X6Y58          LUT5 (Prop_lut5_I4_O)        0.124     4.007 r  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=5, routed)           0.690     4.697    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.821 r  pong_grf_st_unit/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.821    pong_grf_st_unit/plusOp_carry_i_3_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.222 r  pong_grf_st_unit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    pong_grf_st_unit/plusOp_carry_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.445 r  pong_grf_st_unit/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.445    pong_grf_st_unit/plusOp_carry__0_n_7
    SLICE_X7Y59          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601     5.024    pong_grf_st_unit/CLK
    SLICE_X7Y59          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.205ns  (logic 1.734ns (33.311%)  route 3.471ns (66.689%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.397     3.883    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X6Y58          LUT5 (Prop_lut5_I4_O)        0.124     4.007 f  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=5, routed)           0.498     4.505    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X6Y58          LUT3 (Prop_lut3_I2_O)        0.124     4.629 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.576     5.205    pong_grf_st_unit/bar_y_next
    SLICE_X7Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601     5.024    pong_grf_st_unit/CLK
    SLICE_X7Y60          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.982ns (39.098%)  route 3.087ns (60.902%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.397     3.883    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X6Y58          LUT5 (Prop_lut5_I4_O)        0.124     4.007 r  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=5, routed)           0.690     4.697    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.821 r  pong_grf_st_unit/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.821    pong_grf_st_unit/plusOp_carry_i_3_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     5.069 r  pong_grf_st_unit/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     5.069    pong_grf_st_unit/plusOp_carry_n_4
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602     5.025    pong_grf_st_unit/CLK
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.064ns  (logic 1.734ns (34.239%)  route 3.330ns (65.761%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.397     3.883    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X6Y58          LUT5 (Prop_lut5_I4_O)        0.124     4.007 f  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=5, routed)           0.498     4.505    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X6Y58          LUT3 (Prop_lut3_I2_O)        0.124     4.629 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.435     5.064    pong_grf_st_unit/bar_y_next
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602     5.025    pong_grf_st_unit/CLK
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.064ns  (logic 1.734ns (34.239%)  route 3.330ns (65.761%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.397     3.883    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X6Y58          LUT5 (Prop_lut5_I4_O)        0.124     4.007 f  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=5, routed)           0.498     4.505    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X6Y58          LUT3 (Prop_lut3_I2_O)        0.124     4.629 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.435     5.064    pong_grf_st_unit/bar_y_next
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602     5.025    pong_grf_st_unit/CLK
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            pong_grf_st_unit/bar_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.064ns  (logic 1.734ns (34.239%)  route 3.330ns (65.761%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.397     3.883    pong_grf_st_unit/btn_IBUF[1]
    SLICE_X6Y58          LUT5 (Prop_lut5_I4_O)        0.124     4.007 f  pong_grf_st_unit/plusOp_carry_i_2/O
                         net (fo=5, routed)           0.498     4.505    pong_grf_st_unit/plusOp_carry_i_2_n_0
    SLICE_X6Y58          LUT3 (Prop_lut3_I2_O)        0.124     4.629 r  pong_grf_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.435     5.064    pong_grf_st_unit/bar_y_next
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602     5.025    pong_grf_st_unit/CLK
    SLICE_X7Y58          FDCE                                         r  pong_grf_st_unit/bar_y_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_sync_delay1_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.292ns (39.969%)  route 0.438ns (60.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.438     0.729    vga_sync_unit/reset_IBUF
    SLICE_X0Y57          FDCE                                         f  vga_sync_unit/h_sync_delay1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    vga_sync_unit/CLK
    SLICE_X0Y57          FDCE                                         r  vga_sync_unit/h_sync_delay1_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_sync_delay2_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.292ns (39.969%)  route 0.438ns (60.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.438     0.729    vga_sync_unit/reset_IBUF
    SLICE_X0Y57          FDCE                                         f  vga_sync_unit/h_sync_delay2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    vga_sync_unit/CLK
    SLICE_X0Y57          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.292ns (37.125%)  route 0.494ns (62.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.494     0.785    vga_sync_unit/reset_IBUF
    SLICE_X1Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    vga_sync_unit/CLK
    SLICE_X1Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.292ns (37.125%)  route 0.494ns (62.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.494     0.785    vga_sync_unit/reset_IBUF
    SLICE_X1Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    vga_sync_unit/CLK
    SLICE_X1Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.292ns (36.920%)  route 0.498ns (63.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.498     0.790    vga_sync_unit/reset_IBUF
    SLICE_X0Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.292ns (36.920%)  route 0.498ns (63.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.498     0.790    vga_sync_unit/reset_IBUF
    SLICE_X0Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.292ns (36.920%)  route 0.498ns (63.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.498     0.790    vga_sync_unit/reset_IBUF
    SLICE_X0Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.292ns (35.185%)  route 0.537ns (64.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.537     0.829    vga_sync_unit/reset_IBUF
    SLICE_X1Y55          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    vga_sync_unit/CLK
    SLICE_X1Y55          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.292ns (35.185%)  route 0.537ns (64.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.537     0.829    vga_sync_unit/reset_IBUF
    SLICE_X1Y55          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    vga_sync_unit/CLK
    SLICE_X1Y55          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/clk_div_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.292ns (35.103%)  route 0.539ns (64.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.539     0.830    vga_sync_unit/reset_IBUF
    SLICE_X2Y55          FDCE                                         f  vga_sync_unit/clk_div_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    vga_sync_unit/CLK
    SLICE_X2Y55          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C





