Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May 23 15:55:54 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.516    -1147.435                    475                 6693        0.022        0.000                      0                 6679        1.845        0.000                       0                  2457  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.516    -1147.435                    475                 2053        0.145        0.000                      0                 2039        3.500        0.000                       0                   869  
clk_fpga_0                                             0.212        0.000                      0                 4186        0.022        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.634      -90.676                    194                 1289        0.086        0.000                      0                 1289  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  4.455        0.000                      0                    4        0.373        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          475  Failing Endpoints,  Worst Slack       -5.516ns,  Total Violation    -1147.435ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.516ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_8_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.376ns  (logic 7.151ns (53.460%)  route 6.225ns (46.540%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.668     4.829    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.285 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.744     6.029    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_101
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.153 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.153    system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.686 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.686    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.009 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.900     7.909    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-34]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.215 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     8.215    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.748 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.748    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.865 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.865    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.982    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.099 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.099    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.216    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.333    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[1]
                         net (fo=2, routed)           0.691    10.347    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_6
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.306    10.653 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4/O
                         net (fo=1, routed)           0.000    10.653    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.633 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.733    12.366    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.303    12.669 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.669    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.202    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.319 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.319    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[0]
                         net (fo=3, routed)           0.750    14.288    system_i/biquadFilter/biquadFilter_0/inst/resize[65]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.133 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.133    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.372 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.864    16.236    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.302    16.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          0.950    17.488    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.124    17.612 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_8/O
                         net (fo=4, routed)           0.593    18.206    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-22]
    SLICE_X13Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_8_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_8_psdsp_1/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)       -0.047    12.690    system_i/biquadFilter/biquadFilter_0/inst/arg_i_8_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                 -5.516    

Slack (VIOLATED) :        -5.447ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.284ns  (logic 7.151ns (53.830%)  route 6.133ns (46.170%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.668     4.829    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.285 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.744     6.029    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_101
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.153 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.153    system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.686 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.686    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.009 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.900     7.909    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-34]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.215 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     8.215    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.748 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.748    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.865 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.865    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.982    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.099 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.099    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.216    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.333    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[1]
                         net (fo=2, routed)           0.691    10.347    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_6
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.306    10.653 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4/O
                         net (fo=1, routed)           0.000    10.653    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.633 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.733    12.366    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.303    12.669 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.669    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.202    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.319 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.319    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[0]
                         net (fo=3, routed)           0.750    14.288    system_i/biquadFilter/biquadFilter_0/inst/resize[65]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.133 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.133    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.372 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.864    16.236    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.302    16.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          0.795    17.333    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124    17.457 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2/O
                         net (fo=5, routed)           0.657    18.113    system_i/biquadFilter/biquadFilter_0/inst/resize__0[5]
    SLICE_X7Y35          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.501    12.413    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y35          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_1/C
                         clock pessimism              0.364    12.777    
                         clock uncertainty           -0.035    12.742    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)       -0.075    12.667    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -18.113    
  -------------------------------------------------------------------
                         slack                                 -5.447    

Slack (VIOLATED) :        -5.435ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.284ns  (logic 7.151ns (53.830%)  route 6.133ns (46.170%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.668     4.829    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.285 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.744     6.029    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_101
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.153 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.153    system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.686 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.686    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.009 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.900     7.909    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-34]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.215 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     8.215    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.748 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.748    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.865 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.865    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.982    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.099 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.099    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.216    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.333    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[1]
                         net (fo=2, routed)           0.691    10.347    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_6
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.306    10.653 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4/O
                         net (fo=1, routed)           0.000    10.653    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.633 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.733    12.366    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.303    12.669 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.669    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.202    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.319 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.319    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[0]
                         net (fo=3, routed)           0.750    14.288    system_i/biquadFilter/biquadFilter_0/inst/resize[65]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.133 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.133    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.372 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.864    16.236    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.302    16.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          0.795    17.333    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124    17.457 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2/O
                         net (fo=5, routed)           0.657    18.113    system_i/biquadFilter/biquadFilter_0/inst/resize__0[5]
    SLICE_X7Y35          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.501    12.413    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y35          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp/C
                         clock pessimism              0.364    12.777    
                         clock uncertainty           -0.035    12.742    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)       -0.063    12.679    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -18.113    
  -------------------------------------------------------------------
                         slack                                 -5.435    

Slack (VIOLATED) :        -5.421ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 7.151ns (53.828%)  route 6.134ns (46.172%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.668     4.829    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.285 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.744     6.029    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_101
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.153 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.153    system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.686 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.686    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.009 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.900     7.909    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-34]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.215 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     8.215    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.748 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.748    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.865 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.865    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.982    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.099 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.099    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.216    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.333    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[1]
                         net (fo=2, routed)           0.691    10.347    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_6
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.306    10.653 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4/O
                         net (fo=1, routed)           0.000    10.653    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.633 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.733    12.366    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.303    12.669 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.669    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.202    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.319 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.319    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[0]
                         net (fo=3, routed)           0.750    14.288    system_i/biquadFilter/biquadFilter_0/inst/resize[65]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.133 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.133    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.372 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.864    16.236    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.302    16.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          1.099    17.637    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.124    17.761 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9/O
                         net (fo=4, routed)           0.353    18.114    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-23]
    SLICE_X7Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp_3/C
                         clock pessimism              0.364    12.768    
                         clock uncertainty           -0.035    12.733    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)       -0.040    12.693    system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -18.114    
  -------------------------------------------------------------------
                         slack                                 -5.421    

Slack (VIOLATED) :        -5.406ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_11_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.291ns  (logic 7.229ns (54.391%)  route 6.062ns (45.609%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.668     4.829    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.285 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.744     6.029    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_101
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.153 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.153    system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.686 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.686    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.009 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.900     7.909    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-34]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.215 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     8.215    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.748 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.748    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.865 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.865    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.982    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.099 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.099    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.216    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.333    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[1]
                         net (fo=2, routed)           0.691    10.347    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_6
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.306    10.653 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4/O
                         net (fo=1, routed)           0.000    10.653    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.633 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.733    12.366    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.303    12.669 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.669    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.202    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.319 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.319    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[0]
                         net (fo=3, routed)           0.750    14.288    system_i/biquadFilter/biquadFilter_0/inst/resize[65]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.133 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.133    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.446 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=2, routed)           0.828    16.274    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.306    16.580 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.061    17.641    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I0_O)        0.124    17.765 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_11/O
                         net (fo=4, routed)           0.355    18.120    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-25]
    SLICE_X6Y25          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_11_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y25          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_11_psdsp/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)       -0.016    12.714    system_i/biquadFilter/biquadFilter_0/inst/arg_i_11_psdsp
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -18.120    
  -------------------------------------------------------------------
                         slack                                 -5.406    

Slack (VIOLATED) :        -5.401ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_11_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.291ns  (logic 7.229ns (54.391%)  route 6.062ns (45.609%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.668     4.829    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.285 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.744     6.029    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_101
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.153 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.153    system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.686 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.686    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.009 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.900     7.909    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-34]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.215 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     8.215    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.748 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.748    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.865 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.865    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.982    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.099 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.099    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.216    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.333    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[1]
                         net (fo=2, routed)           0.691    10.347    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_6
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.306    10.653 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4/O
                         net (fo=1, routed)           0.000    10.653    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.633 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.733    12.366    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.303    12.669 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.669    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.202    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.319 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.319    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[0]
                         net (fo=3, routed)           0.750    14.288    system_i/biquadFilter/biquadFilter_0/inst/resize[65]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.133 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.133    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.446 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=2, routed)           0.828    16.274    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.306    16.580 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.061    17.641    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I0_O)        0.124    17.765 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_11/O
                         net (fo=4, routed)           0.355    18.120    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-25]
    SLICE_X6Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_11_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.491    12.403    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_11_psdsp_1/C
                         clock pessimism              0.364    12.767    
                         clock uncertainty           -0.035    12.732    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)       -0.013    12.719    system_i/biquadFilter/biquadFilter_0/inst/arg_i_11_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -18.120    
  -------------------------------------------------------------------
                         slack                                 -5.401    

Slack (VIOLATED) :        -5.398ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.266ns  (logic 7.229ns (54.492%)  route 6.037ns (45.508%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.668     4.829    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.285 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.744     6.029    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_101
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.153 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.153    system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.686 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.686    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.009 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.900     7.909    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-34]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.215 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     8.215    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.748 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.748    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.865 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.865    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.982    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.099 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.099    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.216    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.333    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[1]
                         net (fo=2, routed)           0.691    10.347    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_6
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.306    10.653 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4/O
                         net (fo=1, routed)           0.000    10.653    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.633 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.733    12.366    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.303    12.669 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.669    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.202    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.319 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.319    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[0]
                         net (fo=3, routed)           0.750    14.288    system_i/biquadFilter/biquadFilter_0/inst/resize[65]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.133 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.133    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.446 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=2, routed)           0.828    16.274    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.306    16.580 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          0.897    17.477    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.601 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18/O
                         net (fo=5, routed)           0.494    18.095    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-11]
    SLICE_X13Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-11]/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)       -0.040    12.697    system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-11]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -18.095    
  -------------------------------------------------------------------
                         slack                                 -5.398    

Slack (VIOLATED) :        -5.397ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 7.151ns (53.829%)  route 6.134ns (46.171%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.668     4.829    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.285 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.744     6.029    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_101
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.153 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.153    system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.686 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.686    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.009 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.900     7.909    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-34]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.215 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     8.215    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.748 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.748    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.865 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.865    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.982    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.099 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.099    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.216    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.333    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[1]
                         net (fo=2, routed)           0.691    10.347    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_6
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.306    10.653 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4/O
                         net (fo=1, routed)           0.000    10.653    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.633 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.733    12.366    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.303    12.669 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.669    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.202    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.319 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.319    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[0]
                         net (fo=3, routed)           0.750    14.288    system_i/biquadFilter/biquadFilter_0/inst/resize[65]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.133 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.133    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.372 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.864    16.236    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.302    16.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          1.099    17.637    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.124    17.761 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9/O
                         net (fo=4, routed)           0.353    18.114    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-23]
    SLICE_X6Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp/C
                         clock pessimism              0.364    12.768    
                         clock uncertainty           -0.035    12.733    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)       -0.016    12.717    system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -18.114    
  -------------------------------------------------------------------
                         slack                                 -5.397    

Slack (VIOLATED) :        -5.386ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.280ns  (logic 7.151ns (53.847%)  route 6.129ns (46.153%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.668     4.829    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.285 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.744     6.029    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_101
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.153 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.153    system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.686 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.686    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.009 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.900     7.909    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-34]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.215 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     8.215    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.748 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.748    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.865 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.865    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.982    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.099 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.099    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.216    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.333    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[1]
                         net (fo=2, routed)           0.691    10.347    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_6
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.306    10.653 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4/O
                         net (fo=1, routed)           0.000    10.653    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.633 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.733    12.366    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.303    12.669 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.669    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.202    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.319 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.319    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[0]
                         net (fo=3, routed)           0.750    14.288    system_i/biquadFilter/biquadFilter_0/inst/resize[65]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.133 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.133    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.372 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.864    16.236    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.302    16.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          0.795    17.333    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124    17.457 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2/O
                         net (fo=5, routed)           0.653    18.109    system_i/biquadFilter/biquadFilter_0/inst/resize__0[5]
    SLICE_X6Y33          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.499    12.411    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y33          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_3/C
                         clock pessimism              0.364    12.775    
                         clock uncertainty           -0.035    12.740    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)       -0.016    12.724    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -5.386    

Slack (VIOLATED) :        -5.377ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_6_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.196ns  (logic 7.229ns (54.780%)  route 5.967ns (45.220%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.668     4.829    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.285 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.744     6.029    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_101
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.153 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.153    system_i/biquadFilter/biquadFilter_0/inst/i__carry__0_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.686 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.686    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.009 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.900     7.909    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-34]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.215 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     8.215    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.748 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.748    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.865 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.865    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.982    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.099 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.099    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.216    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.333    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[1]
                         net (fo=2, routed)           0.691    10.347    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_6
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.306    10.653 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4/O
                         net (fo=1, routed)           0.000    10.653    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_4_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__7_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.633 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.733    12.366    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.303    12.669 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.669    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.202    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.319 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.319    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.538 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[0]
                         net (fo=3, routed)           0.750    14.288    system_i/biquadFilter/biquadFilter_0/inst/resize[65]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.133 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.133    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.446 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=2, routed)           0.828    16.274    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.306    16.580 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          0.797    17.377    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124    17.501 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_6/O
                         net (fo=5, routed)           0.524    18.026    system_i/biquadFilter/biquadFilter_0/inst/resize__0[1]
    SLICE_X7Y35          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_6_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.501    12.413    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y35          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_6_psdsp_3/C
                         clock pessimism              0.364    12.777    
                         clock uncertainty           -0.035    12.742    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)       -0.093    12.649    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_6_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                 -5.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.606%)  route 0.143ns (50.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.554     1.609    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y26         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     1.750 r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/Q
                         net (fo=185, routed)         0.143     1.893    system_i/biquadFilter/biquadFilter_0/inst/output1_sf
    DSP48_X0Y10          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.909     2.054    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y10          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg/CLK
                         clock pessimism             -0.324     1.731    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018     1.749    system_i/biquadFilter/biquadFilter_0/inst/arg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.922%)  route 0.221ns (61.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.556     1.611    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X31Y31         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-7]/Q
                         net (fo=2, routed)           0.221     1.973    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-_n_0_7]
    DSP48_X1Y13          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.914     2.059    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.324     1.736    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.082     1.818    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__5/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.922%)  route 0.221ns (61.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.556     1.611    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X31Y31         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-7]/Q
                         net (fo=2, routed)           0.221     1.973    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-_n_0_7]
    DSP48_X1Y12          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.912     2.057    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X1Y12          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/CLK
                         clock pessimism             -0.324     1.734    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.082     1.816    system_i/biquadFilter/biquadFilter_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.105%)  route 0.229ns (61.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.558     1.613    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y33         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-1]/Q
                         net (fo=2, routed)           0.229     1.983    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-_n_0_1]
    DSP48_X1Y13          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.914     2.059    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.324     1.736    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                      0.082     1.818    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/decimator_0/inst/output_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.551     1.606    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X28Y23         FDRE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     1.770 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[13]/Q
                         net (fo=1, routed)           0.115     1.886    system_i/biquadFilter/decimator_0/inst/input_i[13]
    SLICE_X27Y23         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.816     1.962    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X27Y23         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[13]/C
                         clock pessimism             -0.324     1.638    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.070     1.708    system_i/biquadFilter/decimator_0/inst/output_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/decimator_0/inst/output_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.550     1.605    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X28Y24         FDSE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDSE (Prop_fdse_C_Q)         0.164     1.769 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[1]/Q
                         net (fo=1, routed)           0.115     1.885    system_i/biquadFilter/decimator_0/inst/input_i[1]
    SLICE_X27Y24         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.815     1.961    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X27Y24         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[1]/C
                         clock pessimism             -0.324     1.637    
    SLICE_X27Y24         FDRE (Hold_fdre_C_D)         0.070     1.707    system_i/biquadFilter/decimator_0/inst/output_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/decimator_0/inst/output_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.550     1.605    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X28Y24         FDSE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDSE (Prop_fdse_C_Q)         0.164     1.769 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[8]/Q
                         net (fo=1, routed)           0.115     1.885    system_i/biquadFilter/decimator_0/inst/input_i[8]
    SLICE_X27Y24         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.815     1.961    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X27Y24         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[8]/C
                         clock pessimism             -0.324     1.637    
    SLICE_X27Y24         FDRE (Hold_fdre_C_D)         0.070     1.707    system_i/biquadFilter/decimator_0/inst/output_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.550     1.605    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y22         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.746 r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.097     1.843    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X23Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.888 r  system_i/biquadFilter/biquadFilter_0/inst/__0/i_/O
                         net (fo=1, routed)           0.000     1.888    system_i/biquadFilter/biquadFilter_0/inst/__0/i__n_0
    SLICE_X23Y22         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.815     1.961    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X23Y22         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/C
                         clock pessimism             -0.343     1.618    
    SLICE_X23Y22         FDRE (Hold_fdre_C_D)         0.091     1.709    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_NS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/decimator_0/inst/output_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.550     1.605    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X28Y24         FDSE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDSE (Prop_fdse_C_Q)         0.164     1.769 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[6]/Q
                         net (fo=1, routed)           0.115     1.885    system_i/biquadFilter/decimator_0/inst/input_i[6]
    SLICE_X27Y24         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.815     1.961    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X27Y24         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[6]/C
                         clock pessimism             -0.324     1.637    
    SLICE_X27Y24         FDRE (Hold_fdre_C_D)         0.066     1.703    system_i/biquadFilter/decimator_0/inst/output_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/decimator_0/inst/output_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.486%)  route 0.116ns (41.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.550     1.605    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X28Y24         FDSE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDSE (Prop_fdse_C_Q)         0.164     1.769 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[10]/Q
                         net (fo=1, routed)           0.116     1.886    system_i/biquadFilter/decimator_0/inst/input_i[10]
    SLICE_X26Y24         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.815     1.961    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X26Y24         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[10]/C
                         clock pessimism             -0.324     1.637    
    SLICE_X26Y24         FDRE (Hold_fdre_C_D)         0.066     1.703    system_i/biquadFilter/decimator_0/inst/output_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y7     system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y13    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y12    system_i/biquadFilter/biquadFilter_0/inst/arg__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y6     system_i/biquadFilter/biquadFilter_0/inst/arg__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y11    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y21    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y17    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y9     system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y19    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y26   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y26   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[8]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y26   system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_i_3_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y27   system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_i_4_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y27   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X14Y27   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y26   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[16]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X12Y44   system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y42   system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X12Y43   system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y25   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y25   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y25   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y25   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y25   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y25   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y25   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y33    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y34    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y34    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[14].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 1.450ns (19.635%)  route 5.935ns (80.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=32, routed)          5.935    10.457    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[14]
    SLICE_X34Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[14].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.500    10.692    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[14].FDRE_inst/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X34Y43         FDRE (Setup_fdre_C_D)       -0.028    10.669    system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[14].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[20].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 1.450ns (19.676%)  route 5.919ns (80.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=32, routed)          5.919    10.442    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[20]
    SLICE_X13Y28         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[20].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y28         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[20].FDRE_inst/C
                         clock pessimism              0.230    10.918    
                         clock uncertainty           -0.125    10.793    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)       -0.047    10.746    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[20].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.746    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[14].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 1.450ns (20.323%)  route 5.685ns (79.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=32, routed)          5.685    10.207    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[14]
    SLICE_X33Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[14].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.500    10.692    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[14].FDRE_inst/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X33Y44         FDRE (Setup_fdre_C_D)       -0.067    10.630    system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[14].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 1.450ns (20.315%)  route 5.687ns (79.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.687    10.210    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X9Y27          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.493    10.685    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y27          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[17].FDRE_inst/C
                         clock pessimism              0.230    10.916    
                         clock uncertainty           -0.125    10.791    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)       -0.105    10.686    system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[14].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 1.450ns (20.596%)  route 5.590ns (79.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=32, routed)          5.590    10.113    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[14]
    SLICE_X35Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[14].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.497    10.689    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X35Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[14].FDRE_inst/C
                         clock pessimism              0.130    10.819    
                         clock uncertainty           -0.125    10.694    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)       -0.061    10.633    system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[14].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[20].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 1.450ns (20.370%)  route 5.668ns (79.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=32, routed)          5.668    10.191    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[20]
    SLICE_X14Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[20].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.484    10.676    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[20].FDRE_inst/C
                         clock pessimism              0.230    10.907    
                         clock uncertainty           -0.125    10.782    
    SLICE_X14Y24         FDRE (Setup_fdre_C_D)       -0.067    10.715    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[20].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[20].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 1.450ns (20.561%)  route 5.602ns (79.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=32, routed)          5.602    10.125    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[20]
    SLICE_X17Y27         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[20].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.486    10.678    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y27         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[20].FDRE_inst/C
                         clock pessimism              0.230    10.909    
                         clock uncertainty           -0.125    10.784    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)       -0.067    10.717    system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[20].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.717    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.450ns (20.662%)  route 5.568ns (79.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.568    10.091    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X7Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[17].FDRE_inst/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)       -0.103    10.684    system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[14].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 1.450ns (20.871%)  route 5.498ns (79.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=32, routed)          5.498    10.020    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[14]
    SLICE_X35Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[14].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.498    10.690    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X35Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[14].FDRE_inst/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)       -0.061    10.634    system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[14].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[30].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 1.450ns (21.117%)  route 5.417ns (78.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=32, routed)          5.417     9.939    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[30]
    SLICE_X30Y31         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[30].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y31         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[30].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X30Y31         FDRE (Setup_fdre_C_D)       -0.013    10.673    system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[30].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.673    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  0.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.020%)  route 0.201ns (48.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/Q
                         net (fo=1, routed)           0.201     1.289    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[52]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.334 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[52]_i_1/O
                         net (fo=1, routed)           0.000     1.334    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[52]
    SLICE_X0Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.120     1.312    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.218     1.284    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.218     1.284    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.120    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X0Y45          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y45          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X0Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.054    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.827%)  route 0.198ns (57.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.198     1.269    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[21]
    SLICE_X1Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)        -0.006     1.186    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.283%)  route 0.265ns (58.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=4, routed)           0.265     1.330    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X3Y48          LUT4 (Prop_lut4_I1_O)        0.045     1.375 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.375    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i0
    SLICE_X3Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.591%)  route 0.222ns (63.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.222     1.274    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.775%)  route 0.248ns (60.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.248     1.336    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[20]
    SLICE_X1Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.046     1.238    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.165    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.067    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.164    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y51          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y51          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.285     0.936    
    SLICE_X0Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.066    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y29   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y32   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y31   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y32   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X21Y33   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y31   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X21Y33   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y26   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y26   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          194  Failing Endpoints,  Worst Slack       -0.634ns,  Total Violation      -90.676ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 6.190ns (71.683%)  route 2.445ns (28.317%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.986     4.406    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.190     4.720    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.300 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.300    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.414 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.414    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.528 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.537    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.651    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.765    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.879    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.993    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.258     7.564    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[0])
                                                      4.033    11.597 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    11.599    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_153
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 6.190ns (71.683%)  route 2.445ns (28.317%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.986     4.406    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.190     4.720    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.300 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.300    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.414 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.414    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.528 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.537    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.651    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.765    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.879    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.993    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.258     7.564    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[10])
                                                      4.033    11.597 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    11.599    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_143
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 6.190ns (71.683%)  route 2.445ns (28.317%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.986     4.406    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.190     4.720    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.300 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.300    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.414 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.414    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.528 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.537    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.651    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.765    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.879    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.993    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.258     7.564    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[11])
                                                      4.033    11.597 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    11.599    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_142
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 6.190ns (71.683%)  route 2.445ns (28.317%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.986     4.406    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.190     4.720    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.300 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.300    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.414 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.414    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.528 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.537    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.651    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.765    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.879    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.993    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.258     7.564    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[12])
                                                      4.033    11.597 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    11.599    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_141
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 6.190ns (71.683%)  route 2.445ns (28.317%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.986     4.406    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.190     4.720    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.300 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.300    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.414 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.414    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.528 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.537    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.651    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.765    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.879    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.993    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.258     7.564    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[13])
                                                      4.033    11.597 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    11.599    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_140
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 6.190ns (71.683%)  route 2.445ns (28.317%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.986     4.406    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.190     4.720    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.300 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.300    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.414 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.414    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.528 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.537    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.651    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.765    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.879    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.993    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.258     7.564    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[14])
                                                      4.033    11.597 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    11.599    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_139
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 6.190ns (71.683%)  route 2.445ns (28.317%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.986     4.406    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.190     4.720    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.300 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.300    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.414 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.414    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.528 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.537    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.651    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.765    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.879    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.993    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.258     7.564    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[15])
                                                      4.033    11.597 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    11.599    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_138
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 6.190ns (71.683%)  route 2.445ns (28.317%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.986     4.406    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.190     4.720    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.300 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.300    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.414 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.414    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.528 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.537    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.651    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.765    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.879    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.993    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.258     7.564    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[16])
                                                      4.033    11.597 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    11.599    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_137
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 6.190ns (71.683%)  route 2.445ns (28.317%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.986     4.406    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.190     4.720    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.300 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.300    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.414 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.414    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.528 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.537    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.651    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.765    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.879    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.993    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.258     7.564    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[17])
                                                      4.033    11.597 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    11.599    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_136
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 6.190ns (71.683%)  route 2.445ns (28.317%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.986     4.406    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.190     4.720    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.300 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.300    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.414 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.414    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.528 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.537    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.651    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.765    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.879    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.993    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.258     7.564    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[18])
                                                      4.033    11.597 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    11.599    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_135
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -0.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.256ns (29.966%)  route 0.598ns (70.034%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.286     1.319    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[1]
    SLICE_X31Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.364 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     1.364    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[1]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.434 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/O[0]
                         net (fo=2, routed)           0.312     1.746    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[1]
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.906     2.051    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -0.517     1.659    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.735ns (54.234%)  route 0.620ns (45.766%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X8Y33          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/Q
                         net (fo=3, routed)           0.407     1.472    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[14]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_B[14]_P[43])
                                                      0.571     2.043 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[43]
                         net (fo=1, routed)           0.213     2.257    system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_4_psdsp_n
    SLICE_X9Y38          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.832     1.978    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y38          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_4_psdsp/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.046     2.149    system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.735ns (54.034%)  route 0.625ns (45.966%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X8Y33          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/Q
                         net (fo=3, routed)           0.407     1.472    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[14]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_B[14]_P[41])
                                                      0.571     2.043 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[41]
                         net (fo=1, routed)           0.218     2.262    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_2_psdsp_n
    SLICE_X9Y38          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.832     1.978    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y38          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_2_psdsp/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.047     2.150    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.735ns (52.995%)  route 0.652ns (47.005%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X8Y33          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/Q
                         net (fo=3, routed)           0.407     1.472    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[14]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_B[14]_P[38])
                                                      0.571     2.043 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[38]
                         net (fo=1, routed)           0.245     2.288    system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_1_psdsp_n
    SLICE_X9Y37          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.830     1.976    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y37          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_1_psdsp/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.047     2.148    system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.735ns (51.483%)  route 0.693ns (48.517%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X8Y33          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/Q
                         net (fo=3, routed)           0.407     1.472    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[14]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_B[14]_P[29])
                                                      0.571     2.043 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[29]
                         net (fo=1, routed)           0.286     2.329    system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_2_psdsp_n
    SLICE_X8Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.829     1.975    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_2_psdsp/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.085     2.185    system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.735ns (52.773%)  route 0.658ns (47.227%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X8Y33          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/Q
                         net (fo=3, routed)           0.407     1.472    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[14]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_B[14]_P[39])
                                                      0.571     2.043 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[39]
                         net (fo=1, routed)           0.251     2.294    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_psdsp_n
    SLICE_X9Y39          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.832     1.978    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y39          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_psdsp/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.047     2.150    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.272ns (29.707%)  route 0.644ns (70.293%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[8].FDRE_inst/Q
                         net (fo=2, routed)           0.309     1.373    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[8]
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.418 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.418    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[8]
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.481 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/O[3]
                         net (fo=2, routed)           0.334     1.815    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[8]
    DSP48_X1Y15          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.919     2.064    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y15          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.125     2.189    
    DSP48_X1Y15          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.520     1.669    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.735ns (51.735%)  route 0.686ns (48.265%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X8Y33          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/Q
                         net (fo=3, routed)           0.407     1.472    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[14]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_B[14]_P[26])
                                                      0.571     2.043 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[26]
                         net (fo=1, routed)           0.279     2.322    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_1_psdsp_n
    SLICE_X9Y41          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.833     1.979    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y41          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_1_psdsp/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.072     2.176    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.735ns (51.680%)  route 0.687ns (48.320%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X8Y33          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/Q
                         net (fo=3, routed)           0.407     1.472    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[14]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_B[14]_P[46])
                                                      0.571     2.043 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[46]
                         net (fo=1, routed)           0.280     2.324    system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp_n
    SLICE_X9Y41          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.833     1.979    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y41          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.070     2.174    system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.251ns (26.889%)  route 0.682ns (73.111%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[2].FDRE_inst/Q
                         net (fo=2, routed)           0.287     1.328    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[2]
    SLICE_X31Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.373 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_4/O
                         net (fo=1, routed)           0.000     1.373    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[2]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.438 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/O[1]
                         net (fo=2, routed)           0.395     1.833    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[2]
    DSP48_X1Y15          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.919     2.064    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y15          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.125     2.189    
    DSP48_X1Y15          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -0.517     1.672    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.792ns (18.697%)  route 3.444ns (81.303%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.660     2.968    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X20Y29         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.678     4.164    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.288 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.320     5.608    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.150     5.758 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.446     7.204    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y22         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.481    12.393    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y22         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.393    
                         clock uncertainty           -0.125    12.268    
    SLICE_X22Y22         FDCE (Recov_fdce_C_CLR)     -0.609    11.659    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.792ns (18.697%)  route 3.444ns (81.303%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.660     2.968    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X20Y29         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.678     4.164    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.288 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.320     5.608    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.150     5.758 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.446     7.204    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y22         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.481    12.393    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y22         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.393    
                         clock uncertainty           -0.125    12.268    
    SLICE_X22Y22         FDPE (Recov_fdpe_C_PRE)     -0.563    11.705    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.792ns (20.409%)  route 3.089ns (79.591%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.660     2.968    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X20Y29         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.678     4.164    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.288 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.320     5.608    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.150     5.758 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.091     6.849    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y29         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y29         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X12Y29         FDCE (Recov_fdce_C_CLR)     -0.523    11.760    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.792ns (22.942%)  route 2.660ns (77.058%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.660     2.968    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X20Y29         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.678     4.164    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.288 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.320     5.608    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.150     5.758 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.662     6.420    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X11Y26         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y26         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.125    12.279    
    SLICE_X11Y26         FDCE (Recov_fdce_C_CLR)     -0.609    11.670    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  5.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.255ns (18.044%)  route 1.158ns (81.956%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X20Y29         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.236     1.291    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.611     1.947    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.046     1.993 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.311     2.305    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X11Y26         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.819     1.965    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y26         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X11Y26         FDCE (Remov_fdce_C_CLR)     -0.158     1.932    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.255ns (16.278%)  route 1.312ns (83.722%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X20Y29         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.236     1.291    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.611     1.947    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.046     1.993 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.465     2.458    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y29         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.823     1.969    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y29         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.125     2.094    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.133     1.961    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.255ns (14.175%)  route 1.544ns (85.825%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X20Y29         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.236     1.291    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.611     1.947    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.046     1.993 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.697     2.691    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y22         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.815     1.961    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y22         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.125     2.086    
    SLICE_X22Y22         FDCE (Remov_fdce_C_CLR)     -0.158     1.928    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.255ns (14.175%)  route 1.544ns (85.825%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X20Y29         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.236     1.291    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.611     1.947    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.046     1.993 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.697     2.691    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y22         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=879, routed)         0.815     1.961    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y22         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.125     2.086    
    SLICE_X22Y22         FDPE (Remov_fdpe_C_PRE)     -0.161     1.925    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.766    





