Microchip MPLAB XC8 Compiler V2.45

Linker command line:

-W-3 --edf=/opt/microchip/xc8/v2.45/pic/dat/20230818022343_en.msgs -cn \
  -h+dist/default/debug/Cviceni4.X.debug.sym \
  --cmf=dist/default/debug/Cviceni4.X.debug.cmf -z -Q18F47K40 \
  -o/tmp/xcXLIeJDd/driver_tmp_3.o --defsym=__MPLAB_BUILD=1 \
  --fixupoverflow=error -Mdist/default/debug/Cviceni4.X.debug.map \
  --md=/tmp/xcXLIeJDd/driver_tmp_0.dat -E1 -ver=XC8 Compiler --acfsm=1493 \
  -ACODE=00h-01FFFFh -ACONST=00h-01FFFFh -ASMALLCONST=0F00h-0FFFhx497 \
  -AMEDIUMCONST=0F00h-0FFFFh,010F00h-01FFFFh -ACOMRAM=01h-05Fh \
  -AABS1=00h-0E87h -ABIGRAM=01h-0E87h \
  -ARAM=060h-0FFh,0100h-01FFhx13,0E00h-0E87h -ABANK0=060h-0FFh \
  -ABANK1=0100h-01FFh -ABANK2=0200h-02FFh -ABANK3=0300h-03FFh \
  -ABANK4=0400h-04FFh -ABANK5=0500h-05FFh -ABANK6=0600h-06FFh \
  -ABANK7=0700h-07FFh -ABANK8=0800h-08FFh -ABANK9=0900h-09FFh \
  -ABANK10=0A00h-0AFFh -ABANK11=0B00h-0BFFh -ABANK12=0C00h-0CFFh \
  -ABANK13=0D00h-0DFFh -ABANK14=0E00h-0E87h \
  -ASFR=0E8Dh-0EFFh,0F00h-0F5Fh,0F60h-0FFFh -ABIGSFR=0E8Dh-0FFFh \
  -ACONFIG=0300000h-030000Bh -AIDLOC=0200000h-020000Fh \
  -AEEDATA=0310000h-03103FFh -peeprom_data=EEDATA \
  -preset_vec=00h,intcode=08h,intcodelo,powerup,init -pramtop=0F00h \
  -psmallconst=SMALLCONST -pmediumconst=MEDIUMCONST -pconst=CONST \
  -AFARRAM=00h-00h \
  -prdata=COMRAM,nvrram=COMRAM,nvbit=COMRAM,rbss=COMRAM,rbit=COMRAM \
  -pfarbss=FARRAM,fardata=FARRAM,nvFARRAM=FARRAM \
  -pintsave_regs=BIGRAM,bigbss=BIGRAM,bigdata=BIGRAM -pbss=RAM \
  -pidata=CODE,irdata=CODE,ibigdata=CODE,ifardata=CODE -prparam=COMRAM \
  /tmp/xcXLIeJDd/driver_tmp_9.o dist/default/debug/Cviceni4.X.debug.o 

Object code version is 3.11

Machine type is 18F47K40



                Name                               Link     Load   Length Selector   Space Scale
/tmp/xcXLIeJDd/driver_tmp_9.o
                config                           300000   300000        8        0       4
                init                                 22       22        4        4       0
                reset_vec                             0        0        4        0       0
dist/default/debug/Cviceni4.X.debug.o
                intcode                               8        8       1A        4       0
                config                           300000   300000        8        0       4
                temp                                  1        1        1        1       1
                smallconst                          F00      F00        2      780       0
                text0                               F02      F02       26      781       0
                cinit                               F28      F28        A      781       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                intcode                               8        8       1A         0
                init                                 22       22        4         0
                reset_vec                             0        0        4         0
                text0                               F02      F02       26         0
                cinit                               F28      F28        A         0

        CLASS   CONST          

        CLASS   SMALLCONST     
                smallconst                          F00      F00        2         0

        CLASS   MEDIUMCONST    

        CLASS   COMRAM         
                temp                                  1        1        1         1

        CLASS   ABS1           

        CLASS   BIGRAM         

        CLASS   RAM            

        CLASS   BANK0          

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   BANK4          

        CLASS   BANK5          

        CLASS   BANK6          

        CLASS   BANK7          

        CLASS   BANK8          

        CLASS   BANK9          

        CLASS   BANK10         

        CLASS   BANK11         

        CLASS   BANK12         

        CLASS   BANK13         

        CLASS   BANK14         

        CLASS   SFR            

        CLASS   BIGSFR         

        CLASS   CONFIG         
                config                           300000   300000        8         4

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   FARRAM         

        CLASS   HEAP           

        CLASS   STACK          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class

                reset_vec                      000000  000004  000004         0       0  CODE    
                text0                          000F02  000030  000F32       781       0  CODE    
                temp                           000001  000001  000002         1       1  COMRAM  
                intcode                        000008  00001E  000026         4       0  CODE    
                smallconst                     000F00  000002  000F02       780       0  SMALLCON


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            000060-0000FF               A0
        BANK1            000100-0001FF              100
        BANK10           000A00-000AFF              100
        BANK11           000B00-000BFF              100
        BANK12           000C00-000CFF              100
        BANK13           000D00-000DFF              100
        BANK14           000E00-000E87               88
        BANK2            000200-0002FF              100
        BANK3            000300-0003FF              100
        BANK4            000400-0004FF              100
        BANK5            000500-0005FF              100
        BANK6            000600-0006FF              100
        BANK7            000700-0007FF              100
        BANK8            000800-0008FF              100
        BANK9            000900-0009FF              100
        BIGRAM           000002-000E87              E86
        BIGSFR           000E8D-000FFF              173
        CODE             000004-000007                4
                         000026-000EFF              EDA
                         000F32-01FFFF            1F0CE
        COMRAM           000002-00005F               5E
        CONFIG           300008-30000B                4
        CONST            000004-000007                4
                         000026-000EFF              EDA
                         000F32-01FFFF            1F0CE
        EEDATA           310000-3103FF              400
        IDLOC            200000-20000F               10
        MEDIUMCONST      000F32-00FFFF             F0CE
                         010F00-01FFFF             F100
        RAM              000060-000E87              100
        SFR              000E8D-000FFF               73
        SMALLCONST       000F32-01FFFF              100

                                  Symbol Table

_ANSELD                  (abs)        000F26
_GIE                     (abs)        007F97
_LATD                    (abs)        000F86
_T0CON0                  (abs)        000FD5
_T0CON1                  (abs)        000FD6
_TIMER0                  intcode      000008
_TMR0IE                  (abs)        007615
_TMR0IF                  (abs)        007655
_TRISD                   (abs)        000F8B
__HRAM                   (abs)        000000
__H__absolute__          __absolute__ 000000
__Habs1                  abs1         000000
__Hbank0                 bank0        000000
__Hbank1                 bank1        000000
__Hbank10                bank10       000000
__Hbank11                bank11       000000
__Hbank12                bank12       000000
__Hbank13                bank13       000000
__Hbank14                bank14       000000
__Hbank2                 bank2        000000
__Hbank3                 bank3        000000
__Hbank4                 bank4        000000
__Hbank5                 bank5        000000
__Hbank6                 bank6        000000
__Hbank7                 bank7        000000
__Hbank8                 bank8        000000
__Hbank9                 bank9        000000
__Hbigbss                bigbss       000000
__Hbigdata               bigdata      000000
__Hbigram                bigram       000000
__Hbigsfr                bigsfr       000000
__Hbss                   bss          000000
__Hcinit                 cinit        000000
__Hclrtext               clrtext      000000
__Hcomram                comram       000000
__Hconfig                config       300008
__Hconst                 const        000000
__HcstackCOMRAM          cstackCOMRAM 000000
__Hdata                  data         000000
__Heeprom_data           eeprom_data  000000
__Hfarbss                farbss       000000
__Hfardata               fardata      000000
__Hheap                  heap         000000
__Hibigdata              ibigdata     000000
__Hidata                 idata        000000
__Hidloc                 idloc        000000
__Hifardata              ifardata     000000
__Hinit                  init         000026
__Hintcode               intcode      000022
__Hintcode_body          intcode_body 000000
__Hintcodelo             intcodelo    000022
__Hintentry              intentry     000000
__Hintret                intret       000000
__Hintsave_regs          intsave_regs 000000
__Hirdata                irdata       000000
__Hmediumconst           mediumconst  000000
__HnvFARRAM              nvFARRAM     000000
__Hnvbit                 nvbit        000000
__Hnvrram                nvrram       000000
__Hparam                 rparam       000000
__Hpowerup               powerup      000022
__Hram                   ram          000000
__Hramtop                ramtop       000F00
__Hrbit                  rbit         000000
__Hrbss                  rbss         000000
__Hrdata                 rdata        000000
__Hreset_vec             reset_vec    000004
__Hrparam                rparam       000000
__Hsfr                   sfr          000000
__Hsmallconst            smallconst   000F02
__Hspace_0               (abs)        000F32
__Hspace_1               (abs)        000002
__Hspace_2               (abs)        000000
__Hspace_4               (abs)        600008
__Hstack                 stack        000000
__Hstruct                struct       000000
__Htemp                  temp         000002
__Htext                  text         000000
__Htext0                 text0        000000
__LRAM                   (abs)        000001
__L__absolute__          __absolute__ 000000
__Labs1                  abs1         000000
__Lbank0                 bank0        000000
__Lbank1                 bank1        000000
__Lbank10                bank10       000000
__Lbank11                bank11       000000
__Lbank12                bank12       000000
__Lbank13                bank13       000000
__Lbank14                bank14       000000
__Lbank2                 bank2        000000
__Lbank3                 bank3        000000
__Lbank4                 bank4        000000
__Lbank5                 bank5        000000
__Lbank6                 bank6        000000
__Lbank7                 bank7        000000
__Lbank8                 bank8        000000
__Lbank9                 bank9        000000
__Lbigbss                bigbss       000000
__Lbigdata               bigdata      000000
__Lbigram                bigram       000000
__Lbigsfr                bigsfr       000000
__Lbss                   bss          000000
__Lcinit                 cinit        000000
__Lclrtext               clrtext      000000
__Lcomram                comram       000000
__Lconfig                config       000000
__Lconst                 const        000000
__LcstackCOMRAM          cstackCOMRAM 000000
__Ldata                  data         000000
__Leeprom_data           eeprom_data  000000
__Lfarbss                farbss       000000
__Lfardata               fardata      000000
__Lheap                  heap         000000
__Libigdata              ibigdata     000000
__Lidata                 idata        000000
__Lidloc                 idloc        000000
__Lifardata              ifardata     000000
__Linit                  init         000022
__Lintcode               intcode      000008
__Lintcode_body          intcode_body 000000
__Lintcodelo             intcodelo    000022
__Lintentry              intentry     000000
__Lintret                intret       000000
__Lintsave_regs          intsave_regs 000000
__Lirdata                irdata       000000
__Lmediumconst           mediumconst  000000
__LnvFARRAM              nvFARRAM     000000
__Lnvbit                 nvbit        000000
__Lnvrram                nvrram       000000
__Lparam                 rparam       000000
__Lpowerup               powerup      000022
__Lram                   ram          000000
__Lramtop                ramtop       000F00
__Lrbit                  rbit         000000
__Lrbss                  rbss         000000
__Lrdata                 rdata        000000
__Lreset_vec             reset_vec    000000
__Lrparam                rparam       000000
__Lsfr                   sfr          000000
__Lsmallconst            smallconst   000F00
__Lspace_0               (abs)        000000
__Lspace_1               (abs)        000000
__Lspace_2               (abs)        000000
__Lspace_4               (abs)        000000
__Lstack                 stack        000000
__Lstruct                struct       000000
__Ltemp                  temp         000001
__Ltext                  text         000000
__Ltext0                 text0        000000
__S0                     (abs)        000F32
__S1                     (abs)        000002
__S4                     (abs)        000000
__S5                     (abs)        000000
___heap_hi               (abs)        000000
___heap_lo               (abs)        000000
___inthi_sp              stack        000000
___inthi_stack_hi        stack        000000
___inthi_stack_lo        stack        000000
___intlo_sp              stack        000000
___intlo_stack_hi        stack        000000
___intlo_stack_lo        stack        000000
___param_bank            (abs)        000000
___rparam_used           (abs)        000001
___sp                    stack        000000
___stack_hi              stack        000000
___stack_lo              stack        000000
__accesstop              (abs)        000060
__activetblptr           (abs)        000000
__end_of_TIMER0          intcode      000022
__end_of__initialization cinit        000F28
__end_of_main            text0        000F28
__initialization         cinit        000F28
__mediumconst            mediumconst  000000
__pcinit                 cinit        000F28
__pcstackCOMRAM          cstackCOMRAM 000000
__pintcode               intcode      000008
__psmallconst            smallconst   000F00
__ptext0                 text0        000F02
__ramtop                 ramtop       000F00
__smallconst             smallconst   000F00
_main                    text0        000F02
btemp                    temp         000001
end_of_initialization    cinit        000F28
int$flags                temp         000001
intlevel0                text         000000
intlevel1                text         000000
intlevel2                text         000000
intlevel3                text         000000
isa$std                  (abs)        000001
isa$xinst                (abs)        000000
stackhi                  (abs)        000000
stacklo                  (abs)        000000
start                    init         000022
start_initialization     cinit        000F28
ttemp5                   temp         000002
ttemp6                   temp         000005
ttemp7                   temp         000009
wtemp8                   temp         000002


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
shared
		__initialization		CODE           	0F28	0000	1

shared estimated size: 1

main.c
		_main          		CODE           	0F02	0000	38
		_TIMER0        		CODE           	0008	0000	26

main.c estimated size: 64

