// Seed: 3791572693
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  assign id_2 = id_1;
  wire id_4;
  wire id_5;
  wire id_6, id_7;
  wire id_8, id_9;
  wire id_10;
  always force id_7 = 1;
  wire id_11;
  assign id_2 = 1;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  module_0(
      id_3, id_1, id_3
  );
endmodule
