#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug 24 18:01:16 2022
# Process ID: 15364
# Current directory: D:/Chisel/doce_nf_work
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23988 D:\Chisel\doce_nf_work\doce_nf.xpr
# Log file: D:/Chisel/doce_nf_work/vivado.log
# Journal file: D:/Chisel/doce_nf_work\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Chisel/doce_nf_work/doce_nf.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/padding'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/reset'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1075.848 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/bd/mpsoc/mpsoc.bd}
Reading block design file <D:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/bd/mpsoc/mpsoc.bd>...
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cmac_const_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cmac_const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cmac_const_gt_loopback_in
Adding component instance block -- xilinx.com:ip:cmac_usplus:3.1 - cmac_usplus_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - pl_clk_sys_reset
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rx_reset
Adding component instance block -- user.org:user:rx_reset_cnt:1.0 - rx_reset_cnt_0
Adding component instance block -- user.org:user:tx_padding:1.0 - tx_padding_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - tx_reset
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_mpsoc
Adding component instance block -- xilinx.com:ip:qdma:4.0 - qdma_0
Successfully read diagram <mpsoc> from block design file <D:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/bd/mpsoc/mpsoc.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1235.129 ; gain = 98.355
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 24 18:21:39 2022...
