-- generated by newgenasym Wed Jun 22 14:36:50 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adl5371acpz is
    port (    
	COM1:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	COM2:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	COM3:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	COM4:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	IBBN:      INOUT  STD_LOGIC;    
	IBBP:      INOUT  STD_LOGIC;    
	LOIN:      INOUT  STD_LOGIC;    
	LOIP:      INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	QBBN:      INOUT  STD_LOGIC;    
	QBBP:      INOUT  STD_LOGIC;    
	VOUT:      INOUT  STD_LOGIC;    
	VPS1:      INOUT  STD_LOGIC_VECTOR (4 DOWNTO 1);    
	VPS2:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	VPS3:      INOUT  STD_LOGIC;    
	VPS4:      INOUT  STD_LOGIC;    
	VPS5:      INOUT  STD_LOGIC);
end adl5371acpz;
