// Seed: 3812207733
module module_0 ();
  assign id_1 = 1;
  id_2 :
  assert property (@(posedge 1) 1)
  else $display(1);
  wire id_3 = id_3;
  tri  id_4;
  initial begin
    $display;
    deassign id_4;
  end
  initial id_4 = id_1 - 1'b0;
  id_5(
      .id_0(1), .id_1(id_1), .id_2(id_4)
  ); id_6(
      .id_0(1), .id_1(1)
  );
  wire id_7;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  uwire id_2,
    output tri   id_3
);
  wire id_5;
  module_0();
endmodule
