`timescale 1ns/1ps
module divide(
input [3:0]divident,divisor,
output reg [3:0] quotient,reminder);
always@(divident,divisor)
begin
     quotient=0;
	  reminder=divident;
	  while(reminder<=divisor)
	  begin
	        reminder=reminder-divisor;
			  quotient=quotient+1;
	  end
end
endmodule
