// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module SLOT_X1Y0_TO_SLOT_X1Y0 (
    input wire          A_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire  [  0:0] A_IO_L3_in_U0_ff_ap_rst_body_0_if_dout,
    input wire          B_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         B_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire  [  0:0] B_IO_L3_in_U0_ff_ap_rst_body_0_if_dout,
    input wire  [  0:0] C_c_U_ff_reset_head_if_dout,
    input wire          C_drain_IO_L3_out_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L3_out_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire  [  0:0] C_drain_IO_L3_out_U0_ff_ap_continue_head_if_dout,
    input wire  [  0:0] C_drain_IO_L3_out_U0_ff_ap_rst_body_0_if_dout,
    input wire  [ 63:0] C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_dout,
    output wire         C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_tail_if_full_n,
    input wire  [  1:0] __design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid199,
    input wire  [  0:0] __design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_peripheral_aresetn_1424,
    input wire  [  1:0] __inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap8d1,
    output wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_ap_rst_n,
    output wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1,
    output wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aclk_1,
    output wire [  0:0] _assthrough_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_0_IBUF_OUT_17f8,
    input wire  [  1:0] _design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid34e,
    input wire  [  1:0] _ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_validb652db,
    input wire  [  1:0] _ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap25c02b,
    input wire          _n_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_empty_n0f5,
    output wire         _no_data_control_s_axi_U_ap_start_control_s_axi_U_ap_ready_head_if_empty_n0a92ca,
    input wire  [  1:0] _r_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap90d,
    output wire         _sthrough_design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_ext_reset_in04a,
    input wire          _trl_no_data_control_s_axi_U_ap_start_control_s_axi_U_ap_ready_tail_if_full_nee6,
    input wire  [  0:0] control_s_axi_U_ff_ARESET_body_0_if_dout,
    input wire  [  0:0] control_s_axi_U_ff_ap_done_head_if_dout,
    input wire  [  0:0] control_s_axi_U_ff_ap_idle_body_0_if_dout,
    input wire          entry_proc_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         entry_proc_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire  [  0:0] entry_proc_U0_ff_ap_rst_body_0_if_dout,
    output wire [255:0] fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_dout,
    output wire         fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_empty_n,
    input wire          fifo_A_A_IO_L2_in_0_U_hs_if_din_tail_if_full_n,
    input wire          fifo_B_B_IO_L2_in_0_U_hs_if_din_body_0_if_full_n,
    output wire [255:0] fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_dout,
    output wire         fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_empty_n,
    input wire  [  0:0] gmem_A_m_axi_U_ff_ARESET_head_if_dout,
    input wire  [  0:0] gmem_B_m_axi_U_ff_ARESET_head_if_dout,
    input wire  [  0:0] gmem_C_m_axi_U_ff_ARESET_head_if_dout,
    output wire [  0:0] gnd_driver_0_ff_rst_n_head_if_dout,
    input wire          hbm_clk_clk_n,
    input wire          hbm_clk_clk_p,
    input wire          inst_87_control_s_axi_U_ACLK,
    input wire          inst_97_C_drain_IO_L3_out_U0_ap_clk,
    input wire          inst_97_control_s_axi_U_ACLK,
    output wire [  0:0] inst_97_ff_C_drain_IO_L3_out_U0_ap_done_1_head_if_dout,
    output wire [  0:0] inst_97_ff_ap_rst_n_head_if_dout,
    output wire [  0:0] inst_97_ff_control_s_axi_U_ap_continue_head_if_dout,
    input wire          inst_A_IO_L3_in_U0_ap_clk,
    input wire          inst_B_IO_L3_in_U0_ap_clk,
    input wire          inst_C_drain_IO_L3_out_U0_ap_clk,
    input wire          inst_entry_proc_U0_ap_clk,
    output wire [  0:0] inst_ff_A_IO_L3_in_U0_ap_idle_1_head_if_dout,
    output wire [  0:0] inst_ff_B_IO_L3_in_U0_ap_idle_1_head_if_dout,
    output wire [  0:0] inst_ff_C_drain_IO_L3_out_U0_ap_idle_1_head_if_dout,
    output wire [  0:0] inst_ff_ap_rst_n_head_if_dout,
    output wire [  0:0] inst_ff_entry_proc_U0_ap_idle_1_head_if_dout,
    input wire          pci_express_x1_rxn,
    input wire          pci_express_x1_rxp,
    output wire         pci_express_x1_txn,
    output wire         pci_express_x1_txp,
    input wire          pcie_perstn,
    input wire          pcie_refclk_clk_n,
    input wire          pcie_refclk_clk_p
);

wire         A_IO_L3_in_U0_rs_pipelined_ap_rst;
wire         B_IO_L3_in_U0_rs_pipelined_ap_rst;
wire         C_c_U_rs_pipelined_reset;
wire         C_drain_IO_L3_out_U0_rs_pipelined_ap_continue;
wire         C_drain_IO_L3_out_U0_rs_pipelined_ap_rst;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_continue44c;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_gnd_driver_0_rst_n;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_ready165;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_start83c;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_idle_1561;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_idle_1057;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_ap_idle_1994;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_done_1186;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_idle_19c0;
wire         control_s_axi_U_rs_pipelined_ARESET;
wire         control_s_axi_U_rs_pipelined_ap_done;
wire         control_s_axi_U_rs_pipelined_ap_idle;
wire         entry_proc_U0_rs_pipelined_ap_rst;
wire [255:0] fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate_if_dout;
wire         fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate_if_empty_n;
wire         fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_full_n;
wire [255:0] fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate_if_dout;
wire         fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate_if_empty_n;
wire         fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_full_n;
wire         gmem_A_m_axi_U_rs_pipelined_ARESET;
wire         gmem_B_m_axi_U_rs_pipelined_ARESET;
wire         gmem_C_m_axi_U_rs_pipelined_ARESET;


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) A_IO_L3_in_U0_ff_ap_rst_tail /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (A_IO_L3_in_U0_ff_ap_rst_body_0_if_dout),
    .if_dout (( { A_IO_L3_in_U0_rs_pipelined_ap_rst } ))
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) B_IO_L3_in_U0_ff_ap_rst_tail /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (B_IO_L3_in_U0_ff_ap_rst_body_0_if_dout),
    .if_dout (( { B_IO_L3_in_U0_rs_pipelined_ap_rst } ))
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) C_c_U_ff_reset_tail /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (C_c_U_ff_reset_head_if_dout),
    .if_dout (( { C_c_U_rs_pipelined_reset } ))
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) C_drain_IO_L3_out_U0_ff_ap_continue_tail /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (C_drain_IO_L3_out_U0_ff_ap_continue_head_if_dout),
    .if_dout (( { C_drain_IO_L3_out_U0_rs_pipelined_ap_continue } ))
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) C_drain_IO_L3_out_U0_ff_ap_rst_tail /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (C_drain_IO_L3_out_U0_ff_ap_rst_body_0_if_dout),
    .if_dout (( { C_drain_IO_L3_out_U0_rs_pipelined_ap_rst } ))
);

SLOT_X1Y0_TO_SLOT_X1Y0_inner SLOT_X1Y0_TO_SLOT_X1Y0_inner_0 (
    .A_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n                  (A_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .A_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n                   (A_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .A_IO_L3_in_U0_rs_pipelined_ap_rst                                                (A_IO_L3_in_U0_rs_pipelined_ap_rst),
    .B_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n                  (B_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .B_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n                   (B_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .B_IO_L3_in_U0_rs_pipelined_ap_rst                                                (B_IO_L3_in_U0_rs_pipelined_ap_rst),
    .C_c_U_rs_pipelined_reset                                                         (C_c_U_rs_pipelined_reset),
    .C_drain_IO_L3_out_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n           (C_drain_IO_L3_out_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .C_drain_IO_L3_out_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n            (C_drain_IO_L3_out_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_dout  (C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_dout),
    .C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_tail_if_full_n  (C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_tail_if_full_n),
    .C_drain_IO_L3_out_U0_rs_pipelined_ap_continue                                    (C_drain_IO_L3_out_U0_rs_pipelined_ap_continue),
    .C_drain_IO_L3_out_U0_rs_pipelined_ap_rst                                         (C_drain_IO_L3_out_U0_rs_pipelined_ap_rst),
    ._1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_continue44c (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_continue44c),
    .__design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid199 (__design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid199),
    .__design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_peripheral_aresetn_1424 (__design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_peripheral_aresetn_1424),
    .__inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap8d1 (__inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap8d1),
    .__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_gnd_driver_0_rst_n     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_gnd_driver_0_rst_n),
    .__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_ap_rst_n     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_ap_rst_n),
    .__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aclk_1      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aclk_1),
    ._assthrough_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_0_IBUF_OUT_17f8 (_assthrough_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_0_IBUF_OUT_17f8),
    ._design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid34e (_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid34e),
    ._ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_validb652db (_ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_validb652db),
    ._ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap25c02b (_ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap25c02b),
    ._gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_ready165 (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_ready165),
    ._gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_start83c (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_start83c),
    ._ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_idle_1561 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_idle_1561),
    ._ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_idle_1057 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_idle_1057),
    ._ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_ap_idle_1994 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_ap_idle_1994),
    ._n_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_empty_n0f5 (_n_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_empty_n0f5),
    ._r_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap90d (_r_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap90d),
    ._rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_done_1186 (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_done_1186),
    ._rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_idle_19c0 (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_idle_19c0),
    ._sthrough_design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_ext_reset_in04a (_sthrough_design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_ext_reset_in04a),
    .control_s_axi_U_rs_pipelined_ARESET                                              (control_s_axi_U_rs_pipelined_ARESET),
    .control_s_axi_U_rs_pipelined_ap_done                                             (control_s_axi_U_rs_pipelined_ap_done),
    .control_s_axi_U_rs_pipelined_ap_idle                                             (control_s_axi_U_rs_pipelined_ap_idle),
    .entry_proc_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n                  (entry_proc_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .entry_proc_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n                   (entry_proc_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .entry_proc_U0_rs_pipelined_ap_rst                                                (entry_proc_U0_rs_pipelined_ap_rst),
    .fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate_if_dout                                (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate_if_dout),
    .fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate_if_empty_n                             (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate_if_empty_n),
    .fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_full_n                                   (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_full_n),
    .fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate_if_dout                                (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate_if_dout),
    .fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate_if_empty_n                             (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate_if_empty_n),
    .fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_full_n                                   (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_full_n),
    .gmem_A_m_axi_U_rs_pipelined_ARESET                                               (gmem_A_m_axi_U_rs_pipelined_ARESET),
    .gmem_B_m_axi_U_rs_pipelined_ARESET                                               (gmem_B_m_axi_U_rs_pipelined_ARESET),
    .gmem_C_m_axi_U_rs_pipelined_ARESET                                               (gmem_C_m_axi_U_rs_pipelined_ARESET),
    .hbm_clk_clk_n                                                                    (hbm_clk_clk_n),
    .hbm_clk_clk_p                                                                    (hbm_clk_clk_p),
    .pci_express_x1_rxn                                                               (pci_express_x1_rxn),
    .pci_express_x1_rxp                                                               (pci_express_x1_rxp),
    .pci_express_x1_txn                                                               (pci_express_x1_txn),
    .pci_express_x1_txp                                                               (pci_express_x1_txp),
    .pcie_perstn                                                                      (pcie_perstn),
    .pcie_refclk_clk_n                                                                (pcie_refclk_clk_n),
    .pcie_refclk_clk_p                                                                (pcie_refclk_clk_p)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) control_s_axi_U_ff_ARESET_tail /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (control_s_axi_U_ff_ARESET_body_0_if_dout),
    .if_dout (( { control_s_axi_U_rs_pipelined_ARESET } ))
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) control_s_axi_U_ff_ap_done_tail /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (control_s_axi_U_ff_ap_done_head_if_dout),
    .if_dout (( { control_s_axi_U_rs_pipelined_ap_done } ))
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) control_s_axi_U_ff_ap_idle_tail /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (control_s_axi_U_ff_ap_idle_body_0_if_dout),
    .if_dout (( { control_s_axi_U_rs_pipelined_ap_idle } ))
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) entry_proc_U0_ff_ap_rst_tail /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (entry_proc_U0_ff_ap_rst_body_0_if_dout),
    .if_dout (( { entry_proc_U0_rs_pipelined_ap_rst } ))
);

__rs_hs_pipeline_head #(
    .DATA_WIDTH              (256),
    .PIPELINE_READY          (1),
    .PIPELINE_VALID_AND_DATA (1),
    .__REGION                ("SLOT_X1Y0_TO_SLOT_X1Y0")
) fifo_A_A_IO_L2_in_0_U_hs_if_din_head /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate_if_dout),
    .if_dout    (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_dout),
    .if_empty_n (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_empty_n),
    .if_full_n  (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_full_n),
    .if_read    (fifo_A_A_IO_L2_in_0_U_hs_if_din_tail_if_full_n),
    .if_write   (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate_if_empty_n),
    .reset      (1'b0)
);

__rs_hs_pipeline_head #(
    .DATA_WIDTH              (256),
    .PIPELINE_READY          (1),
    .PIPELINE_VALID_AND_DATA (1),
    .__REGION                ("SLOT_X1Y0_TO_SLOT_X1Y0")
) fifo_B_B_IO_L2_in_0_U_hs_if_din_head /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate_if_dout),
    .if_dout    (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_dout),
    .if_empty_n (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_empty_n),
    .if_full_n  (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_full_n),
    .if_read    (fifo_B_B_IO_L2_in_0_U_hs_if_din_body_0_if_full_n),
    .if_write   (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate_if_empty_n),
    .reset      (1'b0)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) gmem_A_m_axi_U_ff_ARESET_tail /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (gmem_A_m_axi_U_ff_ARESET_head_if_dout),
    .if_dout (( { gmem_A_m_axi_U_rs_pipelined_ARESET } ))
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) gmem_B_m_axi_U_ff_ARESET_tail /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (gmem_B_m_axi_U_ff_ARESET_head_if_dout),
    .if_dout (( { gmem_B_m_axi_U_rs_pipelined_ARESET } ))
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) gmem_C_m_axi_U_ff_ARESET_tail /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (gmem_C_m_axi_U_ff_ARESET_head_if_dout),
    .if_dout (( { gmem_C_m_axi_U_rs_pipelined_ARESET } ))
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) gnd_driver_0_ff_rst_n_head /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aclk_1),
    .if_din  (( { __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_gnd_driver_0_rst_n } )),
    .if_dout (gnd_driver_0_ff_rst_n_head_if_dout)
);

__rs_fifo_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) inst_87_ap_ctrl_no_data_control_s_axi_U_ap_start_control_s_axi_U_ap_ready_head /**   Generated by RapidStream   **/ (
    .clk        (inst_87_control_s_axi_U_ACLK),
    .if_empty_n (_no_data_control_s_axi_U_ap_start_control_s_axi_U_ap_ready_head_if_empty_n0a92ca),
    .if_full_n  (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_ready165),
    .if_read    (_trl_no_data_control_s_axi_U_ap_start_control_s_axi_U_ap_ready_tail_if_full_nee6),
    .if_write   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_start83c),
    .reset      (1'b0)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) inst_97_ff_C_drain_IO_L3_out_U0_ap_done_1_head /**   Generated by RapidStream   **/ (
    .clk     (inst_97_C_drain_IO_L3_out_U0_ap_clk),
    .if_din  (( { _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_done_1186 } )),
    .if_dout (inst_97_ff_C_drain_IO_L3_out_U0_ap_done_1_head_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) inst_97_ff_ap_rst_n_head /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (( { __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_ap_rst_n } )),
    .if_dout (inst_97_ff_ap_rst_n_head_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) inst_97_ff_control_s_axi_U_ap_continue_head /**   Generated by RapidStream   **/ (
    .clk     (inst_97_control_s_axi_U_ACLK),
    .if_din  (( { _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_continue44c } )),
    .if_dout (inst_97_ff_control_s_axi_U_ap_continue_head_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) inst_ff_A_IO_L3_in_U0_ap_idle_1_head /**   Generated by RapidStream   **/ (
    .clk     (inst_A_IO_L3_in_U0_ap_clk),
    .if_din  (( { _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_idle_1561 } )),
    .if_dout (inst_ff_A_IO_L3_in_U0_ap_idle_1_head_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) inst_ff_B_IO_L3_in_U0_ap_idle_1_head /**   Generated by RapidStream   **/ (
    .clk     (inst_B_IO_L3_in_U0_ap_clk),
    .if_din  (( { _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_idle_1057 } )),
    .if_dout (inst_ff_B_IO_L3_in_U0_ap_idle_1_head_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) inst_ff_C_drain_IO_L3_out_U0_ap_idle_1_head /**   Generated by RapidStream   **/ (
    .clk     (inst_C_drain_IO_L3_out_U0_ap_clk),
    .if_din  (( { _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_idle_19c0 } )),
    .if_dout (inst_ff_C_drain_IO_L3_out_U0_ap_idle_1_head_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) inst_ff_ap_rst_n_head /**   Generated by RapidStream   **/ (
    .clk     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din  (( { __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_ap_rst_n } )),
    .if_dout (inst_ff_ap_rst_n_head_if_dout)
);

__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) inst_ff_entry_proc_U0_ap_idle_1_head /**   Generated by RapidStream   **/ (
    .clk     (inst_entry_proc_U0_ap_clk),
    .if_din  (( { _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_ap_idle_1994 } )),
    .if_dout (inst_ff_entry_proc_U0_ap_idle_1_head_if_dout)
);

endmodule  // SLOT_X1Y0_TO_SLOT_X1Y0
