Protel Design System Design Rule Check
PCB File : F:\GitAltium\WUB\WUB\PCB1.PcbDoc
Date     : 28.08.2020
Time     : 14:34:21

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) ((ObjectKind = 'Via') And (Net = 'GND'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=0.5mm) (Preferred=0.2mm) (All)
   Violation between Width Constraint: Track (16.752mm,2.26mm)(21.25mm,2.26mm) on Top Layer Actual Width = 0.9mm, Target Width = 0.5mm
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.1697mm < 0.254mm) Between Arc (3.345mm,6.115mm) on Top Overlay And Pad D5-1(2.875mm,6.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1697mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Arc (9.34mm,7.215mm) on Top Overlay And Pad C22-1(9.09mm,7.77mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (9.34mm,7.215mm) on Top Overlay And Pad C22-2(9.09mm,6.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (9.35mm,11.28mm) on Bottom Overlay And Pad VD1-1(9.25mm,10.78mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (12.9mm,11.27mm) on Bottom Overlay And Pad SB9-1(12.83mm,10.9719mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2463mm < 0.254mm) Between Arc (5.7mm,5.04mm) on Bottom Overlay And Pad D2-1(5.23mm,4.92mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2463mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2298mm < 0.254mm) Between Track (7.1mm,2.65mm)(8.1mm,2.65mm) on Top Overlay And Pad T5-1(7.65mm,3.34mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2298mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2183mm < 0.254mm) Between Track (21.22mm,23.955mm)(21.22mm,24.15mm) on Top Overlay And Pad D7-8(20.895mm,23.355mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2183mm < 0.254mm) Between Track (21.22mm,18.75mm)(21.22mm,18.945mm) on Top Overlay And Pad D7-5(20.895mm,19.545mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2183mm < 0.254mm) Between Track (14.82mm,18.75mm)(14.82mm,18.945mm) on Top Overlay And Pad D7-4(15.145mm,19.545mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2183mm < 0.254mm) Between Track (14.82mm,23.955mm)(14.82mm,24.15mm) on Top Overlay And Pad D7-1(15.145mm,23.355mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (8.42mm,1.52mm)(8.42mm,2.82mm) on Top Overlay And Pad VT2-3(8.92mm,1.82mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (9.42mm,1.52mm)(9.42mm,2.82mm) on Top Overlay And Pad VT2-3(8.92mm,1.82mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (8.42mm,1.52mm)(9.42mm,1.52mm) on Top Overlay And Pad VT2-3(8.92mm,1.82mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (9.42mm,1.52mm)(9.42mm,2.82mm) on Top Overlay And Pad VT2-1(9.12mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (8.42mm,2.82mm)(9.42mm,2.82mm) on Top Overlay And Pad VT2-1(9.12mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (8.42mm,1.52mm)(8.42mm,2.82mm) on Top Overlay And Pad VT2-2(8.72mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (8.42mm,2.82mm)(9.42mm,2.82mm) on Top Overlay And Pad VT2-2(8.72mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (5.8733mm,1.52mm)(6.8733mm,1.52mm) on Top Overlay And Pad VT3-3(6.3733mm,1.82mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (5.8733mm,1.52mm)(5.8733mm,2.82mm) on Top Overlay And Pad VT3-3(6.3733mm,1.82mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (6.8733mm,1.52mm)(6.8733mm,2.82mm) on Top Overlay And Pad VT3-3(6.3733mm,1.82mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (5.8733mm,2.82mm)(6.8733mm,2.82mm) on Top Overlay And Pad VT3-1(6.5733mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (6.8733mm,1.52mm)(6.8733mm,2.82mm) on Top Overlay And Pad VT3-1(6.5733mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (5.8733mm,1.52mm)(5.8733mm,2.82mm) on Top Overlay And Pad VT3-2(6.1733mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (5.8733mm,2.82mm)(6.8733mm,2.82mm) on Top Overlay And Pad VT3-2(6.1733mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (3.3267mm,1.52mm)(4.3267mm,1.52mm) on Top Overlay And Pad VT4-3(3.8267mm,1.82mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (3.3267mm,1.52mm)(3.3267mm,2.82mm) on Top Overlay And Pad VT4-3(3.8267mm,1.82mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (4.3267mm,1.52mm)(4.3267mm,2.82mm) on Top Overlay And Pad VT4-3(3.8267mm,1.82mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (3.3267mm,2.82mm)(4.3267mm,2.82mm) on Top Overlay And Pad VT4-1(4.0267mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (4.3267mm,1.52mm)(4.3267mm,2.82mm) on Top Overlay And Pad VT4-1(4.0267mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (3.3267mm,1.52mm)(3.3267mm,2.82mm) on Top Overlay And Pad VT4-2(3.6267mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (3.3267mm,2.82mm)(4.3267mm,2.82mm) on Top Overlay And Pad VT4-2(3.6267mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.69mm,3.21mm)(3.69mm,4.17mm) on Top Overlay And Pad C1-2(4.07mm,3.69mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.69mm,4.17mm)(5.25mm,4.17mm) on Top Overlay And Pad C1-2(4.07mm,3.69mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.69mm,3.21mm)(5.25mm,3.21mm) on Top Overlay And Pad C1-2(4.07mm,3.69mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (5.25mm,3.21mm)(5.25mm,4.17mm) on Top Overlay And Pad C1-1(4.87mm,3.69mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.69mm,4.17mm)(5.25mm,4.17mm) on Top Overlay And Pad C1-1(4.87mm,3.69mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.69mm,3.21mm)(5.25mm,3.21mm) on Top Overlay And Pad C1-1(4.87mm,3.69mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (12.56mm,14.25mm)(12.56mm,24.05mm) on Top Overlay And Pad D8-12(12.935mm,20.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (12.56mm,14.25mm)(12.56mm,24.05mm) on Top Overlay And Pad D8-11(12.935mm,17.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (0.26mm,24.05mm)(12.56mm,24.05mm) on Top Overlay And Pad D8-1(1.81mm,24.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (0.26mm,24.05mm)(12.56mm,24.05mm) on Top Overlay And Pad D8-1(9.01mm,24.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (0.26mm,14.25mm)(12.56mm,14.25mm) on Top Overlay And Pad D8-1(9.01mm,14.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (1.73mm,12.67mm)(1.73mm,13.27mm) on Top Overlay And Pad D8-1(1.81mm,14.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (0.26mm,14.25mm)(12.56mm,14.25mm) on Top Overlay And Pad D8-1(1.81mm,14.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (0.26mm,24.05mm)(12.56mm,24.05mm) on Top Overlay And Pad D8-1(7.06mm,24.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (0.26mm,24.05mm)(12.56mm,24.05mm) on Top Overlay And Pad D8-7(5.86mm,24.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (0.26mm,24.05mm)(12.56mm,24.05mm) on Top Overlay And Pad D8-8(4.66mm,24.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (0.26mm,14.25mm)(12.56mm,14.25mm) on Top Overlay And Pad D8-6(4.66mm,14.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (0.26mm,14.25mm)(12.56mm,14.25mm) on Top Overlay And Pad D8-2(5.86mm,14.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (0.26mm,14.25mm)(12.56mm,14.25mm) on Top Overlay And Pad D8-3(7.06mm,14.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (0.78mm,1.52mm)(0.78mm,2.82mm) on Top Overlay And Pad VT1-2(1.08mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (0.78mm,2.82mm)(1.78mm,2.82mm) on Top Overlay And Pad VT1-2(1.08mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (1.78mm,1.52mm)(1.78mm,2.82mm) on Top Overlay And Pad VT1-1(1.48mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (0.78mm,2.82mm)(1.78mm,2.82mm) on Top Overlay And Pad VT1-1(1.48mm,2.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (0.78mm,1.52mm)(0.78mm,2.82mm) on Top Overlay And Pad VT1-3(1.28mm,1.82mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (1.78mm,1.52mm)(1.78mm,2.82mm) on Top Overlay And Pad VT1-3(1.28mm,1.82mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (0.78mm,1.52mm)(1.78mm,1.52mm) on Top Overlay And Pad VT1-3(1.28mm,1.82mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (8.42mm,5.06mm)(8.42mm,7.22mm) on Top Overlay And Pad XTAL2-2(7.82mm,6.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (5.87mm,7.22mm)(8.42mm,7.22mm) on Top Overlay And Pad XTAL2-2(7.82mm,6.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (8.42mm,5.06mm)(8.42mm,7.22mm) on Top Overlay And Pad XTAL2-GND(7.82mm,5.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (5.87mm,5.06mm)(8.42mm,5.06mm) on Top Overlay And Pad XTAL2-GND(7.82mm,5.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (5.87mm,5.06mm)(5.87mm,7.22mm) on Top Overlay And Pad XTAL2-1(6.47mm,5.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (5.87mm,5.06mm)(8.42mm,5.06mm) on Top Overlay And Pad XTAL2-1(6.47mm,5.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (5.87mm,5.06mm)(5.87mm,7.22mm) on Top Overlay And Pad XTAL2-GND(6.47mm,6.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (5.87mm,7.22mm)(8.42mm,7.22mm) on Top Overlay And Pad XTAL2-GND(6.47mm,6.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (8.61mm,6.59mm)(8.61mm,8.15mm) on Top Overlay And Pad C22-1(9.09mm,7.77mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (9.57mm,6.59mm)(9.57mm,8.15mm) on Top Overlay And Pad C22-1(9.09mm,7.77mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (8.61mm,8.15mm)(9.57mm,8.15mm) on Top Overlay And Pad C22-1(9.09mm,7.77mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (8.61mm,6.59mm)(8.61mm,8.15mm) on Top Overlay And Pad C22-2(9.09mm,6.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (9.57mm,6.59mm)(9.57mm,8.15mm) on Top Overlay And Pad C22-2(9.09mm,6.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (8.61mm,6.59mm)(9.57mm,6.59mm) on Top Overlay And Pad C22-2(9.09mm,6.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (2.05mm,1.05mm)(2.05mm,2.65mm) on Top Overlay And Pad R3-2(2.55mm,1.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (2.05mm,1.05mm)(3.05mm,1.05mm) on Top Overlay And Pad R3-2(2.55mm,1.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (3.05mm,1.05mm)(3.05mm,2.65mm) on Top Overlay And Pad R3-2(2.55mm,1.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (2.05mm,1.05mm)(2.05mm,2.65mm) on Top Overlay And Pad R3-1(2.55mm,2.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (2.05mm,2.65mm)(3.05mm,2.65mm) on Top Overlay And Pad R3-1(2.55mm,2.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (3.05mm,1.05mm)(3.05mm,2.65mm) on Top Overlay And Pad R3-1(2.55mm,2.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (1.945mm,7.415mm)(2.945mm,7.415mm) on Top Overlay And Pad D5-2(2.875mm,7.065mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (1.945mm,6.015mm)(2.945mm,6.015mm) on Top Overlay And Pad D5-1(2.875mm,6.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (1.945mm,7.415mm)(2.945mm,7.415mm) on Top Overlay And Pad D5-3(2.045mm,7.065mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (1.945mm,6.015mm)(2.945mm,6.015mm) on Top Overlay And Pad D5-4(2.045mm,6.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (7.95mm,7.47mm)(7.95mm,8.43mm) on Top Overlay And Pad C9-2(7.57mm,7.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.39mm,7.47mm)(7.95mm,7.47mm) on Top Overlay And Pad C9-2(7.57mm,7.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.39mm,8.43mm)(7.95mm,8.43mm) on Top Overlay And Pad C9-2(7.57mm,7.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.39mm,7.47mm)(6.39mm,8.43mm) on Top Overlay And Pad C9-1(6.77mm,7.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.39mm,7.47mm)(7.95mm,7.47mm) on Top Overlay And Pad C9-1(6.77mm,7.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.39mm,8.43mm)(7.95mm,8.43mm) on Top Overlay And Pad C9-1(6.77mm,7.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.41mm,4.56mm)(1.41mm,5.56mm) on Top Overlay And Pad R9-1(1.81mm,5.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.41mm,4.56mm)(3.01mm,4.56mm) on Top Overlay And Pad R9-1(1.81mm,5.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.41mm,5.56mm)(3.01mm,5.56mm) on Top Overlay And Pad R9-1(1.81mm,5.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.41mm,4.56mm)(3.01mm,4.56mm) on Top Overlay And Pad R9-2(2.61mm,5.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.41mm,5.56mm)(3.01mm,5.56mm) on Top Overlay And Pad R9-2(2.61mm,5.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (3.01mm,4.56mm)(3.01mm,5.56mm) on Top Overlay And Pad R9-2(2.61mm,5.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (4.575mm,1.05mm)(4.575mm,2.65mm) on Top Overlay And Pad R8-1(5.075mm,2.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (5.575mm,1.05mm)(5.575mm,2.65mm) on Top Overlay And Pad R8-1(5.075mm,2.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (4.575mm,2.65mm)(5.575mm,2.65mm) on Top Overlay And Pad R8-1(5.075mm,2.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (4.575mm,1.05mm)(4.575mm,2.65mm) on Top Overlay And Pad R8-2(5.075mm,1.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (5.575mm,1.05mm)(5.575mm,2.65mm) on Top Overlay And Pad R8-2(5.075mm,1.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (4.575mm,1.05mm)(5.575mm,1.05mm) on Top Overlay And Pad R8-2(5.075mm,1.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (8.1mm,1.05mm)(8.1mm,2.65mm) on Top Overlay And Pad R7-1(7.6mm,2.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.1mm,1.05mm)(7.1mm,2.65mm) on Top Overlay And Pad R7-1(7.6mm,2.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.1mm,2.65mm)(8.1mm,2.65mm) on Top Overlay And Pad R7-1(7.6mm,2.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (8.1mm,1.05mm)(8.1mm,2.65mm) on Top Overlay And Pad R7-2(7.6mm,1.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.1mm,1.05mm)(7.1mm,2.65mm) on Top Overlay And Pad R7-2(7.6mm,1.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.1mm,1.05mm)(8.1mm,1.05mm) on Top Overlay And Pad R7-2(7.6mm,1.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.41mm,3.33mm)(1.41mm,4.33mm) on Top Overlay And Pad R4-1(1.81mm,3.83mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.41mm,4.33mm)(3.01mm,4.33mm) on Top Overlay And Pad R4-1(1.81mm,3.83mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.41mm,3.33mm)(3.01mm,3.33mm) on Top Overlay And Pad R4-1(1.81mm,3.83mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.41mm,4.33mm)(3.01mm,4.33mm) on Top Overlay And Pad R4-2(2.61mm,3.83mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (3.01mm,3.33mm)(3.01mm,4.33mm) on Top Overlay And Pad R4-2(2.61mm,3.83mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.41mm,3.33mm)(3.01mm,3.33mm) on Top Overlay And Pad R4-2(2.61mm,3.83mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (2.33mm,12.67mm)(2.33mm,13.07mm) on Top Overlay And Pad C2-1(2.83mm,10.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2412mm < 0.254mm) Between Track (1.73mm,12.67mm)(1.73mm,13.27mm) on Top Overlay And Pad C2-1(2.83mm,10.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2412mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (2.33mm,8.77mm)(2.33mm,9.07mm) on Top Overlay And Pad C2-1(2.83mm,10.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (9.33mm,12.67mm)(9.33mm,13.07mm) on Top Overlay And Pad C2-2(8.83mm,10.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (9.33mm,8.77mm)(9.33mm,9.07mm) on Top Overlay And Pad C2-2(8.83mm,10.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (4.67mm,5.34mm)(4.67mm,6.9mm) on Top Overlay And Pad C13-2(5.15mm,5.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (5.63mm,5.34mm)(5.63mm,6.9mm) on Top Overlay And Pad C13-2(5.15mm,5.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (4.67mm,5.34mm)(5.63mm,5.34mm) on Top Overlay And Pad C13-2(5.15mm,5.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (4.67mm,5.34mm)(4.67mm,6.9mm) on Top Overlay And Pad C13-1(5.15mm,6.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (5.63mm,5.34mm)(5.63mm,6.9mm) on Top Overlay And Pad C13-1(5.15mm,6.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (4.67mm,6.9mm)(5.63mm,6.9mm) on Top Overlay And Pad C13-1(5.15mm,6.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Track (9.57mm,6.59mm)(9.57mm,8.15mm) on Top Overlay And Pad D4-2(10.095mm,6.365mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Track (8.61mm,6.59mm)(9.57mm,6.59mm) on Top Overlay And Pad D4-2(10.095mm,6.365mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0398mm < 0.254mm) Between Track (9.57mm,6.59mm)(9.57mm,8.15mm) on Top Overlay And Pad D4-1(10.095mm,6.765mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0398mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1058mm < 0.254mm) Between Track (8.61mm,6.59mm)(9.57mm,6.59mm) on Top Overlay And Pad D4-1(10.095mm,6.765mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (9.2mm,1.925mm)(9.2mm,2.885mm) on Bottom Overlay And Pad C14-1(9.58mm,2.405mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (9.2mm,2.885mm)(10.76mm,2.885mm) on Bottom Overlay And Pad C14-1(9.58mm,2.405mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (9.2mm,1.925mm)(10.76mm,1.925mm) on Bottom Overlay And Pad C14-1(9.58mm,2.405mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (10.76mm,1.925mm)(10.76mm,2.885mm) on Bottom Overlay And Pad C14-2(10.38mm,2.405mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (9.2mm,2.885mm)(10.76mm,2.885mm) on Bottom Overlay And Pad C14-2(10.38mm,2.405mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (9.2mm,1.925mm)(10.76mm,1.925mm) on Bottom Overlay And Pad C14-2(10.38mm,2.405mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (5.65mm,7.5mm)(6.65mm,7.5mm) on Bottom Overlay And Pad R1-2(6.15mm,7.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (6.65mm,7.5mm)(6.65mm,9.1mm) on Bottom Overlay And Pad R1-2(6.15mm,7.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (5.65mm,7.5mm)(5.65mm,9.1mm) on Bottom Overlay And Pad R1-2(6.15mm,7.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (5.65mm,9.1mm)(6.65mm,9.1mm) on Bottom Overlay And Pad R1-1(6.15mm,8.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (6.65mm,7.5mm)(6.65mm,9.1mm) on Bottom Overlay And Pad R1-1(6.15mm,8.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (5.65mm,7.5mm)(5.65mm,9.1mm) on Bottom Overlay And Pad R1-1(6.15mm,8.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (10.42mm,9.93mm)(10.42mm,11.49mm) on Bottom Overlay And Pad C12-2(10.9mm,10.31mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.38mm,9.93mm)(11.38mm,11.49mm) on Bottom Overlay And Pad C12-2(10.9mm,10.31mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (10.42mm,9.93mm)(11.38mm,9.93mm) on Bottom Overlay And Pad C12-2(10.9mm,10.31mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (10.42mm,9.93mm)(10.42mm,11.49mm) on Bottom Overlay And Pad C12-1(10.9mm,11.11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.38mm,9.93mm)(11.38mm,11.49mm) on Bottom Overlay And Pad C12-1(10.9mm,11.11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (10.42mm,11.49mm)(11.38mm,11.49mm) on Bottom Overlay And Pad C12-1(10.9mm,11.11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (4.24mm,7.73mm)(4.24mm,9.33mm) on Bottom Overlay And Pad R2-1(4.74mm,8.13mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (5.24mm,7.73mm)(5.24mm,9.33mm) on Bottom Overlay And Pad R2-1(4.74mm,8.13mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (4.24mm,7.73mm)(5.24mm,7.73mm) on Bottom Overlay And Pad R2-1(4.74mm,8.13mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (4.24mm,7.73mm)(4.24mm,9.33mm) on Bottom Overlay And Pad R2-2(4.74mm,8.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (5.24mm,7.73mm)(5.24mm,9.33mm) on Bottom Overlay And Pad R2-2(4.74mm,8.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (4.24mm,9.33mm)(5.24mm,9.33mm) on Bottom Overlay And Pad R2-2(4.74mm,8.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (4.2mm,9.81mm)(4.2mm,11.11mm) on Bottom Overlay And Pad T4-3(4.7mm,10.81mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (5.2mm,9.81mm)(5.2mm,11.11mm) on Bottom Overlay And Pad T4-3(4.7mm,10.81mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (4.2mm,11.11mm)(5.2mm,11.11mm) on Bottom Overlay And Pad T4-3(4.7mm,10.81mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (5.2mm,9.81mm)(5.2mm,11.11mm) on Bottom Overlay And Pad T4-1(4.9mm,10.16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (4.2mm,9.81mm)(5.2mm,9.81mm) on Bottom Overlay And Pad T4-1(4.9mm,10.16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (4.2mm,9.81mm)(4.2mm,11.11mm) on Bottom Overlay And Pad T4-2(4.5mm,10.16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (4.2mm,9.81mm)(5.2mm,9.81mm) on Bottom Overlay And Pad T4-2(4.5mm,10.16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1943mm < 0.254mm) Between Track (7.85mm,11.08mm)(8.75mm,11.08mm) on Bottom Overlay And Pad VD1-1(9.25mm,10.78mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1943mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1943mm < 0.254mm) Between Track (7.85mm,9.18mm)(8.75mm,9.18mm) on Bottom Overlay And Pad VD1-5(9.25mm,9.48mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1943mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1943mm < 0.254mm) Between Track (7.85mm,9.18mm)(8.75mm,9.18mm) on Bottom Overlay And Pad VD1-4(7.35mm,9.48mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1943mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1943mm < 0.254mm) Between Track (7.85mm,11.08mm)(8.75mm,11.08mm) on Bottom Overlay And Pad VD1-2(7.35mm,10.78mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1943mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (0.22mm,9.53mm)(0.22mm,11.09mm) on Bottom Overlay And Pad C6-1(0.7mm,9.91mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.18mm,9.53mm)(1.18mm,11.09mm) on Bottom Overlay And Pad C6-1(0.7mm,9.91mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (0.22mm,9.53mm)(1.18mm,9.53mm) on Bottom Overlay And Pad C6-1(0.7mm,9.91mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (0.22mm,9.53mm)(0.22mm,11.09mm) on Bottom Overlay And Pad C6-2(0.7mm,10.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.18mm,9.53mm)(1.18mm,11.09mm) on Bottom Overlay And Pad C6-2(0.7mm,10.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (0.22mm,11.09mm)(1.18mm,11.09mm) on Bottom Overlay And Pad C6-2(0.7mm,10.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.545mm,9.53mm)(1.545mm,11.09mm) on Bottom Overlay And Pad C4-2(2.025mm,10.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.545mm,11.09mm)(2.505mm,11.09mm) on Bottom Overlay And Pad C4-2(2.025mm,10.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (2.505mm,9.53mm)(2.505mm,11.09mm) on Bottom Overlay And Pad C4-2(2.025mm,10.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.545mm,9.53mm)(2.505mm,9.53mm) on Bottom Overlay And Pad C4-1(2.025mm,9.91mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.545mm,9.53mm)(1.545mm,11.09mm) on Bottom Overlay And Pad C4-1(2.025mm,9.91mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (2.505mm,9.53mm)(2.505mm,11.09mm) on Bottom Overlay And Pad C4-1(2.025mm,9.91mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (2.87mm,9.53mm)(2.87mm,11.09mm) on Bottom Overlay And Pad C5-2(3.35mm,10.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.83mm,9.53mm)(3.83mm,11.09mm) on Bottom Overlay And Pad C5-2(3.35mm,10.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (2.87mm,11.09mm)(3.83mm,11.09mm) on Bottom Overlay And Pad C5-2(3.35mm,10.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (2.87mm,9.53mm)(2.87mm,11.09mm) on Bottom Overlay And Pad C5-1(3.35mm,9.91mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (3.83mm,9.53mm)(3.83mm,11.09mm) on Bottom Overlay And Pad C5-1(3.35mm,9.91mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (2.87mm,9.53mm)(3.83mm,9.53mm) on Bottom Overlay And Pad C5-1(3.35mm,9.91mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.55mm,6.94mm)(2.51mm,6.94mm) on Bottom Overlay And Pad C10-2(2.03mm,7.32mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (2.51mm,6.94mm)(2.51mm,8.5mm) on Bottom Overlay And Pad C10-2(2.03mm,7.32mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.55mm,6.94mm)(1.55mm,8.5mm) on Bottom Overlay And Pad C10-2(2.03mm,7.32mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.55mm,8.5mm)(2.51mm,8.5mm) on Bottom Overlay And Pad C10-1(2.03mm,8.12mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (2.51mm,6.94mm)(2.51mm,8.5mm) on Bottom Overlay And Pad C10-1(2.03mm,8.12mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.55mm,6.94mm)(1.55mm,8.5mm) on Bottom Overlay And Pad C10-1(2.03mm,8.12mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2017mm < 0.254mm) Between Track (8.43mm,3.92mm)(8.43mm,4.88mm) on Bottom Overlay And Pad C15-1(8.05mm,3.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (8.43mm,2.95mm)(8.43mm,3.91mm) on Bottom Overlay And Pad C15-1(8.05mm,3.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.87mm,2.95mm)(8.43mm,2.95mm) on Bottom Overlay And Pad C15-1(8.05mm,3.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Track (6.87mm,3.92mm)(8.43mm,3.92mm) on Bottom Overlay And Pad C15-1(8.05mm,3.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.87mm,3.91mm)(8.43mm,3.91mm) on Bottom Overlay And Pad C15-1(8.05mm,3.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2017mm < 0.254mm) Between Track (6.87mm,3.92mm)(6.87mm,4.88mm) on Bottom Overlay And Pad C15-2(7.25mm,3.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.87mm,2.95mm)(6.87mm,3.91mm) on Bottom Overlay And Pad C15-2(7.25mm,3.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.87mm,2.95mm)(8.43mm,2.95mm) on Bottom Overlay And Pad C15-2(7.25mm,3.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Track (6.87mm,3.92mm)(8.43mm,3.92mm) on Bottom Overlay And Pad C15-2(7.25mm,3.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.87mm,3.91mm)(8.43mm,3.91mm) on Bottom Overlay And Pad C15-2(7.25mm,3.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (8.43mm,3.92mm)(8.43mm,4.88mm) on Bottom Overlay And Pad C16-1(8.05mm,4.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2017mm < 0.254mm) Between Track (8.43mm,2.95mm)(8.43mm,3.91mm) on Bottom Overlay And Pad C16-1(8.05mm,4.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.87mm,4.88mm)(8.43mm,4.88mm) on Bottom Overlay And Pad C16-1(8.05mm,4.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.87mm,3.92mm)(8.43mm,3.92mm) on Bottom Overlay And Pad C16-1(8.05mm,4.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Track (6.87mm,3.91mm)(8.43mm,3.91mm) on Bottom Overlay And Pad C16-1(8.05mm,4.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.87mm,3.92mm)(6.87mm,4.88mm) on Bottom Overlay And Pad C16-2(7.25mm,4.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2017mm < 0.254mm) Between Track (6.87mm,2.95mm)(6.87mm,3.91mm) on Bottom Overlay And Pad C16-2(7.25mm,4.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.87mm,4.88mm)(8.43mm,4.88mm) on Bottom Overlay And Pad C16-2(7.25mm,4.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (6.87mm,3.92mm)(8.43mm,3.92mm) on Bottom Overlay And Pad C16-2(7.25mm,4.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Track (6.87mm,3.91mm)(8.43mm,3.91mm) on Bottom Overlay And Pad C16-2(7.25mm,4.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.27mm,7.85mm)(12.23mm,7.85mm) on Bottom Overlay And Pad C18-2(11.75mm,7.47mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.27mm,6.29mm)(11.27mm,7.85mm) on Bottom Overlay And Pad C18-2(11.75mm,7.47mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.23mm,6.29mm)(12.23mm,7.85mm) on Bottom Overlay And Pad C18-2(11.75mm,7.47mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.27mm,6.29mm)(12.23mm,6.29mm) on Bottom Overlay And Pad C18-1(11.75mm,6.67mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.27mm,6.29mm)(11.27mm,7.85mm) on Bottom Overlay And Pad C18-1(11.75mm,6.67mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.23mm,6.29mm)(12.23mm,7.85mm) on Bottom Overlay And Pad C18-1(11.75mm,6.67mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.29mm,8.05mm)(12.25mm,8.05mm) on Bottom Overlay And Pad C17-2(11.77mm,8.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.25mm,8.05mm)(12.25mm,9.61mm) on Bottom Overlay And Pad C17-2(11.77mm,8.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.29mm,8.05mm)(11.29mm,9.61mm) on Bottom Overlay And Pad C17-2(11.77mm,8.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.29mm,9.61mm)(12.25mm,9.61mm) on Bottom Overlay And Pad C17-1(11.77mm,9.23mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.25mm,8.05mm)(12.25mm,9.61mm) on Bottom Overlay And Pad C17-1(11.77mm,9.23mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (11.29mm,8.05mm)(11.29mm,9.61mm) on Bottom Overlay And Pad C17-1(11.77mm,9.23mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.4mm,6.17mm)(11.1mm,6.17mm) on Bottom Overlay And Pad L4-1(9.8mm,6.67mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.4mm,6.17mm)(9.4mm,7.17mm) on Bottom Overlay And Pad L4-1(9.8mm,6.67mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.4mm,7.17mm)(11.1mm,7.17mm) on Bottom Overlay And Pad L4-1(9.8mm,6.67mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.4mm,6.17mm)(11.1mm,6.17mm) on Bottom Overlay And Pad L4-2(10.7mm,6.67mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (11.1mm,6.17mm)(11.1mm,7.17mm) on Bottom Overlay And Pad L4-2(10.7mm,6.67mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.4mm,7.17mm)(11.1mm,7.17mm) on Bottom Overlay And Pad L4-2(10.7mm,6.67mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.4mm,8.72mm)(11.1mm,8.72mm) on Bottom Overlay And Pad L3-1(10.7mm,8.22mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (11.1mm,7.72mm)(11.1mm,8.72mm) on Bottom Overlay And Pad L3-1(10.7mm,8.22mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.4mm,7.72mm)(11.1mm,7.72mm) on Bottom Overlay And Pad L3-1(10.7mm,8.22mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.4mm,8.72mm)(11.1mm,8.72mm) on Bottom Overlay And Pad L3-2(9.8mm,8.22mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.4mm,7.72mm)(9.4mm,8.72mm) on Bottom Overlay And Pad L3-2(9.8mm,8.22mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.4mm,7.72mm)(11.1mm,7.72mm) on Bottom Overlay And Pad L3-2(9.8mm,8.22mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (13.96mm,7.01mm)(13.96mm,7.97mm) on Bottom Overlay And Pad C20-2(13.58mm,7.49mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.4mm,7.01mm)(13.96mm,7.01mm) on Bottom Overlay And Pad C20-2(13.58mm,7.49mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.4mm,7.97mm)(13.96mm,7.97mm) on Bottom Overlay And Pad C20-2(13.58mm,7.49mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.4mm,7.01mm)(12.4mm,7.97mm) on Bottom Overlay And Pad C20-1(12.78mm,7.49mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.4mm,7.01mm)(13.96mm,7.01mm) on Bottom Overlay And Pad C20-1(12.78mm,7.49mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.4mm,7.97mm)(13.96mm,7.97mm) on Bottom Overlay And Pad C20-1(12.78mm,7.49mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.59mm,4.39mm)(12.59mm,5.95mm) on Bottom Overlay And Pad C19-2(13.07mm,5.57mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (13.55mm,4.39mm)(13.55mm,5.95mm) on Bottom Overlay And Pad C19-2(13.07mm,5.57mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.59mm,5.95mm)(13.55mm,5.95mm) on Bottom Overlay And Pad C19-2(13.07mm,5.57mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.59mm,4.39mm)(12.59mm,5.95mm) on Bottom Overlay And Pad C19-1(13.07mm,4.77mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (13.55mm,4.39mm)(13.55mm,5.95mm) on Bottom Overlay And Pad C19-1(13.07mm,4.77mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (12.59mm,4.39mm)(13.55mm,4.39mm) on Bottom Overlay And Pad C19-1(13.07mm,4.77mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.34mm,1.57mm)(14.34mm,2.53mm) on Bottom Overlay And Pad C21-2(14.72mm,2.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.34mm,1.57mm)(15.9mm,1.57mm) on Bottom Overlay And Pad C21-2(14.72mm,2.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.34mm,2.53mm)(15.9mm,2.53mm) on Bottom Overlay And Pad C21-2(14.72mm,2.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.9mm,1.57mm)(15.9mm,2.53mm) on Bottom Overlay And Pad C21-1(15.52mm,2.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.34mm,1.57mm)(15.9mm,1.57mm) on Bottom Overlay And Pad C21-1(15.52mm,2.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.34mm,2.53mm)(15.9mm,2.53mm) on Bottom Overlay And Pad C21-1(15.52mm,2.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.97mm,2.9mm)(15.97mm,3.86mm) on Bottom Overlay And Pad C7-1(15.59mm,3.38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.41mm,2.9mm)(15.97mm,2.9mm) on Bottom Overlay And Pad C7-1(15.59mm,3.38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.41mm,3.86mm)(15.97mm,3.86mm) on Bottom Overlay And Pad C7-1(15.59mm,3.38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.41mm,2.9mm)(14.41mm,3.86mm) on Bottom Overlay And Pad C7-2(14.79mm,3.38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.41mm,2.9mm)(15.97mm,2.9mm) on Bottom Overlay And Pad C7-2(14.79mm,3.38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.41mm,3.86mm)(15.97mm,3.86mm) on Bottom Overlay And Pad C7-2(14.79mm,3.38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.92mm,7.54mm)(15.92mm,8.5mm) on Bottom Overlay And Pad C8-1(15.54mm,8.02mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.36mm,8.5mm)(15.92mm,8.5mm) on Bottom Overlay And Pad C8-1(15.54mm,8.02mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.36mm,7.54mm)(15.92mm,7.54mm) on Bottom Overlay And Pad C8-1(15.54mm,8.02mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.36mm,7.54mm)(14.36mm,8.5mm) on Bottom Overlay And Pad C8-2(14.74mm,8.02mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.36mm,8.5mm)(15.92mm,8.5mm) on Bottom Overlay And Pad C8-2(14.74mm,8.02mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (14.36mm,7.54mm)(15.92mm,7.54mm) on Bottom Overlay And Pad C8-2(14.74mm,8.02mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (14.26mm,4.15mm)(14.26mm,7.25mm) on Bottom Overlay And Pad XTAL1-1(15.16mm,6.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (16.06mm,4.15mm)(16.06mm,7.25mm) on Bottom Overlay And Pad XTAL1-1(15.16mm,6.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (14.26mm,7.25mm)(16.06mm,7.25mm) on Bottom Overlay And Pad XTAL1-1(15.16mm,6.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (14.26mm,4.15mm)(14.26mm,7.25mm) on Bottom Overlay And Pad XTAL1-2(15.16mm,4.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (16.06mm,4.15mm)(16.06mm,7.25mm) on Bottom Overlay And Pad XTAL1-2(15.16mm,4.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (14.26mm,4.15mm)(16.06mm,4.15mm) on Bottom Overlay And Pad XTAL1-2(15.16mm,4.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (3.36mm,5.27mm)(5.58mm,5.27mm) on Bottom Overlay And Pad D2-12(4.7175mm,4.9325mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (3.36mm,5.27mm)(5.58mm,5.27mm) on Bottom Overlay And Pad D2-11(4.2175mm,4.9325mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1425mm < 0.254mm) Between Track (3.36mm,3.07mm)(3.36mm,5.27mm) on Bottom Overlay And Pad D2-10(3.705mm,4.92mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1425mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (3.36mm,5.27mm)(5.58mm,5.27mm) on Bottom Overlay And Pad D2-10(3.705mm,4.92mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1425mm < 0.254mm) Between Track (3.36mm,3.07mm)(3.36mm,5.27mm) on Bottom Overlay And Pad D2-9(3.705mm,4.42mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1425mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1425mm < 0.254mm) Between Track (3.36mm,3.07mm)(3.36mm,5.27mm) on Bottom Overlay And Pad D2-8(3.705mm,3.92mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1425mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1425mm < 0.254mm) Between Track (3.36mm,3.07mm)(3.36mm,5.27mm) on Bottom Overlay And Pad D2-7(3.705mm,3.42mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1425mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (3.36mm,3.07mm)(5.58mm,3.07mm) on Bottom Overlay And Pad D2-7(3.705mm,3.42mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (3.36mm,3.07mm)(5.58mm,3.07mm) on Bottom Overlay And Pad D2-6(4.2175mm,3.4075mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (3.36mm,3.07mm)(5.58mm,3.07mm) on Bottom Overlay And Pad D2-5(4.7175mm,3.4075mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1475mm < 0.254mm) Between Track (5.58mm,3.07mm)(5.58mm,5.27mm) on Bottom Overlay And Pad D2-4(5.23mm,3.42mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1475mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (3.36mm,3.07mm)(5.58mm,3.07mm) on Bottom Overlay And Pad D2-4(5.23mm,3.42mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1475mm < 0.254mm) Between Track (5.58mm,3.07mm)(5.58mm,5.27mm) on Bottom Overlay And Pad D2-3(5.23mm,3.92mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1475mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1475mm < 0.254mm) Between Track (5.58mm,3.07mm)(5.58mm,5.27mm) on Bottom Overlay And Pad D2-2(5.23mm,4.42mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1475mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1475mm < 0.254mm) Between Track (5.58mm,3.07mm)(5.58mm,5.27mm) on Bottom Overlay And Pad D2-1(5.23mm,4.92mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1475mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (3.36mm,5.27mm)(5.58mm,5.27mm) on Bottom Overlay And Pad D2-1(5.23mm,4.92mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.595mm,3.215mm)(9.595mm,4.815mm) on Bottom Overlay And Pad R6-2(10.095mm,4.415mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.595mm,4.815mm)(10.595mm,4.815mm) on Bottom Overlay And Pad R6-2(10.095mm,4.415mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (10.595mm,3.215mm)(10.595mm,4.815mm) on Bottom Overlay And Pad R6-2(10.095mm,4.415mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.595mm,3.215mm)(10.595mm,3.215mm) on Bottom Overlay And Pad R6-1(10.095mm,3.615mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (9.595mm,3.215mm)(9.595mm,4.815mm) on Bottom Overlay And Pad R6-1(10.095mm,3.615mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (10.595mm,3.215mm)(10.595mm,4.815mm) on Bottom Overlay And Pad R6-1(10.095mm,3.615mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (18.375mm,23.465mm)(18.375mm,23.965mm) on Bottom Overlay And Pad J2-1(18.175mm,22.665mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (18.375mm,21.365mm)(18.375mm,21.865mm) on Bottom Overlay And Pad J2-1(18.175mm,22.665mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (17.975mm,21.365mm)(18.375mm,21.365mm) on Bottom Overlay And Pad J2-2(16.65mm,21.19mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (16.5708mm,19.9121mm)(17.2779mm,20.6192mm) on Bottom Overlay And Pad J2-2(16.65mm,21.19mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.2779mm,20.6192mm)(18.48mm,19.4172mm) on Bottom Overlay And Pad J2-2(16.65mm,21.19mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (17.975mm,23.965mm)(18.375mm,23.965mm) on Bottom Overlay And Pad J2-2(16.65mm,24.14mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (18.915mm,21.275mm)(18.915mm,21.775mm) on Bottom Overlay And Pad J1-1(19.115mm,20.475mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (18.915mm,19.175mm)(18.915mm,19.675mm) on Bottom Overlay And Pad J1-1(19.115mm,20.475mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (18.915mm,21.775mm)(19.315mm,21.775mm) on Bottom Overlay And Pad J1-2(20.64mm,21.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (18.915mm,19.175mm)(19.315mm,19.175mm) on Bottom Overlay And Pad J1-2(20.64mm,19mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.098mm,5.99mm)(7.098mm,6.99mm) on Bottom Overlay And Pad R10-1(7.498mm,6.49mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.098mm,5.99mm)(8.698mm,5.99mm) on Bottom Overlay And Pad R10-1(7.498mm,6.49mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.098mm,6.99mm)(8.698mm,6.99mm) on Bottom Overlay And Pad R10-1(7.498mm,6.49mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (8.698mm,5.99mm)(8.698mm,6.99mm) on Bottom Overlay And Pad R10-2(8.298mm,6.49mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.098mm,5.99mm)(8.698mm,5.99mm) on Bottom Overlay And Pad R10-2(8.298mm,6.49mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.098mm,6.99mm)(8.698mm,6.99mm) on Bottom Overlay And Pad R10-2(8.298mm,6.49mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (6.15mm,1.65mm)(6.15mm,2.65mm) on Bottom Overlay And Pad R11-1(6.55mm,2.15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (6.15mm,1.65mm)(7.75mm,1.65mm) on Bottom Overlay And Pad R11-1(6.55mm,2.15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (6.15mm,2.65mm)(7.75mm,2.65mm) on Bottom Overlay And Pad R11-1(6.55mm,2.15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (7.75mm,1.65mm)(7.75mm,2.65mm) on Bottom Overlay And Pad R11-2(7.35mm,2.15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (6.15mm,1.65mm)(7.75mm,1.65mm) on Bottom Overlay And Pad R11-2(7.35mm,2.15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (6.15mm,2.65mm)(7.75mm,2.65mm) on Bottom Overlay And Pad R11-2(7.35mm,2.15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (3.64mm,1.68mm)(3.64mm,2.68mm) on Bottom Overlay And Pad R12-1(4.04mm,2.18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (3.64mm,1.68mm)(5.24mm,1.68mm) on Bottom Overlay And Pad R12-1(4.04mm,2.18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (3.64mm,2.68mm)(5.24mm,2.68mm) on Bottom Overlay And Pad R12-1(4.04mm,2.18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (5.24mm,1.68mm)(5.24mm,2.68mm) on Bottom Overlay And Pad R12-2(4.84mm,2.18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (3.64mm,1.68mm)(5.24mm,1.68mm) on Bottom Overlay And Pad R12-2(4.84mm,2.18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (3.64mm,2.68mm)(5.24mm,2.68mm) on Bottom Overlay And Pad R12-2(4.84mm,2.18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.11mm,2.68mm)(2.71mm,2.68mm) on Bottom Overlay And Pad R5-2(2.31mm,2.18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (2.71mm,1.68mm)(2.71mm,2.68mm) on Bottom Overlay And Pad R5-2(2.31mm,2.18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.11mm,1.68mm)(2.71mm,1.68mm) on Bottom Overlay And Pad R5-2(2.31mm,2.18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.11mm,1.68mm)(1.11mm,2.68mm) on Bottom Overlay And Pad R5-1(1.51mm,2.18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.11mm,2.68mm)(2.71mm,2.68mm) on Bottom Overlay And Pad R5-1(1.51mm,2.18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (1.11mm,1.68mm)(2.71mm,1.68mm) on Bottom Overlay And Pad R5-1(1.51mm,2.18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.52mm,6.54mm)(2.48mm,6.54mm) on Bottom Overlay And Pad C11-2(2mm,6.16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.52mm,4.98mm)(1.52mm,6.54mm) on Bottom Overlay And Pad C11-2(2mm,6.16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (2.48mm,4.98mm)(2.48mm,6.54mm) on Bottom Overlay And Pad C11-2(2mm,6.16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.52mm,4.98mm)(2.48mm,4.98mm) on Bottom Overlay And Pad C11-1(2mm,5.36mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (1.52mm,4.98mm)(1.52mm,6.54mm) on Bottom Overlay And Pad C11-1(2mm,5.36mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (2.48mm,4.98mm)(2.48mm,6.54mm) on Bottom Overlay And Pad C11-1(2mm,5.36mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (16.07mm,16.42mm)(17.07mm,16.42mm) on Bottom Overlay And Pad L1-1(16.57mm,16.82mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (17.07mm,16.42mm)(17.07mm,18.12mm) on Bottom Overlay And Pad L1-1(16.57mm,16.82mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (16.07mm,16.42mm)(16.07mm,18.12mm) on Bottom Overlay And Pad L1-1(16.57mm,16.82mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (16.07mm,18.12mm)(17.07mm,18.12mm) on Bottom Overlay And Pad L1-2(16.57mm,17.72mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (17.07mm,16.42mm)(17.07mm,18.12mm) on Bottom Overlay And Pad L1-2(16.57mm,17.72mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (16.07mm,16.42mm)(16.07mm,18.12mm) on Bottom Overlay And Pad L1-2(16.57mm,17.72mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (16.5708mm,19.9121mm)(17.2779mm,20.6192mm) on Bottom Overlay And Pad L2-1(17.2072mm,19.9828mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (17.2779mm,20.6192mm)(18.48mm,19.4172mm) on Bottom Overlay And Pad L2-1(17.2072mm,19.9828mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2454mm < 0.254mm) Between Track (17.26mm,18.39mm)(17.26mm,19.35mm) on Bottom Overlay And Pad L2-1(17.2072mm,19.9828mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2454mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (16.5708mm,19.9121mm)(17.7728mm,18.7101mm) on Bottom Overlay And Pad L2-1(17.2072mm,19.9828mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2193mm < 0.254mm) Between Track (15.7mm,19.35mm)(17.26mm,19.35mm) on Bottom Overlay And Pad L2-1(17.2072mm,19.9828mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (17.7728mm,18.7101mm)(18.48mm,19.4172mm) on Bottom Overlay And Pad L2-2(17.8436mm,19.3464mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (17.2779mm,20.6192mm)(18.48mm,19.4172mm) on Bottom Overlay And Pad L2-2(17.8436mm,19.3464mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (17.26mm,18.39mm)(17.26mm,19.35mm) on Bottom Overlay And Pad L2-2(17.8436mm,19.3464mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (16.5708mm,19.9121mm)(17.7728mm,18.7101mm) on Bottom Overlay And Pad L2-2(17.8436mm,19.3464mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1817mm < 0.254mm) Between Track (15.7mm,19.35mm)(17.26mm,19.35mm) on Bottom Overlay And Pad L2-2(17.8436mm,19.3464mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1817mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (17.26mm,18.39mm)(17.26mm,19.35mm) on Bottom Overlay And Pad C3-2(16.88mm,18.87mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1047mm < 0.254mm) Between Track (16.5708mm,19.9121mm)(17.7728mm,18.7101mm) on Bottom Overlay And Pad C3-2(16.88mm,18.87mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.7mm,18.39mm)(17.26mm,18.39mm) on Bottom Overlay And Pad C3-2(16.88mm,18.87mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.7mm,19.35mm)(17.26mm,19.35mm) on Bottom Overlay And Pad C3-2(16.88mm,18.87mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.7mm,18.39mm)(15.7mm,19.35mm) on Bottom Overlay And Pad C3-1(16.08mm,18.87mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.7mm,18.39mm)(17.26mm,18.39mm) on Bottom Overlay And Pad C3-1(16.08mm,18.87mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (15.7mm,19.35mm)(17.26mm,19.35mm) on Bottom Overlay And Pad C3-1(16.08mm,18.87mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
Rule Violations :351

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.107mm < 0.254mm) Between Pad T6-1(6.68mm,3.88mm) on Top Layer And Pad T5-1(7.65mm,3.34mm) on Top Layer [Top Solder] Mask Sliver [0.107mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad VT2-2(8.72mm,2.47mm) on Top Layer And Pad VT2-3(8.92mm,1.82mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad VT2-1(9.12mm,2.47mm) on Top Layer And Pad VT2-3(8.92mm,1.82mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad VT3-2(6.1733mm,2.47mm) on Top Layer And Pad VT3-3(6.3733mm,1.82mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad VT3-1(6.5733mm,2.47mm) on Top Layer And Pad VT3-3(6.3733mm,1.82mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad VT4-2(3.6267mm,2.47mm) on Top Layer And Pad VT4-3(3.8267mm,1.82mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad VT4-1(4.0267mm,2.47mm) on Top Layer And Pad VT4-3(3.8267mm,1.82mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C1-1(4.87mm,3.69mm) on Top Layer And Pad C1-2(4.07mm,3.69mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1267mm < 0.254mm) Between Pad D3-13(15.19mm,10.6mm) on Top Layer And Pad D3-14(15.59mm,11.5mm) on Top Layer [Top Solder] Mask Sliver [0.1267mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D3-1(15.59mm,12mm) on Top Layer And Pad D3-14(15.59mm,11.5mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1267mm < 0.254mm) Between Pad D3-2(15.19mm,12.9mm) on Top Layer And Pad D3-1(15.59mm,12mm) on Top Layer [Top Solder] Mask Sliver [0.1267mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0416mm < 0.254mm) Between Pad D3-15(14.19mm,11.75mm) on Top Layer And Pad D3-2(15.19mm,12.9mm) on Top Layer [Top Solder] Mask Sliver [0.0416mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D3-3(14.69mm,12.9mm) on Top Layer And Pad D3-2(15.19mm,12.9mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D3-4(14.19mm,12.9mm) on Top Layer And Pad D3-3(14.69mm,12.9mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D3-5(13.69mm,12.9mm) on Top Layer And Pad D3-4(14.19mm,12.9mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D3-6(13.19mm,12.9mm) on Top Layer And Pad D3-5(13.69mm,12.9mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0416mm < 0.254mm) Between Pad D3-15(14.19mm,11.75mm) on Top Layer And Pad D3-6(13.19mm,12.9mm) on Top Layer [Top Solder] Mask Sliver [0.0416mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1267mm < 0.254mm) Between Pad D3-7(12.79mm,12mm) on Top Layer And Pad D3-6(13.19mm,12.9mm) on Top Layer [Top Solder] Mask Sliver [0.1267mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D3-8(12.79mm,11.5mm) on Top Layer And Pad D3-7(12.79mm,12mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1267mm < 0.254mm) Between Pad D3-9(13.19mm,10.6mm) on Top Layer And Pad D3-8(12.79mm,11.5mm) on Top Layer [Top Solder] Mask Sliver [0.1267mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D3-10(13.69mm,10.6mm) on Top Layer And Pad D3-9(13.19mm,10.6mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0416mm < 0.254mm) Between Pad D3-15(14.19mm,11.75mm) on Top Layer And Pad D3-9(13.19mm,10.6mm) on Top Layer [Top Solder] Mask Sliver [0.0416mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D3-11(14.19mm,10.6mm) on Top Layer And Pad D3-10(13.69mm,10.6mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D3-12(14.69mm,10.6mm) on Top Layer And Pad D3-11(14.19mm,10.6mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D3-13(15.19mm,10.6mm) on Top Layer And Pad D3-12(14.69mm,10.6mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0416mm < 0.254mm) Between Pad D3-15(14.19mm,11.75mm) on Top Layer And Pad D3-13(15.19mm,10.6mm) on Top Layer [Top Solder] Mask Sliver [0.0416mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D8-7(5.86mm,24.05mm) on Top Layer And Pad D8-1(7.06mm,24.05mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D8-8(4.66mm,24.05mm) on Top Layer And Pad D8-7(5.86mm,24.05mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D8-2(5.86mm,14.25mm) on Top Layer And Pad D8-6(4.66mm,14.25mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D8-3(7.06mm,14.25mm) on Top Layer And Pad D8-2(5.86mm,14.25mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad VT1-3(1.28mm,1.82mm) on Top Layer And Pad VT1-2(1.08mm,2.47mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad VT1-3(1.28mm,1.82mm) on Top Layer And Pad VT1-1(1.48mm,2.47mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0968mm < 0.254mm) Between Pad XTAL2-GND(7.82mm,5.61mm) on Top Layer And Pad XTAL2-2(7.82mm,6.66mm) on Top Layer [Top Solder] Mask Sliver [0.0968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0968mm < 0.254mm) Between Pad XTAL2-GND(6.47mm,6.66mm) on Top Layer And Pad XTAL2-1(6.47mm,5.61mm) on Top Layer [Top Solder] Mask Sliver [0.0968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C22-2(9.09mm,6.97mm) on Top Layer And Pad C22-1(9.09mm,7.77mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0768mm < 0.254mm) Between Pad D4-1(10.095mm,6.765mm) on Top Layer And Pad C22-2(9.09mm,6.97mm) on Top Layer [Top Solder] Mask Sliver [0.0768mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2102mm < 0.254mm) Between Pad D4-2(10.095mm,6.365mm) on Top Layer And Pad C22-2(9.09mm,6.97mm) on Top Layer [Top Solder] Mask Sliver [0.2102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R3-1(2.55mm,2.25mm) on Top Layer And Pad R3-2(2.55mm,1.45mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1768mm < 0.254mm) Between Pad D5-3(2.045mm,7.065mm) on Top Layer And Pad D5-2(2.875mm,7.065mm) on Top Layer [Top Solder] Mask Sliver [0.1768mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2168mm < 0.254mm) Between Pad D5-1(2.875mm,6.415mm) on Top Layer And Pad D5-2(2.875mm,7.065mm) on Top Layer [Top Solder] Mask Sliver [0.2168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1768mm < 0.254mm) Between Pad D5-4(2.045mm,6.415mm) on Top Layer And Pad D5-1(2.875mm,6.415mm) on Top Layer [Top Solder] Mask Sliver [0.1768mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2168mm < 0.254mm) Between Pad D5-4(2.045mm,6.415mm) on Top Layer And Pad D5-3(2.045mm,7.065mm) on Top Layer [Top Solder] Mask Sliver [0.2168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C9-1(6.77mm,7.95mm) on Top Layer And Pad C9-2(7.57mm,7.95mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R9-2(2.61mm,5.06mm) on Top Layer And Pad R9-1(1.81mm,5.06mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R8-2(5.075mm,1.45mm) on Top Layer And Pad R8-1(5.075mm,2.25mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R7-2(7.6mm,1.45mm) on Top Layer And Pad R7-1(7.6mm,2.25mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R4-2(2.61mm,3.83mm) on Top Layer And Pad R4-1(1.81mm,3.83mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C13-1(5.15mm,6.52mm) on Top Layer And Pad C13-2(5.15mm,5.72mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1425mm < 0.254mm) Between Pad D6-C1(11.1mm,11.04mm) on Top Layer And Pad D6-D2(10.7mm,11.44mm) on Top Layer [Top Solder] Mask Sliver [0.1425mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1425mm < 0.254mm) Between Pad D6-C2(10.7mm,11.04mm) on Top Layer And Pad D6-D1(11.1mm,11.44mm) on Top Layer [Top Solder] Mask Sliver [0.1425mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1425mm < 0.254mm) Between Pad D6-B1(11.1mm,10.64mm) on Top Layer And Pad D6-C2(10.7mm,11.04mm) on Top Layer [Top Solder] Mask Sliver [0.1425mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1425mm < 0.254mm) Between Pad D6-B2(10.7mm,10.64mm) on Top Layer And Pad D6-C1(11.1mm,11.04mm) on Top Layer [Top Solder] Mask Sliver [0.1425mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1425mm < 0.254mm) Between Pad D6-A1(11.1mm,10.24mm) on Top Layer And Pad D6-B2(10.7mm,10.64mm) on Top Layer [Top Solder] Mask Sliver [0.1425mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1425mm < 0.254mm) Between Pad D6-A2(10.7mm,10.24mm) on Top Layer And Pad D6-B1(11.1mm,10.64mm) on Top Layer [Top Solder] Mask Sliver [0.1425mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0211mm < 0.254mm) Between Pad D4-1(10.095mm,6.765mm) on Top Layer And Pad D4-40(10.72mm,7.39mm) on Top Layer [Top Solder] Mask Sliver [0.0211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0211mm < 0.254mm) Between Pad D4-30(14.945mm,6.765mm) on Top Layer And Pad D4-31(14.32mm,7.39mm) on Top Layer [Top Solder] Mask Sliver [0.0211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0211mm < 0.254mm) Between Pad D4-20(14.32mm,2.54mm) on Top Layer And Pad D4-21(14.945mm,3.165mm) on Top Layer [Top Solder] Mask Sliver [0.0211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0211mm < 0.254mm) Between Pad D4-10(10.095mm,3.165mm) on Top Layer And Pad D4-11(10.72mm,2.54mm) on Top Layer [Top Solder] Mask Sliver [0.0211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C14-2(10.38mm,2.405mm) on Bottom Layer And Pad C14-1(9.58mm,2.405mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R1-1(6.15mm,8.7mm) on Bottom Layer And Pad R1-2(6.15mm,7.9mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0018mm < 0.254mm) Between Via (5.42mm,8.97mm) from Top Layer to Bottom Layer And Pad R1-1(6.15mm,8.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C12-1(10.9mm,11.11mm) on Bottom Layer And Pad C12-2(10.9mm,10.31mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R2-2(4.74mm,8.93mm) on Bottom Layer And Pad R2-1(4.74mm,8.13mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad T4-2(4.5mm,10.16mm) on Bottom Layer And Pad T4-3(4.7mm,10.81mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad T4-1(4.9mm,10.16mm) on Bottom Layer And Pad T4-3(4.7mm,10.81mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad VD1-6(9.25mm,10.13mm) on Bottom Layer And Pad VD1-1(9.25mm,10.78mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad VD1-5(9.25mm,9.48mm) on Bottom Layer And Pad VD1-6(9.25mm,10.13mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad VD1-3(7.35mm,10.13mm) on Bottom Layer And Pad VD1-4(7.35mm,9.48mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad VD1-2(7.35mm,10.78mm) on Bottom Layer And Pad VD1-3(7.35mm,10.13mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C6-2(0.7mm,10.71mm) on Bottom Layer And Pad C6-1(0.7mm,9.91mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C4-1(2.025mm,9.91mm) on Bottom Layer And Pad C4-2(2.025mm,10.71mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C5-1(3.35mm,9.91mm) on Bottom Layer And Pad C5-2(3.35mm,10.71mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C10-1(2.03mm,8.12mm) on Bottom Layer And Pad C10-2(2.03mm,7.32mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1668mm < 0.254mm) Between Pad C16-1(8.05mm,4.4mm) on Bottom Layer And Pad C15-1(8.05mm,3.43mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1668mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C15-2(7.25mm,3.43mm) on Bottom Layer And Pad C15-1(8.05mm,3.43mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1668mm < 0.254mm) Between Pad C16-2(7.25mm,4.4mm) on Bottom Layer And Pad C15-2(7.25mm,3.43mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1668mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C16-2(7.25mm,4.4mm) on Bottom Layer And Pad C16-1(8.05mm,4.4mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C18-1(11.75mm,6.67mm) on Bottom Layer And Pad C18-2(11.75mm,7.47mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C17-1(11.77mm,9.23mm) on Bottom Layer And Pad C17-2(11.77mm,8.43mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C20-1(12.78mm,7.49mm) on Bottom Layer And Pad C20-2(13.58mm,7.49mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C19-1(13.07mm,4.77mm) on Bottom Layer And Pad C19-2(13.07mm,5.57mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C21-1(15.52mm,2.05mm) on Bottom Layer And Pad C21-2(14.72mm,2.05mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C7-2(14.79mm,3.38mm) on Bottom Layer And Pad C7-1(15.59mm,3.38mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C8-2(14.74mm,8.02mm) on Bottom Layer And Pad C8-1(15.54mm,8.02mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R6-1(10.095mm,3.615mm) on Bottom Layer And Pad R6-2(10.095mm,4.415mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2468mm < 0.254mm) Between Pad J2-2(16.65mm,24.14mm) on Bottom Layer And Pad J2-1(18.175mm,22.665mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2468mm < 0.254mm) Between Pad J2-2(16.65mm,21.19mm) on Bottom Layer And Pad J2-1(18.175mm,22.665mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0833mm < 0.254mm) Between Pad L2-1(17.2072mm,19.9828mm) on Bottom Layer And Pad J2-2(16.65mm,21.19mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0833mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2468mm < 0.254mm) Between Pad J1-2(20.64mm,19mm) on Bottom Layer And Pad J1-1(19.115mm,20.475mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2468mm < 0.254mm) Between Pad J1-2(20.64mm,21.95mm) on Bottom Layer And Pad J1-1(19.115mm,20.475mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R10-2(8.298mm,6.49mm) on Bottom Layer And Pad R10-1(7.498mm,6.49mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R11-2(7.35mm,2.15mm) on Bottom Layer And Pad R11-1(6.55mm,2.15mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R12-2(4.84mm,2.18mm) on Bottom Layer And Pad R12-1(4.04mm,2.18mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R5-1(1.51mm,2.18mm) on Bottom Layer And Pad R5-2(2.31mm,2.18mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C11-1(2mm,5.36mm) on Bottom Layer And Pad C11-2(2mm,6.16mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad C3-2(16.88mm,18.87mm) on Bottom Layer And Pad L2-1(17.2072mm,19.9828mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1648mm < 0.254mm) Between Pad C3-2(16.88mm,18.87mm) on Bottom Layer And Pad L2-2(17.8436mm,19.3464mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1648mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C3-1(16.08mm,18.87mm) on Bottom Layer And Pad C3-2(16.88mm,18.87mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
Rule Violations :98

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X1-1(8.89mm,0.8mm) on Multi-Layer And Pad X1-1(8.89mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X3-1(6.35mm,0.8mm) on Multi-Layer And Pad X3-1(6.35mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X4-1(3.81mm,0.8mm) on Multi-Layer And Pad X4-1(3.81mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X5-1(0.8mm,3.81mm) on Multi-Layer And Pad X5-1(0mm,3.81mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X2-1(1.27mm,0mm) on Multi-Layer And Pad X2-1(1.27mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X6-1(0mm,5.08mm) on Multi-Layer And Pad X6-1(0.8mm,5.08mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X7-1(0mm,6.35mm) on Multi-Layer And Pad X7-1(0.8mm,6.35mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X8-1(11.43mm,0mm) on Multi-Layer And Pad X8-1(11.43mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X9-1(0mm,7.62mm) on Multi-Layer And Pad X9-1(0.8mm,7.62mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X10-1(12.7mm,0mm) on Multi-Layer And Pad X10-1(12.7mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X11-1(0mm,8.89mm) on Multi-Layer And Pad X11-1(0.8mm,8.89mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X13-1(15.24mm,0.81mm) on Multi-Layer And Pad X13-1(15.24mm,0.01mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad X12-1(13.97mm,0.8mm) on Multi-Layer And Pad X12-1(13.97mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2455mm < 0.254mm) Between Via (5.33mm,23.2mm) from Top Layer to Bottom Layer And Via (5.01mm,22.89mm) from Top Layer to Bottom Layer 
Rule Violations :14

Processing Rule : Hole Size Constraint (Min=0.0254mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.5mm) (InNet('3V3'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (16.55mm,4.36mm)(21.417mm,4.36mm) on Top Layer And Pad J3-1(16.55mm,4.36mm) on Top Layer 
   Violation between Clearance Constraint: (0.04mm < 0.1mm) Between Via (14.325mm,3.535mm) from Top Layer to Bottom Layer And Pad C7-2(14.79mm,3.38mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.089mm < 0.1mm) Between Via (15.99mm,8.51mm) from Top Layer to Bottom Layer And Pad C8-1(15.54mm,8.02mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (16.55mm,4.36mm)(21.417mm,4.36mm) on Top Layer And Track (14.945mm,4.365mm)(16.545mm,4.365mm) on Top Layer 
Rule Violations :4

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net 3V3 Between Track (10.84mm,3.71mm)(10.86mm,3.73mm) on Signal Layer 1 And Pad X8-1(11.43mm,0.8mm) on Multi-Layer 
Rule Violations :1

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Track (17.51mm,15.96mm)(21.45mm,15.96mm) on Top Layer And Pad J3-12(17.51mm,15.96mm) on Top Layer Location : [X = 42.91mm][Y = 41.36mm]
   Violation between Short-Circuit Constraint: Between Track (18.81mm,11.26mm)(18.81mm,13.76mm) on Top Layer And Pad J3-9(18.81mm,13.76mm) on Top Layer Location : [X = 44.21mm][Y = 39.16mm]
   Violation between Short-Circuit Constraint: Between Track (18.81mm,13.76mm)(21.45mm,13.76mm) on Top Layer And Pad J3-9(18.81mm,13.76mm) on Top Layer Location : [X = 44.21mm][Y = 39.16mm]
   Violation between Short-Circuit Constraint: Between Track (21.45mm,9.06mm)(21.45mm,11.26mm) on Top Layer And Pad J3-6(21.45mm,9.06mm) on Top Layer Location : [X = 46.85mm][Y = 34.46mm]
   Violation between Short-Circuit Constraint: Between Track (18.81mm,9.06mm)(21.45mm,9.06mm) on Top Layer And Pad J3-6(21.45mm,9.06mm) on Top Layer Location : [X = 46.85mm][Y = 34.46mm]
   Violation between Short-Circuit Constraint: Between Track (18.81mm,6.56mm)(18.81mm,9.06mm) on Top Layer And Pad J3-4(18.81mm,6.56mm) on Top Layer Location : [X = 44.21mm][Y = 31.96mm]
   Violation between Short-Circuit Constraint: Between Track (18.81mm,6.56mm)(21.45mm,6.56mm) on Top Layer And Pad J3-4(18.81mm,6.56mm) on Top Layer Location : [X = 44.21mm][Y = 31.96mm]
   Violation between Short-Circuit Constraint: Between Track (16.752mm,2.26mm)(21.25mm,2.26mm) on Top Layer And Pad J3-GND(16.55mm,2.26mm) on Top Layer Location : [X = 41.95mm][Y = 27.66mm]
   Violation between Short-Circuit Constraint: Between Track (16.55mm,4.36mm)(21.417mm,4.36mm) on Top Layer And Pad J3-1(16.55mm,4.36mm) on Top Layer Location : [X = 41.95mm][Y = 29.76mm]
   Violation between Short-Circuit Constraint: Between Track (16.752mm,2.26mm)(21.25mm,2.26mm) on Top Layer And Pad J3-2(21.45mm,2.26mm) on Top Layer Location : [X = 46.85mm][Y = 27.66mm]
   Violation between Short-Circuit Constraint: Between Track (21.45mm,2.26mm)(21.45mm,6.56mm) on Top Layer And Pad J3-2(21.45mm,2.26mm) on Top Layer Location : [X = 46.85mm][Y = 27.7589mm]
   Violation between Short-Circuit Constraint: Between Track (18.81mm,6.56mm)(21.45mm,6.56mm) on Top Layer And Pad J3-3(21.45mm,6.56mm) on Top Layer Location : [X = 46.85mm][Y = 31.96mm]
   Violation between Short-Circuit Constraint: Between Track (21.45mm,2.26mm)(21.45mm,6.56mm) on Top Layer And Pad J3-3(21.45mm,6.56mm) on Top Layer Location : [X = 46.85mm][Y = 31.96mm]
   Violation between Short-Circuit Constraint: Between Track (18.81mm,6.56mm)(18.81mm,9.06mm) on Top Layer And Pad J3-5(18.81mm,9.06mm) on Top Layer Location : [X = 44.21mm][Y = 34.46mm]
   Violation between Short-Circuit Constraint: Between Track (18.81mm,9.06mm)(21.45mm,9.06mm) on Top Layer And Pad J3-5(18.81mm,9.06mm) on Top Layer Location : [X = 44.21mm][Y = 34.46mm]
   Violation between Short-Circuit Constraint: Between Track (18.81mm,11.26mm)(21.45mm,11.26mm) on Top Layer And Pad J3-7(21.45mm,11.26mm) on Top Layer Location : [X = 46.85mm][Y = 36.66mm]
   Violation between Short-Circuit Constraint: Between Track (21.45mm,9.06mm)(21.45mm,11.26mm) on Top Layer And Pad J3-7(21.45mm,11.26mm) on Top Layer Location : [X = 46.85mm][Y = 36.66mm]
   Violation between Short-Circuit Constraint: Between Track (18.81mm,11.26mm)(18.81mm,13.76mm) on Top Layer And Pad J3-8(18.81mm,11.26mm) on Top Layer Location : [X = 44.21mm][Y = 36.66mm]
   Violation between Short-Circuit Constraint: Between Track (18.81mm,11.26mm)(21.45mm,11.26mm) on Top Layer And Pad J3-8(18.81mm,11.26mm) on Top Layer Location : [X = 44.21mm][Y = 36.66mm]
   Violation between Short-Circuit Constraint: Between Track (18.81mm,13.76mm)(21.45mm,13.76mm) on Top Layer And Pad J3-10(21.45mm,13.76mm) on Top Layer Location : [X = 46.85mm][Y = 39.16mm]
   Violation between Short-Circuit Constraint: Between Track (21.45mm,13.76mm)(21.45mm,15.96mm) on Top Layer And Pad J3-10(21.45mm,13.76mm) on Top Layer Location : [X = 46.85mm][Y = 39.16mm]
   Violation between Short-Circuit Constraint: Between Track (17.51mm,15.96mm)(21.45mm,15.96mm) on Top Layer And Pad J3-11(21.45mm,15.96mm) on Top Layer Location : [X = 46.85mm][Y = 41.36mm]
   Violation between Short-Circuit Constraint: Between Track (21.45mm,13.76mm)(21.45mm,15.96mm) on Top Layer And Pad J3-11(21.45mm,15.96mm) on Top Layer Location : [X = 46.85mm][Y = 41.36mm]
   Violation between Short-Circuit Constraint: Between Track (16.55mm,4.36mm)(21.417mm,4.36mm) on Top Layer And Track (14.945mm,4.365mm)(16.545mm,4.365mm) on Top Layer Location : [X = 41.8854mm][Y = 29.765mm]
Rule Violations :24

Processing Rule : Clearance Constraint (Gap=0.15mm) ((Net = 'NetD4_19')),(All)
Rule Violations :0


Violations Detected : 493
Time Elapsed        : 00:00:02