design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/marwan/clear_signoff_final/openlane/cby_2__1_,cby_2__1_,cby_2__1_,flow completed,0h0m57s0ms,0h0m35s0ms,-2.0,0.0086,-1,66.83,505.05,-1,0,0,0,0,0,0,0,0,0,-1,-1,13942,3331,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,9647517.0,0.0,42.96,46.92,18.53,21.65,-1,413,779,413,779,0,0,0,247,0,0,0,0,0,0,0,0,-1,-1,-1,56,75,0,131,5864.870400000002,0.000294,0.000148,3.18e-06,0.000377,0.00019,2.33e-09,0.000439,0.000223,3.04e-09,4.37,11.0,90.9090909090909,10,AREA 0,5,50,1,18.740000000000002,19.560000000000002,0.75,0.3,sky130_fd_sc_hd,0,4
