// Seed: 4213641025
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_16 = 32'd46,
    parameter id_6  = 32'd51
) (
    output tri id_0
    , id_19,
    output supply1 id_1,
    output uwire id_2,
    output wand id_3,
    input tri id_4,
    output tri0 id_5,
    output tri0 _id_6,
    output supply0 id_7,
    input uwire id_8,
    input supply0 id_9,
    output wor id_10,
    output wand id_11,
    output supply1 id_12,
    input uwire id_13,
    output supply1 id_14,
    input wor id_15,
    output wire _id_16,
    output supply0 id_17
);
  logic [id_16  -  id_6 : 1] id_20;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_19,
      id_20
  );
endmodule
