INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Design_and_Verification_of_4x4_Multiplier_using_Wallace_Tree_Architecture.srcs/sources_1/new/design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WallaceMultiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Design_and_Verification_of_4x4_Multiplier_using_Wallace_Tree_Architecture.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WallaceMultiplier
