 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:58:18 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row0_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row0_reg[13]/CK (DFF_X1)                              0.0000     0.0000 r
  row0_reg[13]/QN (DFF_X1)                              0.4668     0.4668 r
  U734/ZN (XNOR2_X2)                                    0.3397     0.8065 r
  U733/ZN (INV_X4)                                      0.0565     0.8630 f
  U1167/ZN (XNOR2_X2)                                   0.2866     1.1496 f
  U1168/ZN (XNOR2_X2)                                   0.2515     1.4011 f
  U501/ZN (NAND3_X1)                                    0.2699     1.6710 r
  U1178/ZN (NAND3_X1)                                   0.0995     1.7706 f
  U986/ZN (NAND2_X1)                                    0.1324     1.9029 r
  U543/ZN (INV_X2)                                      0.0497     1.9526 f
  U1185/ZN (AOI21_X2)                                   0.2001     2.1527 r
  dut_sram_write_data_reg[11]/D (DFF_X2)                0.0000     2.1527 r
  data arrival time                                                2.1527

  clock clk (rise edge)                                 2.4340     2.4340
  clock network delay (ideal)                           0.0000     2.4340
  clock uncertainty                                    -0.0500     2.3840
  dut_sram_write_data_reg[11]/CK (DFF_X2)               0.0000     2.3840 r
  library setup time                                   -0.2296     2.1544
  data required time                                               2.1544
  --------------------------------------------------------------------------
  data required time                                               2.1544
  data arrival time                                               -2.1527
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0016


1
