<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="/home/tmatsuya/tmp/vc709pcie/pcie3_7x_0_example/pcie3_7x_0_example.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="53ad7a4d970a45e198717431e5b77fa7"/>
    <Option Name="Part" Val="xc7vx690tffg1761-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val="xilinx.com:vc709:part0:1.5"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/example_design/EP_MEM.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/EP_MEM.v"/>
          <Attr Name="ImportTime" Val="1429351295"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/example_design/PIO_EP_MEM_ACCESS.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/PIO_EP_MEM_ACCESS.v"/>
          <Attr Name="ImportTime" Val="1429351295"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/example_design/PIO_INTR_CTRL.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/PIO_INTR_CTRL.v"/>
          <Attr Name="ImportTime" Val="1429351296"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/example_design/PIO_RX_ENGINE.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/PIO_RX_ENGINE.v"/>
          <Attr Name="ImportTime" Val="1429351296"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/example_design/PIO_TX_ENGINE.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/PIO_TX_ENGINE.v"/>
          <Attr Name="ImportTime" Val="1429351296"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/example_design/PIO_EP.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/PIO_EP.v"/>
          <Attr Name="ImportTime" Val="1429351296"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/example_design/PIO_TO_CTRL.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/PIO_TO_CTRL.v"/>
          <Attr Name="ImportTime" Val="1429351296"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/pcie3_7x_0/pcie3_7x_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/pcie3_7x_0.xci"/>
          <Attr Name="ImportTime" Val="1429351179"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/example_design/PIO.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/PIO.v"/>
          <Attr Name="ImportTime" Val="1429351296"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/example_design/support/pcie3_7x_0_pipe_clock.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/support/pcie3_7x_0_pipe_clock.v"/>
          <Attr Name="ImportTime" Val="1429351297"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/example_design/pcie_app_7vx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/pcie_app_7vx.v"/>
          <Attr Name="ImportTime" Val="1429351296"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/example_design/support/pcie3_7x_0_support.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/support/pcie3_7x_0_support.v"/>
          <Attr Name="ImportTime" Val="1429351297"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/example_design/xilinx_pcie_3_0_7vx_ep.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/xilinx_pcie_3_0_7vx_ep.v"/>
          <Attr Name="ImportTime" Val="1429351296"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie3_7x_0/pcie3_7x_0/hierarchy.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/pcie3_7x_0/hierarchy.txt"/>
          <Attr Name="ImportTime" Val="1429351296"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="xilinx_pcie_3_0_7vx_ep"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/example_design/xilinx_pcie3_7x_ep_x8g3_VC709.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/example_design/xilinx_pcie3_7x_ep_x8g3_VC709.xdc"/>
          <Attr Name="ImportTime" Val="1429351297"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pci_exp_expect_tasks.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/dsport/pci_exp_expect_tasks.vh"/>
          <Attr Name="ImportTime" Val="1429351297"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/functional/board_common.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/functional/board_common.vh"/>
          <Attr Name="ImportTime" Val="1429351297"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pci_exp_usrapp_com.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/dsport/pci_exp_usrapp_com.v"/>
          <Attr Name="ImportTime" Val="1429351297"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pci_exp_usrapp_cfg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/dsport/pci_exp_usrapp_cfg.v"/>
          <Attr Name="ImportTime" Val="1429351297"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pci_exp_usrapp_rx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/dsport/pci_exp_usrapp_rx.v"/>
          <Attr Name="ImportTime" Val="1429351298"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/tests/sample_tests.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/tests/sample_tests.vh"/>
          <Attr Name="ImportTime" Val="1429351298"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/tests/tests.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/tests/tests.vh"/>
          <Attr Name="ImportTime" Val="1429351298"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pci_exp_usrapp_tx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/dsport/pci_exp_usrapp_tx.v"/>
          <Attr Name="ImportTime" Val="1429351298"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/functional/sys_clk_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/functional/sys_clk_gen.v"/>
          <Attr Name="ImportTime" Val="1429351298"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pcie3_7x_0_rport_7vx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/dsport/pcie3_7x_0_rport_7vx.v"/>
          <Attr Name="ImportTime" Val="1429351299"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/functional/sys_clk_gen_ds.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/functional/sys_clk_gen_ds.v"/>
          <Attr Name="ImportTime" Val="1429351298"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/xilinx_pcie_3_0_7vx_rp.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/dsport/xilinx_pcie_3_0_7vx_rp.v"/>
          <Attr Name="ImportTime" Val="1429351299"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/functional/board.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/functional/board.v"/>
          <Attr Name="ImportTime" Val="1429351297"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pci_exp_usrapp_pl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/ip/pcie3_7x_0/simulation/dsport/pci_exp_usrapp_pl.v"/>
          <Attr Name="ImportTime" Val="1429351297"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="board"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx690tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
</Project>
