{"vcs1":{"timestamp_begin":1765886194.264902503, "rt":8.01, "ut":4.71, "st":1.19}}
{"vcselab":{"timestamp_begin":1765886202.305415685, "rt":1.69, "ut":0.30, "st":0.04}}
{"link":{"timestamp_begin":1765886204.040945280, "rt":0.17, "ut":0.10, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765886193.987765348}
{"VCS_COMP_START_TIME": 1765886193.987765348}
{"VCS_COMP_END_TIME": 1765886204.311521518}
{"VCS_USER_OPTIONS": "-sverilog +v2k -full64 -debug_all -lca -timescale=1ns/1ps +define+FUNCTIONAL +define+SIM +incdir+../ +incdir+../../rtl +incdir+../../rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4MIL/verilog/tsl18cio250/zero hkspi_tb.v -l compile.log -o simv"}
{"vcs1": {"peak_mem": 395336}}
{"vcselab": {"peak_mem": 241036}}
