
---------- Begin Simulation Statistics ----------
final_tick                               113940147000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230254                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687768                       # Number of bytes of host memory used
host_op_rate                                   251972                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   434.30                       # Real time elapsed on the host
host_tick_rate                              262352041                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431930                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113940                       # Number of seconds simulated
sim_ticks                                113940147000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.599013                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8747612                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9985971                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155019                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16514373                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300024                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540255                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240231                       # Number of indirect misses.
system.cpu.branchPred.lookups                20621397                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050685                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1213                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431930                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.139401                       # CPI: cycles per instruction
system.cpu.discardedOps                        732034                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49946645                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195280                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10035069                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3516708                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.877654                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        113940147                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955293     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568366      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534199     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431930                       # Class of committed instruction
system.cpu.tickCycles                       110423439                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        27186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         71626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          541                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           57                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        50916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14587                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       106434                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14644                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5683                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26702                       # Transaction distribution
system.membus.trans_dist::CleanEvict              429                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5683                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       116121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 116121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4556608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4556608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44495                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44495    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               44495                       # Request fanout histogram
system.membus.respLayer1.occupancy          240093750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           178434000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             15590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74240                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39932                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           514                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15076                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       160928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                161956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6562944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6595840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           41410                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1708928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            96932                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.157286                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.365683                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  81743     84.33%     84.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15132     15.61%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     57      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              96932                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          201510000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         165028995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1542999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11015                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11021                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data               11015                       # number of overall hits
system.l2.overall_hits::total                   11021                       # number of overall hits
system.l2.demand_misses::.cpu.inst                508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              43993                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44501                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               508                       # number of overall misses
system.l2.overall_misses::.cpu.data             43993                       # number of overall misses
system.l2.overall_misses::total                 44501                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49285000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4745091000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4794376000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49285000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4745091000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4794376000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            55008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                55522                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           55008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               55522                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988327                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.799756                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.801502                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988327                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.799756                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.801502                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97017.716535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107860.136840                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107736.365475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97017.716535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107860.136840                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107736.365475                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26702                       # number of writebacks
system.l2.writebacks::total                     26702                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         43988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44495                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        43988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44495                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39065000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3864923000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3903988000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39065000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3864923000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3903988000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.799666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.801394                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.799666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.801394                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77051.282051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87863.121760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87739.925834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77051.282051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87863.121760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87739.925834                       # average overall mshr miss latency
system.l2.replacements                          41410                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47538                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47538                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47538                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47538                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          365                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           365                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1120                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4166401000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4166401000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107348.268577                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107348.268577                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3390161000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3390161000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87348.268577                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87348.268577                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49285000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49285000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988327                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988327                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97017.716535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97017.716535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39065000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39065000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986381                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986381                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77051.282051                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77051.282051                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    578690000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    578690000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.343659                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.343659                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111694.653542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111694.653542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    474762000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    474762000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.343327                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.343327                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91723.724884                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91723.724884                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14132.850864                       # Cycle average of tags in use
system.l2.tags.total_refs                      105522                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     57794                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.825830                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2693.604743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        54.529273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11384.716847                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.164405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.694868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.862601                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2939                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13142                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    163687                       # Number of tag accesses
system.l2.tags.data_accesses                   163687                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2815232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2847680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1708928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1708928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           43988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               44495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26702                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26702                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            284781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24707990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24992771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       284781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           284781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14998471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14998471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14998471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           284781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24707990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39991242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     43961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009907094750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1484                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1484                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              144431                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25243                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       44495                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26702                       # Number of write requests accepted
system.mem_ctrls.readBursts                     44495                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26702                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1678                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    783485000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  222340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1617260000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17619.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36369.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21056                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 44495                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26702                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    147.933983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.917495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.605835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15497     50.35%     50.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11463     37.24%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1929      6.27%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          541      1.76%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          208      0.68%     96.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          175      0.57%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          183      0.59%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          206      0.67%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          578      1.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30780                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.961590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.704360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    227.619658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1480     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.20%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1484                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.978437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.962094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.753195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              140      9.43%      9.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.13%      9.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1106     74.53%     84.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              223     15.03%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.81%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1484                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2845952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1707520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2847680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1708928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  113939043000                       # Total gap between requests
system.mem_ctrls.avgGap                    1600334.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2813504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1707520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 284781.096517279337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24692824.031550530344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14986113.718108506873                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        43988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26702                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13045000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1604215000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2589331940750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25729.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36469.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  96971460.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            109627560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             58268430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           157936800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           69953220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8994027120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25111836210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22606207200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57107856540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.209258                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  58519777000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3804580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51615790000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            110148780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58541670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           159564720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           69316380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8994027120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25357094100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22399674240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57148367010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.564800                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  57984171250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3804580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  52151395750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    113940147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28670309                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28670309                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28670309                       # number of overall hits
system.cpu.icache.overall_hits::total        28670309                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          514                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            514                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          514                       # number of overall misses
system.cpu.icache.overall_misses::total           514                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51994000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51994000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51994000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51994000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28670823                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28670823                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28670823                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28670823                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101155.642023                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101155.642023                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101155.642023                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101155.642023                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50966000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50966000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99155.642023                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99155.642023                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99155.642023                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99155.642023                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28670309                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28670309                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          514                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           514                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51994000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51994000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28670823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28670823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101155.642023                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101155.642023                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99155.642023                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99155.642023                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           513.039623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28670823                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          55779.811284                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   513.039623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.125254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.125254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          514                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          514                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.125488                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28671337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28671337                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34821479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34821479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34824807                       # number of overall hits
system.cpu.dcache.overall_hits::total        34824807                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        74499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          74499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        74533                       # number of overall misses
system.cpu.dcache.overall_misses::total         74533                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6602249000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6602249000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6602249000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6602249000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34895978                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34895978                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34899340                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34899340                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002135                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002135                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002136                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002136                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88621.981503                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88621.981503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88581.554479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88581.554479                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47538                       # number of writebacks
system.cpu.dcache.writebacks::total             47538                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19520                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19520                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19520                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19520                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        54979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        54979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        55008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55008                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5151359000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5151359000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5153437000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5153437000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001576                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001576                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001576                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001576                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93696.847887                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93696.847887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93685.227603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93685.227603                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50912                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20579498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20579498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    963343000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    963343000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20596739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20596739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55875.123253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55875.123253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15048                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15048                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    836828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    836828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55610.579479                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55610.579479                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14241981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14241981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5638906000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5638906000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 98482.412938                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98482.412938                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4314531000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4314531000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108049.660665                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108049.660665                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010113                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010113                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2078000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2078000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.008626                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008626                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 71655.172414                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 71655.172414                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3999.905379                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35057979                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            637.325098                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3999.905379                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1638                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35132512                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35132512                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113940147000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
