---
{"title":"Basic Computer Architecture","permalink":"/en/2018/02/022806.html","layout":"syllabus_details","texts":{"name":"Course title","category":"Course category","requirement":"Requirement","credits":"Credit","department":"Department","grades":"Year","semester":"Semester","course_type":"Course type","course_code":"Course code","instructor":"Instructor(s)","facility_affiliation":"Facility affiliation","office":"Office","email":"Email address","course_description":"Course description","expected_learning":"Expected Learning","course_schedule":"Course schedule","prerequisites":"Prerequisites","texts_and_materials":"Required Text(s) and Materials","references":"References","assessment":"Assessment/Grading","message_from_instructor":"Message from instructor(s)","course_keywords":"Course keywords","office_hours":"Office hours","remarks_1":"Remarks 1","remarks_2":"Remarks 2","related_url":"Related URL","course_language":"Lecture Language","taught_language":"Language Subject","last_update":"Last update","__title":"Basic Computer Architecture"},"contents":{"id":"2018-022806-en","year":2018,"requirement":"","credits":2,"course_code":"022806","email":"","course_description":"The aim of this course is to understand a structure of a computing system especially on a inner processor architecture. Students can learn how to gain higher performance and put to practical use from conventional technologies in computer architecture.","expected_learning":"Can explain a configuration of a computing system and inner processor micro-architecture.\nCan judge basic cache memory and its effects quantitatively.\nCan explain the principle of a virtual memory technology including hardware supports.\nCan judge performance of a computer quantitatively.","course_schedule":"#1: Performance of a computer system\n\n#2: Instruction set of a 32 bit RISC processor\n\n#3: Control of inside of a processor\n\n#4: Improvement in a computing system\n\n#5: Cache memory\n\n#6: Virtual memory\n","prerequisites":"Based of a course \"Logic Circuit.\"","texts_and_materials":"Hironori Nakajo and Kohta Ohshima: Practical Computer Architecture, Suri-Kogaku-sha","assessment":"Midterm and the Final Exam","message_from_instructor":"","course_keywords":"Computer architecture, Instruction set, memory architecure, micro-architecture","office_hours":"","remarks_1":"","remarks_2":"","related_url":"","course_language":"Japanese","taught_language":"","last_update":"3/22/2018 1:45:32 PM","name":{"id":697,"ja":"計算機アーキテクチャ基礎","en":"Basic Computer Architecture"},"instructor":{"id":667,"ja":"中條 拓伯","en":"NAKAJO Hironori"},"present_lang":{"id":2,"lang_name":"English","lang_code":"en"},"grades":{"id":7,"min":2,"max":4},"neutral_department":"工学部","category":"工学部専門科目等","department":"","semester":"前学期","course_type":"前学期","facility_affiliation":"工学部","office":"","day_period":"火3","references":"L.Hennessy，David A.Patterson: Computer Architecture: Quantitative Approach 5th Edition, Shoei-sha."}}
---