\hypertarget{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1predicate_1_1IF_1_1PotentialDeadlock}{}\section{edu.\+udel.\+cis.\+vsl.\+civl.\+predicate.\+I\+F.\+Potential\+Deadlock Interface Reference}
\label{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1predicate_1_1IF_1_1PotentialDeadlock}\index{edu.\+udel.\+cis.\+vsl.\+civl.\+predicate.\+I\+F.\+Potential\+Deadlock@{edu.\+udel.\+cis.\+vsl.\+civl.\+predicate.\+I\+F.\+Potential\+Deadlock}}


An potential deadlock occurs if all of the following hold\+:  




Inheritance diagram for edu.\+udel.\+cis.\+vsl.\+civl.\+predicate.\+I\+F.\+Potential\+Deadlock\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=269pt]{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1predicate_1_1IF_1_1PotentialDeadlock__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for edu.\+udel.\+cis.\+vsl.\+civl.\+predicate.\+I\+F.\+Potential\+Deadlock\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=229pt]{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1predicate_1_1IF_1_1PotentialDeadlock__coll__graph}
\end{center}
\end{figure}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
An potential deadlock occurs if all of the following hold\+: 


\begin{DoxyEnumerate}
\item not every process has terminated 
\item the only enabled transitions are sends for which there is no matching receive 
\end{DoxyEnumerate}

\begin{DoxyAuthor}{Author}
Ziqing Luo 
\end{DoxyAuthor}


The documentation for this interface was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/arnabd/workspace/civl/trunk/src/edu/udel/cis/vsl/civl/predicate/\+I\+F/Potential\+Deadlock.\+java\end{DoxyCompactItemize}
