#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 14 16:29:42 2023
# Process ID: 9432
# Current directory: C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1
# Command line: vivado.exe -log top_xadc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_xadc.tcl
# Log file: C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/top_xadc.vds
# Journal file: C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1\vivado.jou
# Running On: PARANORMALWORLD, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16956 MB
#-----------------------------------------------------------
source top_xadc.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 393.434 ; gain = 67.590
Command: read_checkpoint -auto_incremental -incremental C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/utils_1/imports/synth_1/top_xadc.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/utils_1/imports/synth_1/top_xadc.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_xadc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20460
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-9400] empty statement in sequential block [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:236]
INFO: [Synth 8-11241] undeclared symbol 'final_yes', assumed default net type 'wire' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:310]
INFO: [Synth 8-11241] undeclared symbol 'lock_in', assumed default net type 'wire' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:311]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'out' is not allowed [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:314]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.504 ; gain = 408.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_xadc' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'vccaux_alarm_out' of module 'xadc_wiz_0' is unconnected for instance 'XADC' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:71]
WARNING: [Synth 8-7071] port 'vccint_alarm_out' of module 'xadc_wiz_0' is unconnected for instance 'XADC' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:71]
WARNING: [Synth 8-7071] port 'user_temp_alarm_out' of module 'xadc_wiz_0' is unconnected for instance 'XADC' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:71]
WARNING: [Synth 8-7023] instance 'XADC' of module 'xadc_wiz_0' has 20 connections declared, but only 17 given [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:71]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/mult_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (0#1) [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/mult_gen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/fir_compiler_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (0#1) [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/fir_compiler_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_1' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/mult_gen_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_1' (0#1) [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/mult_gen_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/c_addsub_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (0#1) [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/c_addsub_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cordic_1' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/cordic_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cordic_1' (0#1) [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/cordic_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_2' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/mult_gen_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_2' (0#1) [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/mult_gen_2_stub.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'A' does not match port width (31) of module 'mult_gen_2' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:295]
WARNING: [Synth 8-689] width (34) of port connection 'P' does not match port width (33) of module 'mult_gen_2' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:298]
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/div_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (0#1) [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/.Xil/Vivado-9432-PARANORMALWORLD/realtime/div_gen_0_stub.v:5]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_dout_tdata' does not match port width (56) of module 'div_gen_0' [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:311]
INFO: [Synth 8-6155] done synthesizing module 'top_xadc' (0#1) [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:23]
WARNING: [Synth 8-6014] Unused sequential element adc_data_reg was removed.  [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:184]
WARNING: [Synth 8-6014] Unused sequential element x_12bit_reg was removed.  [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:193]
WARNING: [Synth 8-6014] Unused sequential element fir1_out_reg was removed.  [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:243]
WARNING: [Synth 8-6014] Unused sequential element fir2_out_reg was removed.  [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:244]
WARNING: [Synth 8-7137] Register sinusoidal_phase1_reg in module top_xadc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:196]
WARNING: [Synth 8-7137] Register coswave_phase1_reg in module top_xadc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:197]
WARNING: [Synth 8-7137] Register sinusoidal_phase_reg in module top_xadc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:198]
WARNING: [Synth 8-7137] Register coswave_phase_reg in module top_xadc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:199]
WARNING: [Synth 8-7137] Register sinusoidal_reg in module top_xadc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:95]
WARNING: [Synth 8-7137] Register coswave_reg in module top_xadc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:104]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.715 ; gain = 498.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.715 ; gain = 498.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.715 ; gain = 498.457
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1328.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'fir1'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'fir1'
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'fir2'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'fir2'
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XADC'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XADC'
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'm1'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'm1'
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'm2'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'm2'
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'm3'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'm3'
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'm4'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'm4'
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_2/mult_gen_2/mult_gen_2_in_context.xdc] for cell 'm5'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_2/mult_gen_2/mult_gen_2_in_context.xdc] for cell 'm5'
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add1'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add1'
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/cordic_1/cordic_1/cordic_1_in_context.xdc] for cell 'sqr'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/cordic_1/cordic_1/cordic_1_in_context.xdc] for cell 'sqr'
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'div'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'div'
Parsing XDC File [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF_BUFG'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:255]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[1]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:261]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[6]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[7]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:263]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:264]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:265]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:266]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[0]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:267]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[2]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:268]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[3]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:269]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[4]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[5]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:272]
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[0]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:273]
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[1]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:274]
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[2]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:275]
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[3]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:276]
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[4]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:277]
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[5]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:278]
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[7]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:279]
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:280]
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[6]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:281]
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:282]
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:283]
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:284]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[5]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:304]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[14]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:305]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[2]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:306]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[3]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:307]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[4]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:308]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[0]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:309]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[7]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:310]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:311]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:312]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[1]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:313]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[6]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:314]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:315]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:316]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[12]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:317]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[13]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:318]
WARNING: [Vivado 12-507] No nets matched 'XADC/do_out[15]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:319]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[0]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:324]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[1]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:325]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[3]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:326]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[4]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:327]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:328]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:329]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[2]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:330]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[5]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:331]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[6]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:332]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[7]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:333]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:334]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:335]
WARNING: [Vivado 12-507] No nets matched 'XADC/vauxp11'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:345]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[1]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:346]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[5]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:347]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[13]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:348]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[14]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:349]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[17]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[0]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:351]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[2]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:352]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:353]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:354]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[18]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:355]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[19]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:356]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[21]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:357]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[3]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:358]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:359]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[12]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:360]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[15]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:361]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[22]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:362]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[4]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:363]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[6]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:364]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[7]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:365]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:366]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[16]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:367]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[20]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:368]
WARNING: [Vivado 12-507] No nets matched 'fir1/s_axis_data_tdata[23]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:369]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[1]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:370]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[3]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:371]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:372]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:373]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:374]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[19]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:375]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[22]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:376]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[6]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:377]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[7]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:378]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:379]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[12]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[15]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:381]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[21]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:382]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[0]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:383]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[2]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:384]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[5]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:385]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[13]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:386]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[17]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:387]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[20]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:388]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[4]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:389]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[14]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:390]
WARNING: [Vivado 12-507] No nets matched 'fir2/s_axis_data_tdata[16]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:391]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:391]
WARNING: [Vivado 12-584] No ports matched 'out[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:477]
WARNING: [Vivado 12-584] No ports matched 'out[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:478]
WARNING: [Vivado 12-584] No ports matched 'out[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:479]
WARNING: [Vivado 12-584] No ports matched 'out[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:480]
WARNING: [Vivado 12-584] No ports matched 'out[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:481]
WARNING: [Vivado 12-584] No ports matched 'out[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:482]
WARNING: [Vivado 12-584] No ports matched 'out[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:483]
WARNING: [Vivado 12-584] No ports matched 'out[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:484]
Finished Parsing XDC File [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_xadc_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_xadc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_xadc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1398.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1398.652 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'div' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'm1' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'm2' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'm3' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'm4' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'm5' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'sqr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = false for y1[0]. (constraint file  C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc, line 288).
Applied set_property MARK_DEBUG = false for y2[3]. (constraint file  C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc, line 296).
Applied set_property MARK_DEBUG = false for y_23bit[1]. (constraint file  C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc, line 399).
Applied set_property MARK_DEBUG = false for do_out[6]. (constraint file  C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc, line 855).
Applied set_property MARK_DEBUG = false for rdy. (constraint file  C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc, line 869).
Applied set_property KEEP_HIERARCHY = SOFT for fir1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fir2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for XADC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for m1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for m2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for m3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for m4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for m5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for add1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sqr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 7     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-----------------+---------------+----------------+
|Module Name | RTL Object      | Depth x Width | Implemented As | 
+------------+-----------------+---------------+----------------+
|top_xadc    | lut_sinusoidal  | 64x9          | LUT            | 
|top_xadc    | lut_sinusoidal1 | 128x9         | LUT            | 
|top_xadc    | lut_cos1        | 128x9         | LUT            | 
|top_xadc    | lut_cos         | 64x9          | LUT            | 
|top_xadc    | p_0_out         | 128x9         | LUT            | 
|top_xadc    | p_0_out         | 64x9          | LUT            | 
|top_xadc    | p_0_out         | 128x9         | LUT            | 
|top_xadc    | p_0_out         | 64x9          | LUT            | 
+------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |xadc_wiz_0     |         1|
|2     |mult_gen_0     |         2|
|3     |fir_compiler_0 |         2|
|4     |mult_gen_1     |         2|
|5     |c_addsub_0     |         1|
|6     |cordic_1       |         1|
|7     |mult_gen_2     |         1|
|8     |div_gen_0      |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |c_addsub       |     1|
|2     |cordic         |     1|
|3     |div_gen        |     1|
|4     |fir_compiler   |     1|
|5     |fir_compiler_0 |     1|
|6     |mult_gen       |     1|
|7     |mult_gen_0     |     1|
|8     |mult_gen       |     1|
|9     |mult_gen_1     |     1|
|10    |mult_gen       |     1|
|11    |xadc_wiz       |     1|
|12    |BUFG           |     1|
|13    |CARRY4         |    65|
|14    |LUT1           |     3|
|15    |LUT2           |    84|
|16    |LUT3           |   102|
|17    |LUT4           |   117|
|18    |LUT5           |    83|
|19    |LUT6           |    87|
|20    |FDRE           |    82|
|21    |IBUF           |     5|
|22    |OBUF           |     9|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1401.141 ; gain = 570.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1401.141 ; gain = 498.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1401.141 ; gain = 570.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1401.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1401.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 504a928f
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1401.141 ; gain = 970.008
INFO: [Common 17-1381] The checkpoint 'C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/synth_1/top_xadc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_xadc_utilization_synth.rpt -pb top_xadc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 14 16:30:32 2023...
