\hypertarget{struct_l_p_c___g_p_d_m_a___type_def}{\section{\-L\-P\-C\-\_\-\-G\-P\-D\-M\-A\-\_\-\-Type\-Def \-Struct \-Reference}
\label{struct_l_p_c___g_p_d_m_a___type_def}\index{\-L\-P\-C\-\_\-\-G\-P\-D\-M\-A\-\_\-\-Type\-Def@{\-L\-P\-C\-\_\-\-G\-P\-D\-M\-A\-\_\-\-Type\-Def}}
}


\-General \-Purpose \-Direct \-Memory \-Access (\-G\-P\-D\-M\-A) register structure definition.  




{\ttfamily \#include $<$\-L\-P\-C17xx.\-h$>$}

\subsection*{\-Public \-Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_ab976615c894b59f210d94ab761ffca71}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Int\-Stat}}\label{struct_l_p_c___g_p_d_m_a___type_def_ab976615c894b59f210d94ab761ffca71}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_a19097c01fd1d71e54cf60ce9859f15ef}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Int\-T\-C\-Stat}}\label{struct_l_p_c___g_p_d_m_a___type_def_a19097c01fd1d71e54cf60ce9859f15ef}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_adc6f2f63a0452ac0b1c9ea7f73c8db0a}{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Int\-T\-C\-Clear}}\label{struct_l_p_c___g_p_d_m_a___type_def_adc6f2f63a0452ac0b1c9ea7f73c8db0a}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_a8ff4967e332b4f4255fdae5d202240c7}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Int\-Err\-Stat}}\label{struct_l_p_c___g_p_d_m_a___type_def_a8ff4967e332b4f4255fdae5d202240c7}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_af854927900770fc5687d2c42c20994b5}{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Int\-Err\-Clr}}\label{struct_l_p_c___g_p_d_m_a___type_def_af854927900770fc5687d2c42c20994b5}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_a8b4b633d2bf304b6e985e58631b961ec}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Raw\-Int\-T\-C\-Stat}}\label{struct_l_p_c___g_p_d_m_a___type_def_a8b4b633d2bf304b6e985e58631b961ec}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_ac2a28d16be18132ba46d8392689e6206}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Raw\-Int\-Err\-Stat}}\label{struct_l_p_c___g_p_d_m_a___type_def_ac2a28d16be18132ba46d8392689e6206}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_a2fb2c9c1b0cc0f7b833820690de9793a}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Enbld\-Chns}}\label{struct_l_p_c___g_p_d_m_a___type_def_a2fb2c9c1b0cc0f7b833820690de9793a}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_a8e625662ecc8bf38cb26a5f49261b8be}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Soft\-B\-Req}}\label{struct_l_p_c___g_p_d_m_a___type_def_a8e625662ecc8bf38cb26a5f49261b8be}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_ae8034553a3c3c6bfaec53a07c9aa9b74}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Soft\-S\-Req}}\label{struct_l_p_c___g_p_d_m_a___type_def_ae8034553a3c3c6bfaec53a07c9aa9b74}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_a480687100c43187a4b86ba87b6eb494c}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Soft\-L\-B\-Req}}\label{struct_l_p_c___g_p_d_m_a___type_def_a480687100c43187a4b86ba87b6eb494c}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_a580306b5b2109c49dd6be3009a360559}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Soft\-L\-S\-Req}}\label{struct_l_p_c___g_p_d_m_a___type_def_a580306b5b2109c49dd6be3009a360559}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_ae338d90b22df63aa0f346ec864e87cc6}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Config}}\label{struct_l_p_c___g_p_d_m_a___type_def_ae338d90b22df63aa0f346ec864e87cc6}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a___type_def_a7f32a90d23582dccffefe4f5b46fa841}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-Sync}}\label{struct_l_p_c___g_p_d_m_a___type_def_a7f32a90d23582dccffefe4f5b46fa841}

\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-General \-Purpose \-Direct \-Memory \-Access (\-G\-P\-D\-M\-A) register structure definition. 

\-Definition at line 750 of file \-L\-P\-C17xx.\-h.



\-The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\-C\-:/tesis/localwork/workspace/\-Flight\-Computer/src/board/\-L\-P\-C\-Xpresso/\-L\-P\-C17\-X\-X\-\_\-\-C\-M\-S\-I\-S\-\_\-\-Drivers/\-Core/\-C\-M3/\-Device\-Support/\-N\-X\-P/\-L\-P\-C17xx/\hyperlink{_l_p_c17xx_8h}{\-L\-P\-C17xx.\-h}\end{DoxyCompactItemize}
