$date
	Sun Oct 23 07:35:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#396217
b1101 !
1"
#396218
b1101 &
b1101 %
1$
#396219
0"
#396222
b101000 &
b101000 %
#396226
b10100 &
b10100 %
#396230
b1010 &
b1010 %
#396234
b101 &
b101 %
#396238
b10000 &
b10000 %
#396242
b1000 &
b1000 %
#396246
b100 &
b100 %
#396250
b10 &
b10 %
#396254
b1 &
1#
b1 %
#396258
b0 &
b0 %
0#
0$
#1378030
b1010 &
b1010 %
1$
b1010 !
1"
#1378031
0"
#1378034
b101 &
b101 %
#1378038
b10000 &
b10000 %
#1378042
b1000 &
b1000 %
#1378046
b100 &
b100 %
#1378050
b10 &
b10 %
#1378054
b1 &
1#
b1 %
#1378058
b0 &
b0 %
0#
0$
#2383411
b1000 !
1"
#2383414
b1000 &
b1000 %
1$
#2383415
0"
#2383418
b100 &
b100 %
#2383422
b10 &
b10 %
#2383426
b1 &
b1 %
1#
#2383430
b0 &
0#
b0 %
0$
#4500012
