#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar 14 14:27:07 2025
# Process ID         : 3608
# Current directory  : C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.runs/synth_1
# Command line       : vivado.exe -log memory_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source memory_top.tcl
# Log file           : C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.runs/synth_1/memory_top.vds
# Journal file       : C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.runs/synth_1\vivado.jou
# Running On         : Brodrics_laptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 1992 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8465 MB
# Swap memory        : 12884 MB
# Total Virtual      : 21349 MB
# Available Virtual  : 11150 MB
#-----------------------------------------------------------
source memory_top.tcl -notrace
Command: synth_design -top memory_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.762 ; gain = 466.105
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND8' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/pipelined_multiplier.v:85]
INFO: [Synth 8-9937] previous definition of design element 'AND8' is here [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/non_pipelined_multiplier.v:79]
INFO: [Synth 8-11241] undeclared symbol 'WE_IM', assumed default net type 'wire' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:46]
INFO: [Synth 8-11241] undeclared symbol 'OE_IM', assumed default net type 'wire' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:46]
INFO: [Synth 8-11241] undeclared symbol 'WE_OM', assumed default net type 'wire' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:47]
INFO: [Synth 8-11241] undeclared symbol 'OE_OM', assumed default net type 'wire' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:47]
INFO: [Synth 8-11241] undeclared symbol 'OE_sw', assumed default net type 'wire' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:51]
INFO: [Synth 8-11241] undeclared symbol 'OE_op', assumed default net type 'wire' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'memory_top' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sseg_x4_top' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/sseg_x4_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'digit_selector' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/digit_selector.v:25]
INFO: [Synth 8-6155] done synthesizing module 'digit_selector' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/digit_selector.v:25]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/decoder_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/decoder_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4_top' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/sseg_x4_top.v:23]
WARNING: [Synth 8-7071] port 'JA' of module 'sseg_x4_top' is unconnected for instance 'disp' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:45]
WARNING: [Synth 8-7023] instance 'disp' of module 'sseg_x4_top' has 7 connections declared, but only 6 given [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:45]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory.v:28]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory.v:28]
INFO: [Synth 8-6157] synthesizing module 'debounce_buttons' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:77]
INFO: [Synth 8-6157] synthesizing module 'debounce_div' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/debounce_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce_div' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/debounce_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/btn_debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/btn_debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce_buttons' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:77]
INFO: [Synth 8-6157] synthesizing module 'IO_control' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:92]
INFO: [Synth 8-6155] done synthesizing module 'IO_control' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:92]
INFO: [Synth 8-6157] synthesizing module 'addr_control' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:117]
INFO: [Synth 8-6157] synthesizing module 'create_pulse_from_step' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:139]
INFO: [Synth 8-6155] done synthesizing module 'create_pulse_from_step' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:139]
INFO: [Synth 8-6155] done synthesizing module 'addr_control' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:117]
INFO: [Synth 8-6157] synthesizing module 'non_pipelined_multiplier' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/non_pipelined_multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'AND8' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/pipelined_multiplier.v:70]
INFO: [Synth 8-6155] done synthesizing module 'AND8' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/pipelined_multiplier.v:70]
INFO: [Synth 8-6155] done synthesizing module 'non_pipelined_multiplier' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/non_pipelined_multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory_top' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/sources_1/new/memory_top.v:23]
WARNING: [Synth 8-3917] design memory_top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design memory_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design memory_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design memory_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design memory_top has port led[4] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1134.168 ; gain = 572.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1134.168 ; gain = 572.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1134.168 ; gain = 572.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1134.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/memory_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/memory_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1227.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1227.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1227.477 ; gain = 665.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1227.477 ; gain = 665.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1227.477 ; gain = 665.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1227.477 ; gain = 665.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              256 Bit	(16 X 16 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design memory_top has port dp driven by constant 1
WARNING: [Synth 8-3917] design memory_top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design memory_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design memory_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design memory_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design memory_top has port led[4] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1227.477 ; gain = 665.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|memory_top  | IM/mem_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|memory_top  | OM/mem_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1338.062 ; gain = 776.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1371.332 ; gain = 809.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|memory_top  | IM/mem_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|memory_top  | OM/mem_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1373.805 ; gain = 812.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1573.078 ; gain = 1011.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1573.078 ; gain = 1011.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1573.078 ; gain = 1011.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1573.078 ; gain = 1011.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1573.078 ; gain = 1011.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1573.078 ; gain = 1011.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |    19|
|3     |LUT1     |     7|
|4     |LUT2     |    22|
|5     |LUT3     |     4|
|6     |LUT4     |    56|
|7     |LUT5     |    54|
|8     |LUT6     |    57|
|9     |RAM16X1S |    32|
|10    |FDCE     |     1|
|11    |FDPE     |     1|
|12    |FDRE     |   197|
|13    |LDC      |     1|
|14    |IBUF     |    22|
|15    |OBUF     |    28|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1573.078 ; gain = 1011.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1573.078 ; gain = 918.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1573.078 ; gain = 1011.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1573.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1573.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LDC => LDCE: 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

Synth Design complete | Checksum: c6bb2a34
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 24 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 1573.078 ; gain = 1205.293
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1573.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Lab9_Multiplier_Timing_and_Speed_Improvement/Pipelining_Lab/Pipelining_Lab.runs/synth_1/memory_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file memory_top_utilization_synth.rpt -pb memory_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 14 14:28:16 2025...
