(pcb P:\6809PC_IO\MULTIIO\MULTIIO\MULTIIO.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "8.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  322602 -38194.1  322914 -38228.7  323218 -38301.4  323512 -38411.1
            323789 -38556.1  324047 -38734.2  324281 -38942.8  324487 -39178.6
            324662 -39437.9  324804 -39717  324911 -40011.4  324981 -40316.8
            325012 -40628.4  325011 -40785.1  325011 -139845  325009 -140010
            324967 -140339  324882 -140658  324757 -140964  324593 -141252
            324393 -141515  324160 -141750  323899 -141953  323613 -142120
            323308 -142248  322989 -142336  322662 -142381  322496 -142385
            322496 -142385  302176 -142372  302151 -149446  302149 -149530
            302105 -149690  302022 -149835  301904 -149952  301760 -150036
            301599 -150079  301516 -150081  221396 -150089  221313 -150087
            221152 -150044  221008 -149960  220890 -149843  220807 -149699
            220764 -149538  220761 -149454  220744 -142309  215918 -142309
            150927 -142342  150773 -142339  150469 -142302  150170 -142229
            149883 -142120  149612 -141977  149359 -141803  149129 -141599
            148926 -141369  148751 -141117  148608 -140845  148500 -140558
            148426 -140260  148389 -139955  148387 -139802  148336 -40861.3
            148338 -40697.2  148381 -40371.9  148465 -40054.7  148589 -39751.1
            148751 -39466.1  148949 -39204.3  149179 -38970.4  149437 -38768.1
            149720 -38600.8  150021 -38471.4  150337 -38381.9  150661 -38334
            150825 -38328.6  322446 -38193.8  322602 -38194.1)
    )
    (via "Via[0-1]_600:300_um")
    (rule
      (width 200)
      (clearance 200)
      (clearance 200 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Custom:STD_DDW_DIP14
      (place U4 175316.800000 -76921.000000 front 0.000000 (PN 74LS32))
      (place U6 196348.000000 -51698.800000 front 0.000000 (PN 74LS04))
      (place U10 158248.000000 -125308.000000 front 0.000000 (PN CLK))
      (place U5 176434.400000 -51698.800000 front 0.000000 (PN 74LS06))
      (place U1 156876.400000 -51978.200000 front 0.000000 (PN 74LS08))
      (place U2 174529.400000 -125943.000000 front 0.000000 (PN 74LS32))
      (place U3 176190.400000 -101681.000000 front 0.000000 (PN 7406))
      (place U12 157435.200000 -76794.000000 front 0.000000 (PN 74LS06))
    )
    (component Custom:STD_DDW_CAP
      (place C2 182583.800000 -64923.800000 front 0.000000 (PN 0.1u))
      (place C28 235619.000000 -110948.600000 front 0.000000 (PN 2.2nF))
      (place C15 266903.200000 -52324.000000 front 0.000000 (PN 0.1u))
      (place C16 290152.800000 -52350.800000 front 0.000000 (PN 0.1u))
      (place C4 168817.000000 -138075.800000 front 0.000000 (PN 0.1u))
      (place C1 186216.000000 -43664.000000 front 0.000000 (PN 0.1u))
      (place C5 154567.600000 -137847.200000 front 0.000000 (PN 0.1u))
      (place C3 182431.400000 -90069.800000 front 0.000000 (PN 0.1u))
    )
    (component Custom:STD_DDW_PINHEAD_V_2x06
      (place J5 267512.800000 -119869.200000 front -90.000000 (PN "PAR INTERRUPT"))
      (place J2 247472.200000 -119818.400000 front -90.000000 (PN "KM INTERRUPT"))
      (place J6 247269.000000 -131985.000000 front -90.000000 (PN "VIA INTERRUPT"))
    )
    (component Custom:STD_DDW_SIP9
      (place RN2 248286.000000 -95125.800000 front -90.000000 (PN 4.7k))
      (place RN3 153848.800000 -101399.600000 front -90.000000 (PN 4700))
      (place RN4 166649.400000 -54102.000000 front -90.000000 (PN 4700))
    )
    (component Custom:STD_DDW_RESISTOR
      (place R8 229802.400000 -134720.200000 front 180.000000 (PN 27))
      (place R1 221776.000000 -105510.200000 front 180.000000 (PN 27))
      (place R9 229819.200000 -137820.400000 front 180.000000 (PN 27))
      (place R2 229523.000000 -116102.000000 front 180.000000 (PN 27))
      (place R4 229692.200000 -122351.800000 front 180.000000 (PN 27))
      (place R7 229802.400000 -131621.400000 front 180.000000 (PN 27))
      (place R5 229692.200000 -125501.400000 front 180.000000 (PN 27))
      (place R3 229641.400000 -119278.400000 front 180.000000 (PN 27))
      (place R6 229768.400000 -128524.000000 front 180.000000 (PN 27))
    )
    (component Custom:STD_DDW_LED5
      (place D6 291799.400000 -37565.400000 front 0.000000 (PN IEC))
      (place D3 269560.400000 -37565.400000 front 0.000000 (PN ST1))
      (place D2 262060.400000 -37565.400000 front 0.000000 (PN ST0))
      (place D1 254867.800000 -37514.600000 front 0.000000 (PN KB/MS))
      (place D4 277060.400000 -37565.400000 front 0.000000 (PN PAR))
      (place D5 284560.400000 -37565.400000 front 0.000000 (PN PARINT))
    )
    (component Custom:STD_DDW_PCAP
      (place C19 250799.600000 -51155.600000 front 0.000000 (PN 10u))
      (place C17 190089.600000 -68891.800000 front 0.000000 (PN 10u))
      (place C18 184145.500000 -119056.800000 front 0.000000 (PN 10u))
      (place C20 303424.400000 -132087.000000 front 0.000000 (PN 10u))
    )
    (component Custom:STD_DDW_CAP::1
      (place C9 219862.400000 -46253.400000 front -90.000000 (PN 0.1u))
      (place C6 187653.800000 -58428.600000 front -90.000000 (PN 0.1u))
      (place C25 166446.200000 -71221.600000 front -90.000000 (PN 2.2nF))
      (place C14 228344.600000 -84311.200000 front -90.000000 (PN 0.1u))
      (place C26 219657.800000 -135949.400000 front -90.000000 (PN 2.2nF))
      (place C29 220953.200000 -120353.800000 front -90.000000 (PN 2.2nF))
      (place C10 220751.400000 -80289.400000 front -90.000000 (PN 0.1u))
      (place C7 187095.000000 -99703.600000 front -90.000000 (PN 0.1u))
      (place C23 203122.400000 -126932.400000 front -90.000000 (PN 2.2nF))
      (place C24 203022.200000 -134747.000000 front -90.000000 (PN 2.2nF))
      (place C13 228217.600000 -59800.200000 front -90.000000 (PN 0.1u))
      (place C12 260653.400000 -130539.200000 front -90.000000 (PN 0.1u))
      (place C11 220902.400000 -112911.600000 front -90.000000 (PN 0.1u))
      (place C8 186206.000000 -131555.200000 front -90.000000 (PN 0.1u))
    )
    (component Custom:STD_DDW_RESISTOR::1
      (place R11 162272.000000 -106732.200000 front 0.000000 (PN 1KΩ))
      (place R10 162272.000000 -102682.200000 front 0.000000 (PN 1KΩ))
      (place R12 162551.400000 -96659.800000 front 0.000000 (PN 1KΩ))
    )
    (component Custom:iec_din6
      (place J7 302905.900000 -52748.100000 front 90.000000 (PN "IEC PORT"))
    )
    (component Custom:STD_DDW_DIP40
      (place U18 285546.200000 -81534.200000 front 0.000000 (PN W65C22NxP))
      (place U11 262152.800000 -81331.000000 front 0.000000 (PN ~))
    )
    (component Custom:STD_DDW_DIP20
      (place U14 196348.000000 -90134.400000 front 0.000000 (PN 74LS374))
      (place U16 211816.600000 -89855.000000 front 0.000000 (PN 74LS244))
      (place U13 195230.400000 -121909.800000 front 0.000000 (PN 74LS374))
      (place U17 211816.600000 -54930.000000 front 0.000000 (PN 74LS244))
      (place U15 211816.600000 -122163.800000 front 0.000000 (PN 74LS244))
    )
    (component Custom:STD_DDW_CAP::2
      (place C27 220879.800000 -127880.400000 front 90.000000 (PN 2.2nF))
      (place C21 203023.600000 -119447.600000 front 90.000000 (PN 2.2nF))
      (place C22 203073.000000 -111988.600000 front 90.000000 (PN 2.2nF))
    )
    (component Custom:STD_DDW_PINHEAD_V_2x13
      (place P1 320097.400000 -120896.000000 front 0.000000 (PN PARALLEL))
    )
    (component Custom:BUSEDGE_XT
      (place J1 259906.900000 -135726.300000 front 0.000000 (PN Bus_ISA_8bit_CUSTOM))
    )
    (component Custom:STD_DDW_DIP16
      (place U8 237445.200000 -53055.000000 front 0.000000 (PN 74LS138))
      (place U9 237572.200000 -77540.600000 front 0.000000 (PN 74LS138))
    )
    (component Custom:STD_DDW_DIP20::1
      (place U7 279161.200000 -131185.000000 front 90.000000 (PN 74LS688))
    )
    (component Custom:PS2_DIN
      (place J4 317873.400000 -90485.000000 front -90.000000 (PN KEYBOARD))
      (place J3 318023.200000 -71953.100000 front -90.000000 (PN MOUSE))
    )
    (component Custom:STD_DDW_SIP9::1
      (place RN1 299922.200000 -54632.600000 front 90.000000 (PN 470))
    )
    (component "NetTie:NetTie-2_THT_Pad0.3mm"
      (place NT1 253308.000000 -108508.800000 front 0.000000 (PN NetTie_2))
    )
    (component Custom:STD_DDW_DIP10
      (place SW1 236930.600000 -92659.400000 front 0.000000 (PN BaseAddress))
    )
  )
  (library
    (image Custom:STD_DDW_DIP14
      (outline (path signal 120  -5256 9096  -5256 -8924))
      (outline (path signal 120  -5256 -8924  5244 -8924))
      (outline (path signal 120  -2256 9036  -2256 -8864))
      (outline (path signal 120  -2256 -8864  2244 -8864))
      (outline (path signal 120  -1006 9036  -2256 9036))
      (outline (path signal 120  2244 9036  994 9036))
      (outline (path signal 120  2244 -8864  2244 9036))
      (outline (path signal 120  5244 9096  -5256 9096))
      (outline (path signal 120  5244 -8924  5244 9096))
      (outline (path signal 0  1036.43 9078.43  1054 9036  1035.95 8841.23  982.421 8653.08
            895.23 8477.98  777.349 8321.88  632.793 8190.1  466.483 8087.13
            284.083 8016.47  91.804 7980.52  -103.804 7980.52  -296.083 8016.47
            -478.483 8087.13  -644.793 8190.1  -789.349 8321.88  -907.23 8477.98
            -994.421 8653.08  -1047.95 8841.23  -1066 9036  -1048.43 9078.43
            -1006 9096  -963.574 9078.43  -946 9036  -927.938 8852.61  -874.447 8676.28
            -787.581 8513.76  -670.68 8371.32  -528.236 8254.42  -365.722 8167.55
            -189.385 8114.06  -6 8096  177.385 8114.06  353.722 8167.55
            516.236 8254.42  658.68 8371.32  775.581 8513.76  862.447 8676.28
            915.938 8852.61  934 9036  951.574 9078.43  994 9096))
      (outline (path signal 50  -5366 9306  -5366 -9144))
      (outline (path signal 50  -5366 -9144  5334 -9144))
      (outline (path signal 50  5334 9306  -5366 9306))
      (outline (path signal 50  5334 -9144  5334 9306))
      (outline (path signal 100  -5086 9036  -5086 -8864))
      (outline (path signal 100  -5086 -8864  5074 -8864))
      (outline (path signal 100  -3181 7976  -2181 8976))
      (outline (path signal 100  -3181 -8804  -3181 7976))
      (outline (path signal 100  -2181 8976  3169 8976))
      (outline (path signal 100  3169 8976  3169 -8804))
      (outline (path signal 100  3169 -8804  -3181 -8804))
      (outline (path signal 100  5074 9036  -5086 9036))
      (outline (path signal 100  5074 -8864  5074 9036))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 7706)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 5166)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 2626)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 86)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 -2454)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -4994)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -7534)
      (pin Oval[A]Pad_2400x1600_um 8 3804 -7534)
      (pin Oval[A]Pad_2400x1600_um 9 3804 -4994)
      (pin Oval[A]Pad_2400x1600_um 10 3804 -2454)
      (pin Oval[A]Pad_2400x1600_um 11 3804 86)
      (pin Oval[A]Pad_2400x1600_um 12 3804 2626)
      (pin Oval[A]Pad_2400x1600_um 13 3804 5166)
      (pin Oval[A]Pad_2400x1600_um 14 3804 7706)
    )
    (image Custom:STD_DDW_CAP
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  2506 1226  -2494 1226))
      (outline (path signal 100  2506 -1274  2506 1226))
      (pin Round[A]Pad_1600_um 1 -2494 -24)
      (pin Round[A]Pad_1600_um 2 2506 -24)
    )
    (image Custom:STD_DDW_PINHEAD_V_2x06
      (outline (path signal 120  -2632 -7934  2568 -7934))
      (outline (path signal 120  -2632 4826  -2632 -7934))
      (outline (path signal 120  -2632 4826  -32 4826))
      (outline (path signal 120  -32 4826  -32 7426))
      (outline (path signal 120  -2632 6096  -2632 7426))
      (outline (path signal 120  -2632 7426  -1302 7426))
      (outline (path signal 120  -32 7426  2568 7426))
      (outline (path signal 120  2568 7426  2568 -7934))
      (outline (path signal 50  -3102 -8404  3048 -8404))
      (outline (path signal 50  3048 -8404  3048 7896))
      (outline (path signal 50  -3102 7896  -3102 -8404))
      (outline (path signal 50  3048 7896  -3102 7896))
      (outline (path signal 100  -2572 -7874  -2572 6096))
      (outline (path signal 100  2508 -7874  -2572 -7874))
      (outline (path signal 100  -2572 6096  -1302 7366))
      (outline (path signal 100  -1302 7366  2508 7366))
      (outline (path signal 100  2508 7366  2508 -7874))
      (pin Rect[A]Pad_1700x1700_um 1 -1302 6096)
      (pin Oval[A]Pad_1700x1700_um 2 1238 6096)
      (pin Oval[A]Pad_1700x1700_um 3 -1302 3556)
      (pin Oval[A]Pad_1700x1700_um 4 1238 3556)
      (pin Oval[A]Pad_1700x1700_um 5 -1302 1016)
      (pin Oval[A]Pad_1700x1700_um 6 1238 1016)
      (pin Oval[A]Pad_1700x1700_um 7 -1302 -1524)
      (pin Oval[A]Pad_1700x1700_um 8 1238 -1524)
      (pin Oval[A]Pad_1700x1700_um 9 -1302 -4064)
      (pin Oval[A]Pad_1700x1700_um 10 1238 -4064)
      (pin Oval[A]Pad_1700x1700_um 11 -1302 -6604)
      (pin Oval[A]Pad_1700x1700_um 12 1238 -6604)
    )
    (image Custom:STD_DDW_SIP9
      (outline (path signal 120  -11298 -1528  11902 -1528))
      (outline (path signal 120  11902 -1528  11902 1272))
      (outline (path signal 120  -11298 1272  -11298 -1528))
      (outline (path signal 120  -8588 1272  -8588 -1528))
      (outline (path signal 120  11902 1272  -11298 1272))
      (outline (path signal 50  -11558 -1778  12192 -1778))
      (outline (path signal 50  12192 -1778  12192 1522))
      (outline (path signal 50  -11558 1522  -11558 -1778))
      (outline (path signal 50  12192 1522  -11558 1522))
      (outline (path signal 100  -11148 -1378  11752 -1378))
      (outline (path signal 100  11752 -1378  11752 1122))
      (outline (path signal 100  -11148 1122  -11148 -1378))
      (outline (path signal 100  -8588 1122  -8588 -1378))
      (outline (path signal 100  11752 1122  -11148 1122))
      (pin Rect[A]Pad_1600x1600_um 1 -9858 -128)
      (pin Oval[A]Pad_1600x1600_um 2 -7318 -128)
      (pin Oval[A]Pad_1600x1600_um 3 -4778 -128)
      (pin Oval[A]Pad_1600x1600_um 4 -2238 -128)
      (pin Oval[A]Pad_1600x1600_um 5 302 -128)
      (pin Oval[A]Pad_1600x1600_um 6 2842 -128)
      (pin Oval[A]Pad_1600x1600_um 7 5382 -128)
      (pin Oval[A]Pad_1600x1600_um 8 7922 -128)
      (pin Oval[A]Pad_1600x1600_um 9 10462 -128)
    )
    (image Custom:STD_DDW_RESISTOR
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 100  3844 230  3184 230))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  3184 1480  -3116 1480))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  -3776 230  -3116 230))
      (pin Round[A]Pad_1600_um 1 -3776 230)
      (pin Oval[A]Pad_1600x1600_um 2 3844 230)
    )
    (image Custom:STD_DDW_LED5
      (outline (path signal 120  -2488 -3333  -2488 -6423))
      (outline (path signal 0  239.626 -1832.61  567.764 -1868.56  890.095 -1939.77  1202.84 -2045.39
            1502.35 -2184.19  1785.09 -2354.55  2047.77 -2554.46  2287.31 -2781.6
            2500.9 -3033.29  2686.03 -3306.59  2840.55 -3598.29  2962.63 -3904.99
            3050.86 -4223.08  3104.19 -4548.85  3122 -4878.47  3122 -4878.47
            3104.43 -4920.89  3062 -4938.46  3019.57 -4920.89  3002 -4878.46
            3002 -4878.45  3002 -4878.45  2983.37 -4548.09  2927.61 -4221.94
            2835.42 -3904.15  2708 -3598.78  2546.96 -3309.72  2354.35 -3040.67
            2132.64 -2795.05  1884.64 -2575.99  1613.53 -2386.3  1322.76 -2228.38
            1016.04 -2104.25  697.273 -2015.49  370.536 -1963.25  39.992 -1948.17
            -290.144 -1970.47  -615.662 -2029.84  -932.41 -2125.53  -1236.35 -2256.34
            -1523.6 -2420.57  -1790.5 -2616.14  -2033.65 -2840.57  -2249.95 -3090.97
            -2436.63 -3364.17  -2440 -3362.14  -2445.57 -3375.6  -2488 -3393.17
            -2530.43 -3375.6  -2548 -3333.17  -2536 -3304.2  -2539.37 -3302.17
            -2353.77 -3029.18  -2139.76 -2777.86  -1899.84 -2551.13  -1636.82 -2351.66
            -1353.79 -2181.78  -1054.05 -2043.48  -741.127 -1938.39  -418.676 -1867.73
            -90.477 -1832.33))
      (outline (path signal 0  3104.43 -4835.11  3122 -4877.53  3122 -4877.53  3104.19 -5207.15
            3050.86 -5532.92  2962.63 -5851.01  2840.55 -6157.71  2686.03 -6449.41
            2500.9 -6722.71  2287.31 -6974.4  2047.77 -7201.54  1785.09 -7401.45
            1502.35 -7571.81  1202.84 -7710.61  890.095 -7816.23  567.764 -7887.44
            239.626 -7923.39  -90.477 -7923.67  -418.676 -7888.27  -741.127 -7817.61
            -1054.05 -7712.52  -1353.79 -7574.22  -1636.82 -7404.35  -1899.84 -7204.87
            -2139.76 -6978.15  -2353.77 -6726.82  -2539.37 -6453.83  -2536 -6451.8
            -2548 -6422.83  -2530.43 -6380.4  -2488 -6362.83  -2445.57 -6380.4
            -2440 -6393.86  -2436.63 -6391.83  -2249.95 -6665.03  -2033.65 -6915.43
            -1790.5 -7139.85  -1523.6 -7335.43  -1236.35 -7499.66  -932.41 -7630.47
            -615.662 -7726.16  -290.144 -7785.53  39.992 -7807.82  370.536 -7792.75
            697.273 -7740.51  1016.04 -7651.75  1322.76 -7527.62  1613.53 -7369.7
            1884.64 -7180.01  2132.64 -6960.95  2354.35 -6715.33  2546.96 -6446.28
            2708 -6157.22  2835.42 -5851.85  2927.61 -5534.06  2983.37 -5207.91
            3002 -4877.55  3002 -4877.55  3002 -4877.54  3019.57 -4835.11
            3062 -4817.54))
      (outline (path signal 120  2572 -4878  2553.05 -5185.22  2496.49 -5487.78  2403.18 -5781.1
            2274.53 -6060.73  2112.49 -6322.44  1919.52 -6562.24  1698.55 -6776.51
            1452.91 -6962.01  1186.35 -7115.91  902.887 -7235.89  606.833 -7320.12
            302.671 -7367.34  -4.988 -7376.81  -311.479 -7348.41  -612.157 -7282.56
            -902.465 -7180.26  -1178 -7043.06  -1434.59 -6873.04  -1668.34 -6672.78
            -1875.7 -6445.31  -2053.54 -6194.08  -2199.16 -5922.9  -2310.36 -5635.88
            -2385.43 -5337.37  -2423.26 -5031.9  -2423.26 -4724.1  -2385.43 -4418.63
            -2310.36 -4120.12  -2199.16 -3833.1  -2053.54 -3561.92  -1875.7 -3310.69
            -1668.34 -3083.22  -1434.59 -2882.96  -1178 -2712.94  -902.465 -2575.74
            -612.157 -2473.44  -311.479 -2407.59  -4.988 -2379.19  302.671 -2388.66
            606.833 -2435.88  902.887 -2520.11  1186.35 -2640.09  1452.91 -2793.99
            1698.55 -2979.49  1919.52 -3193.76  2112.49 -3433.57  2274.53 -3695.27
            2403.18 -3974.9  2496.49 -4268.22  2553.05 -4570.78  2572 -4878))
      (outline (path signal 50  -3148 -1628  -3148 -8128))
      (outline (path signal 50  -3148 -8128  3302 -8128))
      (outline (path signal 50  3302 -1628  -3148 -1628))
      (outline (path signal 50  3302 -8128  3302 -1628))
      (outline (path signal 100  -2428 -3408.31  -2428 -6347.69))
      (outline (path signal 0  353.313 -1941.44  684.042 -1992.19  1006.9 -2080.06  1317.72 -2203.93
            1612.53 -2362.19  1887.51 -2552.83  2139.14 -2773.37  2364.17 -3021
            2559.71 -3292.51  2723.25 -3584.42  2852.69 -3892.97  2946.34 -4214.19
            3003.03 -4543.96  3022 -4878.02  3003.02 -5212.08  2946.34 -5541.84
            2852.68 -5863.06  2723.24 -6171.61  2559.7 -6463.52  2364.15 -6735.03
            2139.11 -6982.65  1887.48 -7203.19  1612.5 -7393.82  1317.69 -7552.09
            1006.87 -7675.95  684.01 -7763.82  353.28 -7814.56  18.932 -7827.52
            -314.733 -7802.54  -643.423 -7739.94  -962.909 -7640.51  -1269.08 -7505.55
            -1558 -7336.78  -1825.95 -7136.38  -2069.48 -6906.93  -2285.47 -6651.37
            -2471.12 -6373.01  -2468.22 -6371.3  -2478.02 -6347.67  -2463.37 -6312.31
            -2428.02 -6297.67  -2392.66 -6312.31  -2387.81 -6324.03  -2384.91 -6322.33
            -2201.22 -6597  -1986.98 -6848.56  -1745.05 -7073.64  -1478.7 -7269.19
            -1191.51 -7432.61  -887.331 -7561.69  -570.257 -7654.69  -244.549 -7710.37
            85.414 -7727.97  415.197 -7707.26  740.367 -7648.52  1056.55 -7552.54
            1359.5 -7420.6  1645.14 -7254.49  1909.64 -7056.43  2149.44 -6829.09
            2361.3 -6575.52  2542.4 -6299.14  2690.29 -6003.64  2802.98 -5693.02
            2878.96 -5371.44  2917.21 -5043.23  2917.21 -4712.8  2878.96 -4384.59
            2802.99 -4063.01  2690.3 -3752.39  2542.42 -3456.89  2361.32 -3180.5
            2149.46 -2926.93  1909.67 -2699.59  1645.17 -2501.53  1359.53 -2335.41
            1056.58 -2203.47  740.398 -2107.49  415.229 -2048.74  85.446 -2028.03
            -244.517 -2045.63  -570.226 -2101.3  -887.302 -2194.3  -1191.48 -2323.37
            -1478.68 -2486.79  -1745.03 -2682.34  -1986.96 -2907.42  -2201.2 -3158.98
            -2384.9 -3433.65  -2387.79 -3431.94  -2392.64 -3443.66  -2428 -3458.31
            -2463.36 -3443.66  -2478 -3408.31  -2468.21 -3384.67  -2471.1 -3382.97
            -2285.45 -3104.6  -2069.46 -2849.05  -1825.92 -2619.6  -1557.97 -2419.2
            -1269.05 -2250.44  -962.879 -2115.48  -643.391 -2016.06  -314.701 -1953.45
            18.965 -1928.48))
      (outline (path signal 100  2572 -4878  2553.05 -5185.22  2496.49 -5487.78  2403.18 -5781.1
            2274.53 -6060.73  2112.49 -6322.44  1919.52 -6562.24  1698.55 -6776.51
            1452.91 -6962.01  1186.35 -7115.91  902.887 -7235.89  606.833 -7320.12
            302.671 -7367.34  -4.988 -7376.81  -311.479 -7348.41  -612.157 -7282.56
            -902.465 -7180.26  -1178 -7043.06  -1434.59 -6873.04  -1668.34 -6672.78
            -1875.7 -6445.31  -2053.54 -6194.08  -2199.16 -5922.9  -2310.36 -5635.88
            -2385.43 -5337.37  -2423.26 -5031.9  -2423.26 -4724.1  -2385.43 -4418.63
            -2310.36 -4120.12  -2199.16 -3833.1  -2053.54 -3561.92  -1875.7 -3310.69
            -1668.34 -3083.22  -1434.59 -2882.96  -1178 -2712.94  -902.465 -2575.74
            -612.157 -2473.44  -311.479 -2407.59  -4.988 -2379.19  302.671 -2388.66
            606.833 -2435.88  902.887 -2520.11  1186.35 -2640.09  1452.91 -2793.99
            1698.55 -2979.49  1919.52 -3193.76  2112.49 -3433.57  2274.53 -3695.27
            2403.18 -3974.9  2496.49 -4268.22  2553.05 -4570.78  2572 -4878))
      (pin Rect[A]Pad_1800x1800_um 1 -1198 -4878)
      (pin Round[A]Pad_1800_um 2 1342 -4878)
    )
    (image Custom:STD_DDW_PCAP
      (outline (path signal 120  -2907.78 1482  -2407.78 1482))
      (outline (path signal 120  -2657.78 1732  -2657.78 1232))
      (outline (path signal 120  -103 2587  -103 -2573))
      (outline (path signal 120  -63 2587  -63 -2573))
      (outline (path signal 120  -23 2586  -23 -2572))
      (outline (path signal 120  17 2585  17 -2571))
      (outline (path signal 120  57 2583  57 -2569))
      (outline (path signal 120  97 2580  97 -2566))
      (outline (path signal 120  137 2576  137 1047))
      (outline (path signal 120  137 -1033  137 -2562))
      (outline (path signal 120  177 2572  177 1047))
      (outline (path signal 120  177 -1033  177 -2558))
      (outline (path signal 120  217 2568  217 1047))
      (outline (path signal 120  217 -1033  217 -2554))
      (outline (path signal 120  257 2563  257 1047))
      (outline (path signal 120  257 -1033  257 -2549))
      (outline (path signal 120  297 2557  297 1047))
      (outline (path signal 120  297 -1033  297 -2543))
      (outline (path signal 120  337 2550  337 1047))
      (outline (path signal 120  337 -1033  337 -2536))
      (outline (path signal 120  377 2543  377 1047))
      (outline (path signal 120  377 -1033  377 -2529))
      (outline (path signal 120  417 2535  417 1047))
      (outline (path signal 120  417 -1033  417 -2521))
      (outline (path signal 120  457 2527  457 1047))
      (outline (path signal 120  457 -1033  457 -2513))
      (outline (path signal 120  497 2518  497 1047))
      (outline (path signal 120  497 -1033  497 -2504))
      (outline (path signal 120  537 2508  537 1047))
      (outline (path signal 120  537 -1033  537 -2494))
      (outline (path signal 120  577 2498  577 1047))
      (outline (path signal 120  577 -1033  577 -2484))
      (outline (path signal 120  618 2487  618 1047))
      (outline (path signal 120  618 -1033  618 -2473))
      (outline (path signal 120  658 2475  658 1047))
      (outline (path signal 120  658 -1033  658 -2461))
      (outline (path signal 120  698 2462  698 1047))
      (outline (path signal 120  698 -1033  698 -2448))
      (outline (path signal 120  738 2449  738 1047))
      (outline (path signal 120  738 -1033  738 -2435))
      (outline (path signal 120  778 2435  778 1047))
      (outline (path signal 120  778 -1033  778 -2421))
      (outline (path signal 120  818 2421  818 1047))
      (outline (path signal 120  818 -1033  818 -2407))
      (outline (path signal 120  858 2405  858 1047))
      (outline (path signal 120  858 -1033  858 -2391))
      (outline (path signal 120  898 2389  898 1047))
      (outline (path signal 120  898 -1033  898 -2375))
      (outline (path signal 120  938 2372  938 1047))
      (outline (path signal 120  938 -1033  938 -2358))
      (outline (path signal 120  978 2355  978 1047))
      (outline (path signal 120  978 -1033  978 -2341))
      (outline (path signal 120  1018 2336  1018 1047))
      (outline (path signal 120  1018 -1033  1018 -2322))
      (outline (path signal 120  1058 2317  1058 1047))
      (outline (path signal 120  1058 -1033  1058 -2303))
      (outline (path signal 120  1098 2297  1098 1047))
      (outline (path signal 120  1098 -1033  1098 -2283))
      (outline (path signal 120  1138 2275  1138 1047))
      (outline (path signal 120  1138 -1033  1138 -2261))
      (outline (path signal 120  1178 2254  1178 1047))
      (outline (path signal 120  1178 -1033  1178 -2240))
      (outline (path signal 120  1218 2231  1218 1047))
      (outline (path signal 120  1218 -1033  1218 -2217))
      (outline (path signal 120  1258 2207  1258 1047))
      (outline (path signal 120  1258 -1033  1258 -2193))
      (outline (path signal 120  1298 2182  1298 1047))
      (outline (path signal 120  1298 -1033  1298 -2168))
      (outline (path signal 120  1338 2156  1338 1047))
      (outline (path signal 120  1338 -1033  1338 -2142))
      (outline (path signal 120  1378 2129  1378 1047))
      (outline (path signal 120  1378 -1033  1378 -2115))
      (outline (path signal 120  1418 2102  1418 1047))
      (outline (path signal 120  1418 -1033  1418 -2088))
      (outline (path signal 120  1458 2072  1458 1047))
      (outline (path signal 120  1458 -1033  1458 -2058))
      (outline (path signal 120  1498 2042  1498 1047))
      (outline (path signal 120  1498 -1033  1498 -2028))
      (outline (path signal 120  1538 2011  1538 1047))
      (outline (path signal 120  1538 -1033  1538 -1997))
      (outline (path signal 120  1578 1978  1578 1047))
      (outline (path signal 120  1578 -1033  1578 -1964))
      (outline (path signal 120  1618 1944  1618 1047))
      (outline (path signal 120  1618 -1033  1618 -1930))
      (outline (path signal 120  1658 1908  1658 1047))
      (outline (path signal 120  1658 -1033  1658 -1894))
      (outline (path signal 120  1698 1871  1698 1047))
      (outline (path signal 120  1698 -1033  1698 -1857))
      (outline (path signal 120  1738 1833  1738 1047))
      (outline (path signal 120  1738 -1033  1738 -1819))
      (outline (path signal 120  1778 1792  1778 1047))
      (outline (path signal 120  1778 -1033  1778 -1778))
      (outline (path signal 120  1818 1750  1818 1047))
      (outline (path signal 120  1818 -1033  1818 -1736))
      (outline (path signal 120  1858 1706  1858 1047))
      (outline (path signal 120  1858 -1033  1858 -1692))
      (outline (path signal 120  1898 1660  1898 1047))
      (outline (path signal 120  1898 -1033  1898 -1646))
      (outline (path signal 120  1938 1612  1938 1047))
      (outline (path signal 120  1938 -1033  1938 -1598))
      (outline (path signal 120  1978 1561  1978 1047))
      (outline (path signal 120  1978 -1033  1978 -1547))
      (outline (path signal 120  2018 1507  2018 1047))
      (outline (path signal 120  2018 -1033  2018 -1493))
      (outline (path signal 120  2058 1450  2058 1047))
      (outline (path signal 120  2058 -1033  2058 -1436))
      (outline (path signal 120  2098 1390  2098 1047))
      (outline (path signal 120  2098 -1033  2098 -1376))
      (outline (path signal 120  2138 1326  2138 1047))
      (outline (path signal 120  2138 -1033  2138 -1312))
      (outline (path signal 120  2178 1258  2178 1047))
      (outline (path signal 120  2178 -1033  2178 -1244))
      (outline (path signal 120  2218 1185  2218 -1171))
      (outline (path signal 120  2258 1105  2258 -1091))
      (outline (path signal 120  2298 1018  2298 -1004))
      (outline (path signal 120  2338 922  2338 -908))
      (outline (path signal 120  2378 812  2378 -798))
      (outline (path signal 120  2418 684  2418 -670))
      (outline (path signal 120  2458 525  2458 -511))
      (outline (path signal 120  2498 291  2498 -277))
      (outline (path signal 120  2517 7  2497.9 -308.806  2440.87 -620.007  2346.74 -922.065
            2216.89 -1210.58  2053.22 -1481.33  1858.1 -1730.38  1634.38 -1954.1
            1385.33 -2149.22  1114.58 -2312.89  826.065 -2442.74  524.007 -2536.87
            212.806 -2593.9  -103 -2613  -418.806 -2593.9  -730.007 -2536.87
            -1032.07 -2442.74  -1320.58 -2312.89  -1591.33 -2149.22  -1840.38 -1954.1
            -2064.1 -1730.38  -2259.22 -1481.33  -2422.89 -1210.58  -2552.74 -922.065
            -2646.87 -620.007  -2703.9 -308.806  -2723 7  -2703.9 322.806
            -2646.87 634.007  -2552.74 936.065  -2422.89 1224.58  -2259.22 1495.33
            -2064.1 1744.38  -1840.38 1968.1  -1591.33 2163.22  -1320.58 2326.89
            -1032.07 2456.74  -730.007 2550.87  -418.806 2607.9  -103 2627
            212.806 2607.9  524.007 2550.87  826.065 2456.74  1114.58 2326.89
            1385.33 2163.22  1634.38 1968.1  1858.1 1744.38  2053.22 1495.33
            2216.89 1224.58  2346.74 936.065  2440.87 634.007  2497.9 322.806
            2517 7))
      (outline (path signal 50  2647 7  2627.7 -318.251  2570.06 -638.937  2474.9 -950.554
            2343.56 -1248.73  2177.87 -1529.28  1980.16 -1788.26  1753.2 -2022.04
            1500.19 -2227.34  1224.68 -2401.27  930.526 -2541.4  621.865 -2645.75
            303.028 -2712.86  -21.508 -2741.79  -347.189 -2732.14  -669.441 -2684.03
            -983.742 -2598.15  -1285.68 -2475.69  -1571.01 -2318.39  -1835.74 -2128.44
            -2076.14 -1908.52  -2288.85 -1661.7  -2470.87 -1391.46  -2619.65 -1101.59
            -2733.1 -796.156  -2809.63 -479.448  -2848.17 -155.912  -2848.17 169.912
            -2809.63 493.448  -2733.1 810.156  -2619.65 1115.59  -2470.87 1405.46
            -2288.85 1675.7  -2076.14 1922.52  -1835.74 2142.44  -1571.01 2332.39
            -1285.68 2489.69  -983.742 2612.15  -669.441 2698.03  -347.189 2746.14
            -21.508 2755.79  303.028 2726.86  621.865 2659.75  930.526 2555.4
            1224.68 2415.27  1500.19 2241.34  1753.2 2036.04  1980.16 1802.26
            2177.87 1543.28  2343.56 1262.73  2474.9 964.554  2570.06 652.937
            2627.7 332.251  2647 7))
      (outline (path signal 100  -2236.61 1094.5  -1736.61 1094.5))
      (outline (path signal 100  -1986.61 1344.5  -1986.61 844.5))
      (outline (path signal 100  2397 7  2378.05 -300.221  2321.49 -602.784  2228.18 -896.104
            2099.53 -1175.73  1937.49 -1437.43  1744.52 -1677.24  1523.55 -1891.51
            1277.91 -2077.01  1011.35 -2230.91  727.887 -2350.89  431.833 -2435.12
            127.671 -2482.34  -179.988 -2491.81  -486.479 -2463.41  -787.157 -2397.56
            -1077.46 -2295.26  -1353 -2158.06  -1609.59 -1988.04  -1843.34 -1787.78
            -2050.7 -1560.31  -2228.54 -1309.08  -2374.16 -1037.9  -2485.36 -750.882
            -2560.43 -452.374  -2598.26 -146.902  -2598.26 160.902  -2560.43 466.374
            -2485.36 764.882  -2374.16 1051.9  -2228.54 1323.08  -2050.7 1574.31
            -1843.34 1801.78  -1609.59 2002.04  -1353 2172.06  -1077.46 2309.26
            -787.157 2411.56  -486.479 2477.41  -179.988 2505.81  127.671 2496.34
            431.833 2449.12  727.887 2364.89  1011.35 2244.91  1277.91 2091.01
            1523.55 1905.51  1744.52 1691.24  1937.49 1451.43  2099.53 1189.73
            2228.18 910.104  2321.49 616.784  2378.05 314.221  2397 7))
      (pin Rect[A]Pad_1600x1600_um 1 -1353 7)
      (pin Round[A]Pad_1600_um 2 1147 7)
    )
    (image Custom:STD_DDW_CAP::1
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  2506 -1274  2506 1226))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  2506 1226  -2494 1226))
      (pin Round[A]Pad_1600_um 1 -2494 -24)
      (pin Round[A]Pad_1600_um 2 2506 -24)
    )
    (image Custom:STD_DDW_RESISTOR::1
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 100  -3776 230  -3116 230))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (outline (path signal 100  3184 1480  -3116 1480))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  3844 230  3184 230))
      (pin Round[A]Pad_1600_um 1 -3776 230)
      (pin Oval[A]Pad_1600x1600_um 2 3844 230)
    )
    (image Custom:iec_din6
      (outline (path signal 127  9910 -9410  8410 -9410))
      (outline (path signal 127  910 -9410  6410 -9410))
      (outline (path signal 127  -6590 -9410  -1090 -9410))
      (outline (path signal 127  -10090 -9410  -8590 -9410))
      (outline (path signal 127  -10090 -9410  -10090 -22610))
      (outline (path signal 127  9910 -22610  9910 -9410))
      (outline (path signal 127  -10090 -22610  9910 -22610))
      (outline (path signal 200  10810 -9810  10755.9 -9794.12  10719 -9751.54  10711 -9695.77
            10734.4 -9644.51  10781.8 -9614.05  10838.2 -9614.05  10885.6 -9644.51
            10909 -9695.77  10901 -9751.54  10864.1 -9794.12  10810 -9810))
      (outline (path signal 50  10160 -3860  10160 -22860))
      (outline (path signal 50  -10340 -3860  10160 -3860))
      (outline (path signal 50  10160 -22860  -10340 -22860))
      (outline (path signal 50  -10340 -22860  -10340 -3860))
      (outline (path signal 127  9910 -9410  -10090 -9410))
      (outline (path signal 127  -10090 -9410  -10090 -22610))
      (outline (path signal 127  9910 -22610  9910 -9410))
      (outline (path signal 127  -10090 -22610  9910 -22610))
      (outline (path signal 200  10810 -9810  10755.9 -9794.12  10719 -9751.54  10711 -9695.77
            10734.4 -9644.51  10781.8 -9614.05  10838.2 -9614.05  10885.6 -9644.51
            10909 -9695.77  10901 -9751.54  10864.1 -9794.12  10810 -9810))
      (pin Round[A]Pad_1950_um 1 7410 -10110)
      (pin Round[A]Pad_1950_um 2 4910 -7610)
      (pin Round[A]Pad_1950_um 3 -90 -10110)
      (pin Round[A]Pad_1950_um 4 -5090 -7610)
      (pin Round[A]Pad_1950_um 5 -7590 -10110)
      (pin Round[A]Pad_1950_um 6 -90 -5110)
      (pin Round[A]Pad_1950_um S1 -2590 -20110)
      (pin Round[A]Pad_1950_um S2 2410 -20110)
      (keepout "" (circle F.Cu 2900 -7590 -15110))
      (keepout "" (circle B.Cu 2900 -7590 -15110))
      (keepout "" (circle F.Cu 2900 7410 -15110))
      (keepout "" (circle B.Cu 2900 7410 -15110))
    )
    (image Custom:STD_DDW_DIP40
      (outline (path signal 120  -9034 25444  -9034 -25596))
      (outline (path signal 120  -9034 -25596  9086 -25596))
      (outline (path signal 120  -6034 25384  -6034 -25536))
      (outline (path signal 120  -6034 -25536  6086 -25536))
      (outline (path signal 120  -974 25384  -6034 25384))
      (outline (path signal 120  6086 25384  1026 25384))
      (outline (path signal 120  6086 -25536  6086 25384))
      (outline (path signal 120  9086 25444  -9034 25444))
      (outline (path signal 120  9086 -25596  9086 25444))
      (outline (path signal 0  1068.43 25426.4  1086 25384  1067.95 25189.2  1014.42 25001.1
            927.23 24826  809.349 24669.9  664.793 24538.1  498.483 24435.1
            316.083 24364.5  123.804 24328.5  -71.804 24328.5  -264.083 24364.5
            -446.483 24435.1  -612.793 24538.1  -757.349 24669.9  -875.23 24826
            -962.421 25001.1  -1015.95 25189.2  -1034 25384  -1016.43 25426.4
            -974 25444  -931.574 25426.4  -914 25384  -895.938 25200.6  -842.447 25024.3
            -755.581 24861.8  -638.68 24719.3  -496.236 24602.4  -333.722 24515.6
            -157.385 24462.1  26 24444  209.385 24462.1  385.722 24515.6
            548.236 24602.4  690.68 24719.3  807.581 24861.8  894.447 25024.3
            947.938 25200.6  966 25384  983.574 25426.4  1026 25444))
      (outline (path signal 50  -9144 25654  -9144 -25796))
      (outline (path signal 50  -9144 -25796  9206 -25796))
      (outline (path signal 50  9206 25654  -9144 25654))
      (outline (path signal 50  9206 -25796  9206 25654))
      (outline (path signal 100  -8864 25384  -8864 -25536))
      (outline (path signal 100  -8864 -25536  8916 -25536))
      (outline (path signal 100  -7339 24324  -6339 25324))
      (outline (path signal 100  -7339 -25476  -7339 24324))
      (outline (path signal 100  -6339 25324  7391 25324))
      (outline (path signal 100  7391 25324  7391 -25476))
      (outline (path signal 100  7391 -25476  -7339 -25476))
      (outline (path signal 100  8916 25384  -8864 25384))
      (outline (path signal 100  8916 -25536  8916 25384))
      (pin Rect[A]Pad_2400x1600_um 1 -7594 24054)
      (pin Oval[A]Pad_2400x1600_um 2 -7594 21514)
      (pin Oval[A]Pad_2400x1600_um 3 -7594 18974)
      (pin Oval[A]Pad_2400x1600_um 4 -7594 16434)
      (pin Oval[A]Pad_2400x1600_um 5 -7594 13894)
      (pin Oval[A]Pad_2400x1600_um 6 -7594 11354)
      (pin Oval[A]Pad_2400x1600_um 7 -7594 8814)
      (pin Oval[A]Pad_2400x1600_um 8 -7594 6274)
      (pin Oval[A]Pad_2400x1600_um 9 -7594 3734)
      (pin Oval[A]Pad_2400x1600_um 10 -7594 1194)
      (pin Oval[A]Pad_2400x1600_um 11 -7594 -1346)
      (pin Oval[A]Pad_2400x1600_um 12 -7594 -3886)
      (pin Oval[A]Pad_2400x1600_um 13 -7594 -6426)
      (pin Oval[A]Pad_2400x1600_um 14 -7594 -8966)
      (pin Oval[A]Pad_2400x1600_um 15 -7594 -11506)
      (pin Oval[A]Pad_2400x1600_um 16 -7594 -14046)
      (pin Oval[A]Pad_2400x1600_um 17 -7594 -16586)
      (pin Oval[A]Pad_2400x1600_um 18 -7594 -19126)
      (pin Oval[A]Pad_2400x1600_um 19 -7594 -21666)
      (pin Oval[A]Pad_2400x1600_um 20 -7594 -24206)
      (pin Oval[A]Pad_2400x1600_um 21 7646 -24206)
      (pin Oval[A]Pad_2400x1600_um 22 7646 -21666)
      (pin Oval[A]Pad_2400x1600_um 23 7646 -19126)
      (pin Oval[A]Pad_2400x1600_um 24 7646 -16586)
      (pin Oval[A]Pad_2400x1600_um 25 7646 -14046)
      (pin Oval[A]Pad_2400x1600_um 26 7646 -11506)
      (pin Oval[A]Pad_2400x1600_um 27 7646 -8966)
      (pin Oval[A]Pad_2400x1600_um 28 7646 -6426)
      (pin Oval[A]Pad_2400x1600_um 29 7646 -3886)
      (pin Oval[A]Pad_2400x1600_um 30 7646 -1346)
      (pin Oval[A]Pad_2400x1600_um 31 7646 1194)
      (pin Oval[A]Pad_2400x1600_um 32 7646 3734)
      (pin Oval[A]Pad_2400x1600_um 33 7646 6274)
      (pin Oval[A]Pad_2400x1600_um 34 7646 8814)
      (pin Oval[A]Pad_2400x1600_um 35 7646 11354)
      (pin Oval[A]Pad_2400x1600_um 36 7646 13894)
      (pin Oval[A]Pad_2400x1600_um 37 7646 16434)
      (pin Oval[A]Pad_2400x1600_um 38 7646 18974)
      (pin Oval[A]Pad_2400x1600_um 39 7646 21514)
      (pin Oval[A]Pad_2400x1600_um 40 7646 24054)
    )
    (image Custom:STD_DDW_DIP20
      (outline (path signal 120  -5256 12886  -5256 -12754))
      (outline (path signal 120  -5256 -12754  5244 -12754))
      (outline (path signal 120  -2256 12826  -2256 -12694))
      (outline (path signal 120  -2256 -12694  2244 -12694))
      (outline (path signal 120  -1006 12826  -2256 12826))
      (outline (path signal 120  2244 12826  994 12826))
      (outline (path signal 120  2244 -12694  2244 12826))
      (outline (path signal 120  5244 12886  -5256 12886))
      (outline (path signal 120  5244 -12754  5244 12886))
      (outline (path signal 0  1036.43 12868.4  1054 12826  1035.95 12631.2  982.421 12443.1
            895.23 12268  777.349 12111.9  632.793 11980.1  466.483 11877.1
            284.083 11806.5  91.804 11770.5  -103.804 11770.5  -296.083 11806.5
            -478.483 11877.1  -644.793 11980.1  -789.349 12111.9  -907.23 12268
            -994.421 12443.1  -1047.95 12631.2  -1066 12826  -1048.43 12868.4
            -1006 12886  -963.574 12868.4  -946 12826  -927.938 12642.6
            -874.447 12466.3  -787.581 12303.8  -670.68 12161.3  -528.236 12044.4
            -365.722 11957.6  -189.385 11904.1  -6 11886  177.385 11904.1
            353.722 11957.6  516.236 12044.4  658.68 12161.3  775.581 12303.8
            862.447 12466.3  915.938 12642.6  934 12826  951.574 12868.4
            994 12886))
      (outline (path signal 50  -5366 13096  -5366 -12954))
      (outline (path signal 50  -5366 -12954  5334 -12954))
      (outline (path signal 50  5334 13096  -5366 13096))
      (outline (path signal 50  5334 -12954  5334 13096))
      (outline (path signal 100  -5086 12826  -5086 -12694))
      (outline (path signal 100  -5086 -12694  5074 -12694))
      (outline (path signal 100  -3181 11766  -2181 12766))
      (outline (path signal 100  -3181 -12634  -3181 11766))
      (outline (path signal 100  -2181 12766  3169 12766))
      (outline (path signal 100  3169 12766  3169 -12634))
      (outline (path signal 100  3169 -12634  -3181 -12634))
      (outline (path signal 100  5074 12826  -5086 12826))
      (outline (path signal 100  5074 -12694  5074 12826))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 11496)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 8956)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 6416)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 3876)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 1336)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -1204)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -3744)
      (pin Oval[A]Pad_2400x1600_um 8 -3816 -6284)
      (pin Oval[A]Pad_2400x1600_um 9 -3816 -8824)
      (pin Oval[A]Pad_2400x1600_um 10 -3816 -11364)
      (pin Oval[A]Pad_2400x1600_um 11 3804 -11364)
      (pin Oval[A]Pad_2400x1600_um 12 3804 -8824)
      (pin Oval[A]Pad_2400x1600_um 13 3804 -6284)
      (pin Oval[A]Pad_2400x1600_um 14 3804 -3744)
      (pin Oval[A]Pad_2400x1600_um 15 3804 -1204)
      (pin Oval[A]Pad_2400x1600_um 16 3804 1336)
      (pin Oval[A]Pad_2400x1600_um 17 3804 3876)
      (pin Oval[A]Pad_2400x1600_um 18 3804 6416)
      (pin Oval[A]Pad_2400x1600_um 19 3804 8956)
      (pin Oval[A]Pad_2400x1600_um 20 3804 11496)
    )
    (image Custom:STD_DDW_CAP::2
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 100  2506 1226  -2494 1226))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  2506 -1274  2506 1226))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (pin Round[A]Pad_1600_um 1 -2494 -24)
      (pin Round[A]Pad_1600_um 2 2506 -24)
    )
    (image Custom:STD_DDW_PINHEAD_V_2x13
      (outline (path signal 120  -2378 17578  -1048 17578))
      (outline (path signal 120  -2378 16248  -2378 17578))
      (outline (path signal 120  -2378 14978  -2378 -15562))
      (outline (path signal 120  -2378 14978  222 14978))
      (outline (path signal 120  -2378 -15562  2822 -15562))
      (outline (path signal 120  222 17578  2822 17578))
      (outline (path signal 120  222 14978  222 17578))
      (outline (path signal 120  2822 17578  2822 -15562))
      (outline (path signal 50  -2848 18048  -2848 -16002))
      (outline (path signal 50  -2848 -16002  3302 -16002))
      (outline (path signal 50  3302 18048  -2848 18048))
      (outline (path signal 50  3302 -16002  3302 18048))
      (outline (path signal 100  -2318 16248  -1048 17518))
      (outline (path signal 100  -2318 -15502  -2318 16248))
      (outline (path signal 100  -1048 17518  2762 17518))
      (outline (path signal 100  2762 17518  2762 -15502))
      (outline (path signal 100  2762 -15502  -2318 -15502))
      (pin Rect[A]Pad_1700x1700_um 1 -1048 16248)
      (pin Oval[A]Pad_1700x1700_um 2 1492 16248)
      (pin Oval[A]Pad_1700x1700_um 3 -1048 13708)
      (pin Oval[A]Pad_1700x1700_um 4 1492 13708)
      (pin Oval[A]Pad_1700x1700_um 5 -1048 11168)
      (pin Oval[A]Pad_1700x1700_um 6 1492 11168)
      (pin Oval[A]Pad_1700x1700_um 7 -1048 8628)
      (pin Oval[A]Pad_1700x1700_um 8 1492 8628)
      (pin Oval[A]Pad_1700x1700_um 9 -1048 6088)
      (pin Oval[A]Pad_1700x1700_um 10 1492 6088)
      (pin Oval[A]Pad_1700x1700_um 11 -1048 3548)
      (pin Oval[A]Pad_1700x1700_um 12 1492 3548)
      (pin Oval[A]Pad_1700x1700_um 13 -1048 1008)
      (pin Oval[A]Pad_1700x1700_um 14 1492 1008)
      (pin Oval[A]Pad_1700x1700_um 15 -1048 -1532)
      (pin Oval[A]Pad_1700x1700_um 16 1492 -1532)
      (pin Oval[A]Pad_1700x1700_um 17 -1048 -4072)
      (pin Oval[A]Pad_1700x1700_um 18 1492 -4072)
      (pin Oval[A]Pad_1700x1700_um 19 -1048 -6612)
      (pin Oval[A]Pad_1700x1700_um 20 1492 -6612)
      (pin Oval[A]Pad_1700x1700_um 21 -1048 -9152)
      (pin Oval[A]Pad_1700x1700_um 22 1492 -9152)
      (pin Oval[A]Pad_1700x1700_um 23 -1048 -11692)
      (pin Oval[A]Pad_1700x1700_um 24 1492 -11692)
      (pin Oval[A]Pad_1700x1700_um 25 -1048 -14232)
      (pin Oval[A]Pad_1700x1700_um 26 1492 -14232)
    )
    (image Custom:BUSEDGE_XT
      (outline (path signal 120  -39172 -5334  -39172 -14268))
      (outline (path signal 120  42228 -5318  42628 -5318))
      (outline (path signal 120  42228 -14268  42228 -5318))
      (outline (path signal 50  -39370 -5088  -39370 -14224))
      (outline (path signal 50  -39370 -5088  42418 -5088))
      (outline (path signal 50  42418 -14478  -39370 -14224))
      (outline (path signal 50  42418 -14478  42418 -5088))
      (outline (path signal 100  -39116 -5334  42168 -5338))
      (outline (path signal 100  -39112 -14228  -39116 -5334))
      (outline (path signal 100  42168 -5338  42168 -14228))
      (outline (path signal 100  42168 -14228  -39112 -14228))
      (pin Rect[B]Pad_1780x7620_um 1 39628 -10418)
      (pin Rect[B]Pad_1780x7620_um 2 37088 -10418)
      (pin Rect[B]Pad_1780x7620_um 3 34548 -10418)
      (pin Rect[B]Pad_1780x7620_um 4 32008 -10418)
      (pin Rect[B]Pad_1780x7620_um 5 29468 -10418)
      (pin Rect[B]Pad_1780x7620_um 6 26928 -10418)
      (pin Rect[B]Pad_1780x7620_um 7 24388 -10418)
      (pin Rect[B]Pad_1780x7620_um 8 21848 -10418)
      (pin Rect[B]Pad_1780x7620_um 9 19308 -10418)
      (pin Rect[B]Pad_1780x7620_um 10 16768 -10418)
      (pin Rect[B]Pad_1780x7620_um 11 14228 -10418)
      (pin Rect[B]Pad_1780x7620_um 12 11688 -10418)
      (pin Rect[B]Pad_1780x7620_um 13 9148 -10418)
      (pin Rect[B]Pad_1780x7620_um 14 6608 -10418)
      (pin Rect[B]Pad_1780x7620_um 15 4068 -10418)
      (pin Rect[B]Pad_1780x7620_um 16 1528 -10418)
      (pin Rect[B]Pad_1780x7620_um 17 -1012 -10418)
      (pin Rect[B]Pad_1780x7620_um 18 -3552 -10418)
      (pin Rect[B]Pad_1780x7620_um 19 -6092 -10418)
      (pin Rect[B]Pad_1780x7620_um 20 -8632 -10418)
      (pin Rect[B]Pad_1780x7620_um 21 -11172 -10418)
      (pin Rect[B]Pad_1780x7620_um 22 -13712 -10418)
      (pin Rect[B]Pad_1780x7620_um 23 -16252 -10418)
      (pin Rect[B]Pad_1780x7620_um 24 -18792 -10418)
      (pin Rect[B]Pad_1780x7620_um 25 -21332 -10418)
      (pin Rect[B]Pad_1780x7620_um 26 -23872 -10418)
      (pin Rect[B]Pad_1780x7620_um 27 -26412 -10418)
      (pin Rect[B]Pad_1780x7620_um 28 -28952 -10418)
      (pin Rect[B]Pad_1780x7620_um 29 -31492 -10418)
      (pin Rect[B]Pad_1780x7620_um 30 -34032 -10418)
      (pin Rect[B]Pad_1780x7620_um 31 -36572 -10418)
      (pin Rect[T]Pad_1780x7620_um 32 39628 -10418)
      (pin Rect[T]Pad_1780x7620_um 33 37088 -10418)
      (pin Rect[T]Pad_1780x7620_um 34 34548 -10418)
      (pin Rect[T]Pad_1780x7620_um 35 32008 -10418)
      (pin Rect[T]Pad_1780x7620_um 36 29468 -10418)
      (pin Rect[T]Pad_1780x7620_um 37 26928 -10418)
      (pin Rect[T]Pad_1780x7620_um 38 24388 -10418)
      (pin Rect[T]Pad_1780x7620_um 39 21848 -10418)
      (pin Rect[T]Pad_1780x7620_um 40 19308 -10418)
      (pin Rect[T]Pad_1780x7620_um 41 16768 -10418)
      (pin Rect[T]Pad_1780x7620_um 42 14228 -10418)
      (pin Rect[T]Pad_1780x7620_um 43 11688 -10418)
      (pin Rect[T]Pad_1780x7620_um 44 9148 -10418)
      (pin Rect[T]Pad_1780x7620_um 45 6608 -10418)
      (pin Rect[T]Pad_1780x7620_um 46 4068 -10418)
      (pin Rect[T]Pad_1780x7620_um 47 1528 -10418)
      (pin Rect[T]Pad_1780x7620_um 48 -1012 -10418)
      (pin Rect[T]Pad_1780x7620_um 49 -3552 -10418)
      (pin Rect[T]Pad_1780x7620_um 50 -6092 -10418)
      (pin Rect[T]Pad_1780x7620_um 51 -8632 -10418)
      (pin Rect[T]Pad_1780x7620_um 52 -11172 -10418)
      (pin Rect[T]Pad_1780x7620_um 53 -13712 -10418)
      (pin Rect[T]Pad_1780x7620_um 54 -16252 -10418)
      (pin Rect[T]Pad_1780x7620_um 55 -18792 -10418)
      (pin Rect[T]Pad_1780x7620_um 56 -21332 -10418)
      (pin Rect[T]Pad_1780x7620_um 57 -23872 -10418)
      (pin Rect[T]Pad_1780x7620_um 58 -26412 -10418)
      (pin Rect[T]Pad_1780x7620_um 59 -28952 -10418)
      (pin Rect[T]Pad_1780x7620_um 60 -31492 -10418)
      (pin Rect[T]Pad_1780x7620_um 61 -34032 -10418)
      (pin Rect[T]Pad_1780x7620_um 62 -36572 -10418)
    )
    (image Custom:STD_DDW_DIP16
      (outline (path signal 120  -5256 10376  -5256 -10184))
      (outline (path signal 120  -5256 -10184  5244 -10184))
      (outline (path signal 120  -2256 10316  -2256 -10124))
      (outline (path signal 120  -2256 -10124  2244 -10124))
      (outline (path signal 120  -1006 10316  -2256 10316))
      (outline (path signal 120  2244 10316  994 10316))
      (outline (path signal 120  2244 -10124  2244 10316))
      (outline (path signal 120  5244 10376  -5256 10376))
      (outline (path signal 120  5244 -10184  5244 10376))
      (outline (path signal 0  1036.43 10358.4  1054 10316  1035.95 10121.2  982.421 9933.08
            895.23 9757.98  777.349 9601.88  632.793 9470.1  466.483 9367.13
            284.083 9296.47  91.804 9260.52  -103.804 9260.52  -296.083 9296.47
            -478.483 9367.13  -644.793 9470.1  -789.349 9601.88  -907.23 9757.98
            -994.421 9933.08  -1047.95 10121.2  -1066 10316  -1048.43 10358.4
            -1006 10376  -963.574 10358.4  -946 10316  -927.938 10132.6
            -874.447 9956.28  -787.581 9793.76  -670.68 9651.32  -528.236 9534.42
            -365.722 9447.55  -189.385 9394.06  -6 9376  177.385 9394.06
            353.722 9447.55  516.236 9534.42  658.68 9651.32  775.581 9793.76
            862.447 9956.28  915.938 10132.6  934 10316  951.574 10358.4
            994 10376))
      (outline (path signal 50  -5366 10586  -5366 -10414))
      (outline (path signal 50  -5366 -10414  5334 -10414))
      (outline (path signal 50  5334 10586  -5366 10586))
      (outline (path signal 50  5334 -10414  5334 10586))
      (outline (path signal 100  -5086 10316  -5086 -10124))
      (outline (path signal 100  -5086 -10124  5074 -10124))
      (outline (path signal 100  -3181 9256  -2181 10256))
      (outline (path signal 100  -3181 -10064  -3181 9256))
      (outline (path signal 100  -2181 10256  3169 10256))
      (outline (path signal 100  3169 10256  3169 -10064))
      (outline (path signal 100  3169 -10064  -3181 -10064))
      (outline (path signal 100  5074 10316  -5086 10316))
      (outline (path signal 100  5074 -10124  5074 10316))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 8986)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 6446)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 3906)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 1366)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 -1174)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -3714)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -6254)
      (pin Oval[A]Pad_2400x1600_um 8 -3816 -8794)
      (pin Oval[A]Pad_2400x1600_um 9 3804 -8794)
      (pin Oval[A]Pad_2400x1600_um 10 3804 -6254)
      (pin Oval[A]Pad_2400x1600_um 11 3804 -3714)
      (pin Oval[A]Pad_2400x1600_um 12 3804 -1174)
      (pin Oval[A]Pad_2400x1600_um 13 3804 1366)
      (pin Oval[A]Pad_2400x1600_um 14 3804 3906)
      (pin Oval[A]Pad_2400x1600_um 15 3804 6446)
      (pin Oval[A]Pad_2400x1600_um 16 3804 8986)
    )
    (image Custom:STD_DDW_DIP20::1
      (outline (path signal 120  5244 12886  -5256 12886))
      (outline (path signal 120  -5256 12886  -5256 -12754))
      (outline (path signal 120  2244 12826  994 12826))
      (outline (path signal 120  -1006 12826  -2256 12826))
      (outline (path signal 120  -2256 12826  -2256 -12694))
      (outline (path signal 120  2244 -12694  2244 12826))
      (outline (path signal 120  -2256 -12694  2244 -12694))
      (outline (path signal 120  5244 -12754  5244 12886))
      (outline (path signal 120  -5256 -12754  5244 -12754))
      (outline (path signal 0  1035.95 12631.2  982.421 12443.1  895.23 12268  777.349 12111.9
            632.793 11980.1  466.483 11877.1  284.083 11806.5  91.804 11770.5
            -103.804 11770.5  -296.083 11806.5  -478.483 11877.1  -644.793 11980.1
            -789.349 12111.9  -907.23 12268  -994.421 12443.1  -1047.95 12631.2
            -1066 12826  -1048.43 12868.4  -1006 12886  -963.574 12868.4
            -946 12826  -927.938 12642.6  -874.447 12466.3  -787.581 12303.8
            -670.68 12161.3  -528.236 12044.4  -365.722 11957.6  -189.385 11904.1
            -6 11886  177.385 11904.1  353.722 11957.6  516.236 12044.4
            658.68 12161.3  775.581 12303.8  862.447 12466.3  915.938 12642.6
            934 12826  951.574 12868.4  994 12886  1036.43 12868.4  1054 12826))
      (outline (path signal 50  5334 13096  -5366 13096))
      (outline (path signal 50  -5366 13096  -5366 -12954))
      (outline (path signal 50  5334 -12954  5334 13096))
      (outline (path signal 50  -5366 -12954  5334 -12954))
      (outline (path signal 100  5074 12826  -5086 12826))
      (outline (path signal 100  -5086 12826  -5086 -12694))
      (outline (path signal 100  3169 12766  3169 -12634))
      (outline (path signal 100  -2181 12766  3169 12766))
      (outline (path signal 100  -3181 11766  -2181 12766))
      (outline (path signal 100  3169 -12634  -3181 -12634))
      (outline (path signal 100  -3181 -12634  -3181 11766))
      (outline (path signal 100  5074 -12694  5074 12826))
      (outline (path signal 100  -5086 -12694  5074 -12694))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 11496)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 8956)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 6416)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 3876)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 1336)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -1204)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -3744)
      (pin Oval[A]Pad_2400x1600_um 8 -3816 -6284)
      (pin Oval[A]Pad_2400x1600_um 9 -3816 -8824)
      (pin Oval[A]Pad_2400x1600_um 10 -3816 -11364)
      (pin Oval[A]Pad_2400x1600_um 11 3804 -11364)
      (pin Oval[A]Pad_2400x1600_um 12 3804 -8824)
      (pin Oval[A]Pad_2400x1600_um 13 3804 -6284)
      (pin Oval[A]Pad_2400x1600_um 14 3804 -3744)
      (pin Oval[A]Pad_2400x1600_um 15 3804 -1204)
      (pin Oval[A]Pad_2400x1600_um 16 3804 1336)
      (pin Oval[A]Pad_2400x1600_um 17 3804 3876)
      (pin Oval[A]Pad_2400x1600_um 18 3804 6416)
      (pin Oval[A]Pad_2400x1600_um 19 3804 8956)
      (pin Oval[A]Pad_2400x1600_um 20 3804 11496)
    )
    (image Custom:PS2_DIN
      (outline (path signal 127  -6375.4 -5130.8  7620 -5080))
      (outline (path signal 127  7620 -5080  7620 1170.94))
      (outline (path signal 127  -6075.68 1170.94  -6327.14 1170.94))
      (outline (path signal 127  7320.28 1170.94  7620 1170.94))
      (outline (path signal 127  7620 1170.94  7620 3167.38))
      (outline (path signal 127  -6375.4 3167.38  -6375.4 -5130.8))
      (outline (path signal 127  -6375.4 3167.38  -6075.68 3167.38))
      (outline (path signal 127  -6075.68 3167.38  -6075.68 1170.94))
      (outline (path signal 127  7320.28 3167.38  7320.28 1170.94))
      (outline (path signal 127  7620 3167.38  7320.28 3167.38))
      (outline (path signal 127  7620 3167.38  7620 7668.26))
      (outline (path signal 127  -6375.4 7668.26  -6375.4 3167.38))
      (outline (path signal 127  7620 7668.26  -6375.4 7668.26))
      (pin Round[A]Pad_1422.4_um 1 -675.64 -830.58)
      (pin Round[A]Pad_1422.4_um 2 1920.24 -830.58)
      (pin Round[A]Pad_1422.4_um 3 -2776.22 -830.58)
      (pin Round[A]Pad_1422.4_um 4 4020.82 -830.58)
      (pin Round[A]Pad_1422.4_um 5 -2776.22 -3279.14)
      (pin Round[A]Pad_1422.4_um 6 4020.82 -3329.94)
      (pin Round[A]Pad_3497.58_um SH1 7421.88 2169.16)
      (pin Round[A]Pad_3497.58_um SH2 622.3 2966.72)
      (pin Round[A]Pad_3497.58_um SH3 -6126.48 2169.16)
    )
    (image Custom:STD_DDW_SIP9::1
      (outline (path signal 120  11902 1272  -11298 1272))
      (outline (path signal 120  -8588 1272  -8588 -1528))
      (outline (path signal 120  -11298 1272  -11298 -1528))
      (outline (path signal 120  11902 -1528  11902 1272))
      (outline (path signal 120  -11298 -1528  11902 -1528))
      (outline (path signal 50  12192 1522  -11558 1522))
      (outline (path signal 50  -11558 1522  -11558 -1778))
      (outline (path signal 50  12192 -1778  12192 1522))
      (outline (path signal 50  -11558 -1778  12192 -1778))
      (outline (path signal 100  11752 1122  -11148 1122))
      (outline (path signal 100  -8588 1122  -8588 -1378))
      (outline (path signal 100  -11148 1122  -11148 -1378))
      (outline (path signal 100  11752 -1378  11752 1122))
      (outline (path signal 100  -11148 -1378  11752 -1378))
      (pin Rect[A]Pad_1600x1600_um 1 -9858 -128)
      (pin Oval[A]Pad_1600x1600_um 2 -7318 -128)
      (pin Oval[A]Pad_1600x1600_um 3 -4778 -128)
      (pin Oval[A]Pad_1600x1600_um 4 -2238 -128)
      (pin Oval[A]Pad_1600x1600_um 5 302 -128)
      (pin Oval[A]Pad_1600x1600_um 6 2842 -128)
      (pin Oval[A]Pad_1600x1600_um 7 5382 -128)
      (pin Oval[A]Pad_1600x1600_um 8 7922 -128)
      (pin Oval[A]Pad_1600x1600_um 9 10462 -128)
    )
    (image "NetTie:NetTie-2_THT_Pad0.3mm"
      (pin Round[A]Pad_600_um 1 0 0)
      (pin Round[A]Pad_600_um 2 1200 0)
    )
    (image Custom:STD_DDW_DIP10
      (outline (path signal 120  -4970 -1734  -4970 -14674))
      (outline (path signal 120  -4970 -14674  5530 -14674))
      (outline (path signal 120  -1970 -1794  -1970 -14614))
      (outline (path signal 120  -1970 -14614  2530 -14614))
      (outline (path signal 120  -720 -1794  -1970 -1794))
      (outline (path signal 120  2530 -1794  1280 -1794))
      (outline (path signal 120  2530 -14614  2530 -1794))
      (outline (path signal 120  5530 -1734  -4970 -1734))
      (outline (path signal 120  5530 -14674  5530 -1734))
      (outline (path signal 0  1322.43 -1751.57  1340 -1794  1321.95 -1988.77  1268.42 -2176.92
            1181.23 -2352.02  1063.35 -2508.12  918.793 -2639.9  752.483 -2742.87
            570.083 -2813.53  377.804 -2849.48  182.196 -2849.48  -10.083 -2813.53
            -192.483 -2742.87  -358.793 -2639.9  -503.349 -2508.12  -621.23 -2352.02
            -708.421 -2176.92  -761.951 -1988.77  -780 -1794  -762.426 -1751.57
            -720 -1734  -677.574 -1751.57  -660 -1794  -641.938 -1977.38
            -588.447 -2153.72  -501.581 -2316.24  -384.68 -2458.68  -242.236 -2575.58
            -79.722 -2662.45  96.615 -2715.94  280 -2734  463.385 -2715.94
            639.722 -2662.45  802.236 -2575.58  944.68 -2458.68  1061.58 -2316.24
            1148.45 -2153.72  1201.94 -1977.38  1220 -1794  1237.57 -1751.57
            1280 -1734))
      (outline (path signal 50  -5080 -1524  -5080 -14874))
      (outline (path signal 50  -5080 -14874  5620 -14874))
      (outline (path signal 50  5620 -1524  -5080 -1524))
      (outline (path signal 50  5620 -14874  5620 -1524))
      (outline (path signal 100  -4800 -1794  -4800 -14614))
      (outline (path signal 100  -4800 -14614  5360 -14614))
      (outline (path signal 100  -2895 -2854  -1895 -1854))
      (outline (path signal 100  -2895 -14554  -2895 -2854))
      (outline (path signal 100  -1895 -1854  3455 -1854))
      (outline (path signal 100  3455 -1854  3455 -14554))
      (outline (path signal 100  3455 -14554  -2895 -14554))
      (outline (path signal 100  5360 -1794  -4800 -1794))
      (outline (path signal 100  5360 -14614  5360 -1794))
      (pin Rect[A]Pad_2400x1600_um 1 -3530 -3124)
      (pin Oval[A]Pad_2400x1600_um 2 -3530 -5664)
      (pin Oval[A]Pad_2400x1600_um 3 -3530 -8204)
      (pin Oval[A]Pad_2400x1600_um 4 -3530 -10744)
      (pin Oval[A]Pad_2400x1600_um 5 -3530 -13284)
      (pin Oval[A]Pad_2400x1600_um 6 4090 -13284)
      (pin Oval[A]Pad_2400x1600_um 7 4090 -10744)
      (pin Oval[A]Pad_2400x1600_um 8 4090 -8204)
      (pin Oval[A]Pad_2400x1600_um 9 4090 -5664)
      (pin Oval[A]Pad_2400x1600_um 10 4090 -3124)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_1950_um
      (shape (circle F.Cu 1950))
      (shape (circle B.Cu 1950))
      (attach off)
    )
    (padstack Round[A]Pad_3497.58_um
      (shape (circle F.Cu 3497.58))
      (shape (circle B.Cu 3497.58))
      (attach off)
    )
    (padstack Round[A]Pad_600_um
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1780x7620_um
      (shape (rect B.Cu -890 -3810 890 3810))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1780x7620_um
      (shape (rect F.Cu -890 -3810 890 3810))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net B_A7
      (pins J1-55 U7-13)
    )
    (net B_A14
      (pins J1-48)
    )
    (net "unconnected-(J1-DRQ1-Pad18)"
      (pins J1-18)
    )
    (net "unconnected-(J1-~{DACK0}-Pad19)"
      (pins J1-19)
    )
    (net /Printer/PD0
      (pins R1-1 P1-3 C21-1 U15-2)
    )
    (net /Printer/PD1
      (pins P1-5 U15-4 C22-1 R5-1)
    )
    (net BUSCLK
      (pins J1-30)
    )
    (net B_A15
      (pins J1-47)
    )
    (net B_A5
      (pins J1-57 U7-17)
    )
    (net B_A3
      (pins U18-35 J1-59 U8-3)
    )
    (net /Printer/PD2
      (pins P1-7 R2-1 C23-1 U15-6)
    )
    (net /Printer/PD3
      (pins P1-9 U15-8 C24-1 R6-1)
    )
    (net B_D6
      (pins U18-27 U14-17 U16-5 J1-34 U13-17 U17-5 U15-5 U11-18)
    )
    (net "/Printer/~{STROBE}"
      (pins C25-1 P1-1 U6-11 R9-1 RN4-2)
    )
    (net "unconnected-(J1-~{DACK3}-Pad15)"
      (pins J1-15)
    )
    (net B_A8
      (pins J1-54 U7-11)
    )
    (net "unconnected-(J1-DRQ3-Pad16)"
      (pins J1-16)
    )
    (net /Printer/PD4
      (pins C26-1 P1-11 U15-11 R3-1)
    )
    (net B_D5
      (pins U18-28 U14-14 U16-7 J1-35 U13-14 U17-7 U15-7 U11-17)
    )
    (net B_A2
      (pins U18-36 J1-60 U8-2)
    )
    (net /Printer/PD5
      (pins C27-1 P1-13 U15-13 R7-1)
    )
    (net B_IOW
      (pins U18-22 J1-13 U9-3 U1-1 U11-10)
    )
    (net "unconnected-(J1-~{DACK1}-Pad17)"
      (pins J1-17)
    )
    (net B_A16
      (pins J1-46)
    )
    (net B_A17
      (pins J1-45)
    )
    (net B_A6
      (pins J1-56 U7-15)
    )
    (net B_D2
      (pins U18-31 U14-7 U16-14 J1-38 U13-7 U17-14 U15-14 U11-14)
    )
    (net VCC
      (pins U4-14 C2-1 RN2-1 C19-1 C9-1 C6-1 R11-1 C15-1 U18-20 U18-24 C14-1 U14-20
        C16-1 C4-1 RN3-1 U16-20 C17-1 U6-14 J1-3 J1-29 U13-20 U10-1 U10-14 U8-16 C10-1
        C7-1 U7-20 C1-1 C5-1 C18-1 U9-6 U9-16 R10-1 U17-20 J4-4 RN1-1 U5-14 U15-20
        U1-14 C20-1 C13-1 RN4-1 U11-5 U11-40 J3-4 C3-1 R12-1 U2-14 C12-1 C11-1 U3-14
        C8-1 U12-14)
    )
    (net /Printer/PD6
      (pins C28-1 P1-15 U15-15 R4-1)
    )
    (net /Printer/PD7
      (pins R8-1 C29-1 P1-17 U15-17)
    )
    (net "unconnected-(J1-UNUSED-Pad8)"
      (pins J1-8)
    )
    (net B_A18
      (pins J1-44)
    )
    (net B_SMEMW
      (pins J1-11)
    )
    (net GND
      (pins U4-7 C2-2 C28-2 C19-2 C9-2 C6-2 C25-2 J7-2 C15-2 U18-1 C14-2 C26-2 U14-1
        U14-10 C16-2 C4-2 C29-2 U16-10 C27-2 P1-10 P1-12 P1-14 P1-16 P1-18 P1-20 P1-22
        P1-24 C17-2 U6-7 J1-1 J1-10 J1-31 U13-10 U10-4 U10-7 U8-4 U8-8 C10-2 C7-2
        U7-2 U7-3 U7-4 U7-5 U7-6 U7-7 U7-10 C1-2 C5-2 C18-2 U9-4 U9-8 U17-10 J4-3
        C23-2 C21-2 U5-7 U15-10 C22-2 U1-7 C20-2 C24-2 C13-2 NT1-1 J3-3 C3-2 U2-7
        C12-2 C11-2 U3-7 C8-2 U12-7 SW1-1 SW1-2 SW1-3 SW1-4 SW1-5)
    )
    (net BUSALE
      (pins J1-28)
    )
    (net 470A
      (pins D1-2 RN1-2)
    )
    (net B_A11
      (pins J1-51)
    )
    (net B_A4
      (pins J1-58 U8-6 U2-1)
    )
    (net B_A19
      (pins J1-43)
    )
    (net "{slash}AEN"
      (pins J1-42)
    )
    (net B_SMEMR
      (pins J1-12)
    )
    (net "unconnected-(J1-DRQ2-Pad6)"
      (pins J1-6)
    )
    (net B_A1
      (pins U18-37 J1-61 U8-1 U9-2)
    )
    (net "Net-(D1-K)"
      (pins D1-1 U12-10)
    )
    (net B_D7
      (pins U18-26 U14-18 U16-3 J1-33 U13-18 U17-3 U15-3 U11-19)
    )
    (net "unconnected-(J1-IO_READY-Pad41)"
      (pins J1-41)
    )
    (net TC
      (pins J1-27)
    )
    (net B_D4
      (pins U18-29 U14-13 U16-9 J1-36 U13-13 U17-9 U15-9 U11-16)
    )
    (net B_D0
      (pins U18-33 U14-3 U16-18 J1-40 U13-3 U17-18 U15-18 U11-12)
    )
    (net B_A9
      (pins J1-53 U7-8)
    )
    (net B_A0
      (pins U18-38 J1-62 U9-1 U11-9)
    )
    (net B_D1
      (pins U18-32 U14-4 U16-16 J1-39 U13-4 U17-16 U15-16 U11-13)
    )
    (net B_IOR
      (pins J1-14 U1-2 U11-8)
    )
    (net B_A13
      (pins J1-49)
    )
    (net B_A12
      (pins J1-50)
    )
    (net "Net-(D2-K)"
      (pins D2-1 U6-4)
    )
    (net B_D3
      (pins U18-30 U14-8 U16-12 J1-37 U13-8 U17-12 U15-12 U11-15)
    )
    (net B_A10
      (pins J1-52)
    )
    (net "unconnected-(J1-~{DACK2}-Pad26)"
      (pins J1-26)
    )
    (net 470G
      (pins D2-2 RN1-8)
    )
    (net 470H
      (pins D3-2 RN1-9)
    )
    (net "Net-(D3-K)"
      (pins D3-1 U6-6)
    )
    (net "Net-(D4-K)"
      (pins D4-1 U2-8)
    )
    (net 470B
      (pins D4-2 RN1-3)
    )
    (net "Net-(D5-K)"
      (pins U2-11 D5-1)
    )
    (net 470F
      (pins RN1-7 D5-2)
    )
    (net "Net-(D6-K)"
      (pins D6-1 U2-6)
    )
    (net 470C
      (pins D6-2 RN1-4)
    )
    (net "~{RESET}"
      (pins U18-34 J1-2 U11-4)
    )
    (net IRQ4
      (pins J5-10 J1-24 J2-10 J6-10)
    )
    (net IRQ6
      (pins J5-8 J1-22 J2-8 J6-8)
    )
    (net "B_~{NMI}"
      (pins J1-32)
    )
    (net B_CLK
      (pins U18-25 J1-20)
    )
    (net IRQ7
      (pins J5-7 J1-21 J2-7 J6-7)
    )
    (net "unconnected-(J1-+12V-Pad9)"
      (pins J1-9)
    )
    (net "unconnected-(J1--12V-Pad7)"
      (pins J1-7)
    )
    (net IRQ3
      (pins J5-11 J1-25 J2-11 J6-11)
    )
    (net IRQ5
      (pins J5-9 J1-23 J2-9 J6-9)
    )
    (net IRQ2
      (pins J5-12 J1-4 J2-12 J6-12)
    )
    (net "unconnected-(J1--5V-Pad5)"
      (pins J1-5)
    )
    (net INT_KM
      (pins U4-11 J2-1 J2-2 J2-3 J2-4 J2-5 J2-6)
    )
    (net "unconnected-(J3-Pad2)"
      (pins J3-2)
    )
    (net /Keyboard/MSEDAT
      (pins RN3-4 U11-28 J3-1 U12-2)
    )
    (net "unconnected-(J3-Pad6)"
      (pins J3-6)
    )
    (net /Keyboard/MSECLK
      (pins RN3-2 U11-39 J3-5 U12-4)
    )
    (net /Keyboard/KBDCLK
      (pins RN3-3 J4-5 U11-1 U12-6)
    )
    (net "unconnected-(J4-Pad6)"
      (pins J4-6)
    )
    (net /Keyboard/KBDDAT
      (pins RN3-5 J4-1 U11-27 U12-12)
    )
    (net "unconnected-(J4-Pad2)"
      (pins J4-2)
    )
    (net INT_PAR
      (pins J5-1 J5-2 J5-3 J5-4 J5-5 J5-6 U2-12 U2-13)
    )
    (net "Net-(J6-Pin_1)"
      (pins J6-1 J6-2 J6-3 J6-4 J6-5 J6-6 U3-10)
    )
    (net SERSRQ
      (pins J7-1 U18-18)
    )
    (net SERCLKIN
      (pins J7-4 U18-2 R10-2 U3-4)
    )
    (net SERDATAIN
      (pins J7-5 U18-3 R12-2 U3-2)
    )
    (net "Net-(J7-Pad3)"
      (pins R11-2 J7-3 U3-6)
    )
    (net "Net-(U11-EA)"
      (pins U11-2 U11-7 U11-20 NT1-2)
    )
    (net "/Printer/~{SEL}"
      (pins P1-8 U6-9 U5-8 RN4-5)
    )
    (net /Printer/STATUS0
      (pins U14-16 P1-26 U6-3 U17-15)
    )
    (net /Printer/PAPEROUT
      (pins U16-13 P1-23)
    )
    (net "/Printer/P-RESET"
      (pins P1-6 U17-6 U5-10 RN4-4)
    )
    (net /Printer/SELECT
      (pins U16-11 P1-25)
    )
    (net /Printer/ERROR
      (pins U16-8 P1-4)
    )
    (net "/Printer/~{BUSY}"
      (pins P1-21 U5-13)
    )
    (net ACK
      (pins U16-15 P1-19)
    )
    (net "/Printer/~{LINEFEED}"
      (pins P1-2 U6-13 U5-4 RN4-3)
    )
    (net "Net-(U13-O0)"
      (pins R1-2 U13-2)
    )
    (net "Net-(U13-O2)"
      (pins U13-6 R2-2)
    )
    (net "Net-(U13-O4)"
      (pins U13-12 R3-2)
    )
    (net "Net-(U13-O6)"
      (pins U13-16 R4-2)
    )
    (net "Net-(U13-O1)"
      (pins U13-5 R5-2)
    )
    (net "Net-(U13-O3)"
      (pins U13-9 R6-2)
    )
    (net "Net-(U13-O5)"
      (pins U13-15 R7-2)
    )
    (net "Net-(U13-O7)"
      (pins R8-2 U13-19)
    )
    (net "Net-(R9-Pad2)"
      (pins R9-2 U5-2)
    )
    (net 470E
      (pins RN1-6)
    )
    (net 470D
      (pins RN1-5 U12-8 U12-11)
    )
    (net VIA1_INT
      (pins RN2-4 U18-21 U3-11)
    )
    (net "Net-(RN2-R7)"
      (pins RN2-8 U7-16 SW1-7)
    )
    (net "Net-(RN2-R8)"
      (pins RN2-9 U7-18 SW1-6)
    )
    (net "Net-(RN2-R5)"
      (pins RN2-6 U7-12 SW1-9)
    )
    (net "Net-(RN2-R4)"
      (pins RN2-5 U7-9 SW1-10)
    )
    (net "Net-(RN2-R6)"
      (pins RN2-7 U7-14 SW1-8)
    )
    (net "unconnected-(RN2-R1-Pad2)"
      (pins RN2-2)
    )
    (net "unconnected-(RN2-R2-Pad3)"
      (pins RN2-3)
    )
    (net "unconnected-(RN3-R8-Pad9)"
      (pins RN3-9)
    )
    (net "unconnected-(RN3-R7-Pad8)"
      (pins RN3-8)
    )
    (net "unconnected-(RN3-R6-Pad7)"
      (pins RN3-7)
    )
    (net /Keyboard/PROG
      (pins RN3-6 U11-25)
    )
    (net "unconnected-(RN4-R6-Pad7)"
      (pins RN4-7)
    )
    (net "unconnected-(RN4-R7-Pad8)"
      (pins RN4-8)
    )
    (net /Printer/BUSY
      (pins U16-17 U5-12 RN4-6)
    )
    (net "unconnected-(RN4-R8-Pad9)"
      (pins RN4-9)
    )
    (net "~{CS_PAR}"
      (pins U9-5 U1-6 U2-9 U2-10)
    )
    (net "unconnected-(U1-Pad12)"
      (pins U1-12)
    )
    (net "unconnected-(U1-Pad11)"
      (pins U1-11)
    )
    (net "unconnected-(U1-Pad10)"
      (pins U1-10)
    )
    (net "unconnected-(U1-Pad13)"
      (pins U1-13)
    )
    (net "Net-(U7-G)"
      (pins U7-1 U1-3)
    )
    (net "~{SELx10}"
      (pins U8-15 U1-4)
    )
    (net "unconnected-(U1-Pad9)"
      (pins U1-9)
    )
    (net "~{SELx12}"
      (pins U8-14 U1-5)
    )
    (net "unconnected-(U1-Pad8)"
      (pins U1-8)
    )
    (net "unconnected-(U3-Pad8)"
      (pins U3-8)
    )
    (net "unconnected-(U3-Pad9)"
      (pins U3-9)
    )
    (net "unconnected-(U5-Pad6)"
      (pins U5-6)
    )
    (net "unconnected-(U5-Pad5)"
      (pins U5-5)
    )
    (net BoardSelect
      (pins U8-5 U7-19 U2-2)
    )
    (net "unconnected-(U4-Pad9)"
      (pins U4-9)
    )
    (net "unconnected-(U4-Pad10)"
      (pins U4-10)
    )
    (net CS_VIA1
      (pins U18-23 U2-3 U2-4 U2-5)
    )
    (net "unconnected-(U4-Pad8)"
      (pins U4-8)
    )
    (net "unconnected-(U4-Pad3)"
      (pins U4-3)
    )
    (net "unconnected-(U4-Pad2)"
      (pins U4-2)
    )
    (net SERATNOUT
      (pins U18-9 U3-5)
    )
    (net SERDATAOUT
      (pins U18-19 U3-1)
    )
    (net "unconnected-(U3-Pad12)"
      (pins U3-12)
    )
    (net "unconnected-(U3-Pad13)"
      (pins U3-13)
    )
    (net SERCLKOUT
      (pins U18-39 U3-3)
    )
    (net "~{CS_KM}"
      (pins U8-7 U11-6 U12-9)
    )
    (net "Net-(U5-Pad11)"
      (pins U6-2 U5-11)
    )
    (net "Net-(U14-O0)"
      (pins U14-2 U5-1)
    )
    (net "Net-(U14-O3)"
      (pins U14-9 U5-9)
    )
    (net "Net-(U14-O1)"
      (pins U14-5 U5-3)
    )
    (net "Net-(U17-I0a)"
      (pins U6-10 U17-2)
    )
    (net "Net-(U14-O2)"
      (pins U14-6 U6-1)
    )
    (net "Net-(U17-I3a)"
      (pins U6-8 U17-8)
    )
    (net "Net-(U17-I1a)"
      (pins U6-12 U17-4)
    )
    (net /Printer/STATUS1
      (pins U14-19 U6-5 U17-17)
    )
    (net "~{SELx18}"
      (pins U8-11)
    )
    (net "~{SELx1A}"
      (pins U8-10)
    )
    (net "~{SELx16}"
      (pins U8-12)
    )
    (net "~{SELx14}"
      (pins U8-13)
    )
    (net "~{SELx1C}"
      (pins U8-9)
    )
    (net "~{PAROUT0}"
      (pins U13-11 U9-15)
    )
    (net "~{PARIN0}"
      (pins U9-11 U15-1 U15-19)
    )
    (net "unconnected-(U9-O7-Pad7)"
      (pins U9-7)
    )
    (net "~{PARIN1}"
      (pins U16-1 U16-2 U16-4 U16-6 U16-19 U9-10)
    )
    (net "~{PAROUT2}"
      (pins U14-11 U9-13)
    )
    (net "~{PARIN2}"
      (pins U9-9 U17-1 U17-19)
    )
    (net "unconnected-(U9-O3-Pad12)"
      (pins U9-12)
    )
    (net "unconnected-(U9-O1-Pad14)"
      (pins U9-14)
    )
    (net "unconnected-(U10-Pin_9-Pad9)"
      (pins U10-9)
    )
    (net "unconnected-(U10-Pin_5-Pad5)"
      (pins U10-5)
    )
    (net "unconnected-(U10-Pin_3-Pad3)"
      (pins U10-3)
    )
    (net "unconnected-(U10-Pin_12-Pad12)"
      (pins U10-12)
    )
    (net "unconnected-(U10-Pin_10-Pad10)"
      (pins U10-10)
    )
    (net "unconnected-(U10-Pin_2-Pad2)"
      (pins U10-2)
    )
    (net "unconnected-(U10-Pin_6-Pad6)"
      (pins U10-6)
    )
    (net CLK
      (pins U10-8 U10-11 U11-3)
    )
    (net "unconnected-(U10-Pin_13-Pad13)"
      (pins U10-13)
    )
    (net "unconnected-(U11-SYNC-Pad11)"
      (pins U11-11)
    )
    (net "Net-(U11-P23)"
      (pins U11-24 U12-3)
    )
    (net /Keyboard/P13
      (pins U11-30)
    )
    (net /Keyboard/P20
      (pins U11-21)
    )
    (net "Net-(U11-P27{slash}DAK)"
      (pins U11-38 U12-13)
    )
    (net /Keyboard/P16
      (pins U11-33)
    )
    (net "Net-(U11-P22)"
      (pins U11-23 U12-1)
    )
    (net "Net-(U11-P26{slash}DRQ)"
      (pins U11-37 U12-5)
    )
    (net /Keyboard/P15
      (pins U11-32)
    )
    (net "unconnected-(U4-Pad4)"
      (pins U4-4)
    )
    (net "unconnected-(U4-Pad6)"
      (pins U4-6)
    )
    (net /Keyboard/P17
      (pins U11-34)
    )
    (net /Keyboard/P12
      (pins U11-29)
    )
    (net "unconnected-(U11-SSPP-Pad26)"
      (pins U11-26)
    )
    (net /Keyboard/P14
      (pins U11-31)
    )
    (net /Keyboard/P21
      (pins U11-22)
    )
    (net "/Printer/~{PDENBL}"
      (pins U14-15 U13-1 U17-13)
    )
    (net PARINT
      (pins U14-12 U17-11)
    )
    (net USERB_3
      (pins U18-13)
    )
    (net USERA_4
      (pins U18-6)
    )
    (net USERB_1
      (pins U18-11)
    )
    (net USERB_2
      (pins U18-12)
    )
    (net USERA_6
      (pins U18-8)
    )
    (net USERA_2
      (pins U18-4)
    )
    (net USERB_7
      (pins U18-17)
    )
    (net USERB_6
      (pins U18-16)
    )
    (net USERB_5
      (pins U18-15)
    )
    (net USERB_4
      (pins U18-14)
    )
    (net USERA_5
      (pins U18-7)
    )
    (net USERA_3
      (pins U18-5)
    )
    (net USERB_0
      (pins U18-10)
    )
    (net "unconnected-(U18-CA1-Pad40)"
      (pins U18-40)
    )
    (net "unconnected-(U4-Pad1)"
      (pins U4-1)
    )
    (net "unconnected-(U4-Pad5)"
      (pins U4-5)
    )
    (net "Net-(U11-P25{slash}BF)"
      (pins U4-13 U11-36)
    )
    (net "Net-(U11-P24{slash}OB)"
      (pins U4-12 U11-35)
    )
    (class kicad_default "" /Keyboard/KBDCLK /Keyboard/KBDDAT /Keyboard/MSECLK
      /Keyboard/MSEDAT /Keyboard/P12 /Keyboard/P13 /Keyboard/P14 /Keyboard/P15
      /Keyboard/P16 /Keyboard/P17 /Keyboard/P20 /Keyboard/P21 /Keyboard/PROG
      /Printer/BUSY /Printer/ERROR "/Printer/P-RESET" /Printer/PAPEROUT /Printer/PD0
      /Printer/PD1 /Printer/PD2 /Printer/PD3 /Printer/PD4 /Printer/PD5 /Printer/PD6
      /Printer/PD7 /Printer/SELECT /Printer/STATUS0 /Printer/STATUS1 "/Printer/~{BUSY}"
      "/Printer/~{LINEFEED}" "/Printer/~{PDENBL}" "/Printer/~{SEL}" "/Printer/~{STROBE}"
      470A 470B 470C 470D 470E 470F 470G 470H ACK BUSALE BUSCLK B_A0 B_A1
      B_A10 B_A11 B_A12 B_A13 B_A14 B_A15 B_A16 B_A17 B_A18 B_A19 B_A2 B_A3
      B_A4 B_A5 B_A6 B_A7 B_A8 B_A9 B_CLK B_D0 B_D1 B_D2 B_D3 B_D4 B_D5 B_D6
      B_D7 B_IOR B_IOW B_SMEMR B_SMEMW "B_~{NMI}" BoardSelect CLK CS_VIA1
      GND INT_KM INT_PAR IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 "Net-(D1-K)" "Net-(D2-K)"
      "Net-(D3-K)" "Net-(D4-K)" "Net-(D5-K)" "Net-(D6-K)" "Net-(J6-Pin_1)"
      "Net-(J7-Pad3)" "Net-(R9-Pad2)" "Net-(RN2-R4)" "Net-(RN2-R5)" "Net-(RN2-R6)"
      "Net-(RN2-R7)" "Net-(RN2-R8)" "Net-(U11-EA)" "Net-(U11-P22)" "Net-(U11-P23)"
      "Net-(U11-P24{slash}OB)" "Net-(U11-P25{slash}BF)" "Net-(U11-P26{slash}DRQ)"
      "Net-(U11-P27{slash}DAK)" "Net-(U13-O0)" "Net-(U13-O1)" "Net-(U13-O2)"
      "Net-(U13-O3)" "Net-(U13-O4)" "Net-(U13-O5)" "Net-(U13-O6)" "Net-(U13-O7)"
      "Net-(U14-O0)" "Net-(U14-O1)" "Net-(U14-O2)" "Net-(U14-O3)" "Net-(U17-I0a)"
      "Net-(U17-I1a)" "Net-(U17-I3a)" "Net-(U5-Pad11)" "Net-(U7-G)" PARINT
      SERATNOUT SERCLKIN SERCLKOUT SERDATAIN SERDATAOUT SERSRQ TC USERA_2
      USERA_3 USERA_4 USERA_5 USERA_6 USERB_0 USERB_1 USERB_2 USERB_3 USERB_4
      USERB_5 USERB_6 USERB_7 VCC VIA1_INT "unconnected-(J1-+12V-Pad9)" "unconnected-(J1--12V-Pad7)"
      "unconnected-(J1--5V-Pad5)" "unconnected-(J1-DRQ1-Pad18)" "unconnected-(J1-DRQ2-Pad6)"
      "unconnected-(J1-DRQ3-Pad16)" "unconnected-(J1-IO_READY-Pad41)" "unconnected-(J1-UNUSED-Pad8)"
      "unconnected-(J1-~{DACK0}-Pad19)" "unconnected-(J1-~{DACK1}-Pad17)"
      "unconnected-(J1-~{DACK2}-Pad26)" "unconnected-(J1-~{DACK3}-Pad15)"
      "unconnected-(J3-Pad2)" "unconnected-(J3-Pad6)" "unconnected-(J4-Pad2)"
      "unconnected-(J4-Pad6)" "unconnected-(RN2-R1-Pad2)" "unconnected-(RN2-R2-Pad3)"
      "unconnected-(RN3-R6-Pad7)" "unconnected-(RN3-R7-Pad8)" "unconnected-(RN3-R8-Pad9)"
      "unconnected-(RN4-R6-Pad7)" "unconnected-(RN4-R7-Pad8)" "unconnected-(RN4-R8-Pad9)"
      "unconnected-(U1-Pad10)" "unconnected-(U1-Pad11)" "unconnected-(U1-Pad12)"
      "unconnected-(U1-Pad13)" "unconnected-(U1-Pad8)" "unconnected-(U1-Pad9)"
      "unconnected-(U10-Pin_10-Pad10)" "unconnected-(U10-Pin_12-Pad12)" "unconnected-(U10-Pin_13-Pad13)"
      "unconnected-(U10-Pin_2-Pad2)" "unconnected-(U10-Pin_3-Pad3)" "unconnected-(U10-Pin_5-Pad5)"
      "unconnected-(U10-Pin_6-Pad6)" "unconnected-(U10-Pin_9-Pad9)" "unconnected-(U11-SSPP-Pad26)"
      "unconnected-(U11-SYNC-Pad11)" "unconnected-(U18-CA1-Pad40)" "unconnected-(U3-Pad12)"
      "unconnected-(U3-Pad13)" "unconnected-(U3-Pad8)" "unconnected-(U3-Pad9)"
      "unconnected-(U4-Pad1)" "unconnected-(U4-Pad10)" "unconnected-(U4-Pad2)"
      "unconnected-(U4-Pad3)" "unconnected-(U4-Pad4)" "unconnected-(U4-Pad5)"
      "unconnected-(U4-Pad6)" "unconnected-(U4-Pad8)" "unconnected-(U4-Pad9)"
      "unconnected-(U5-Pad5)" "unconnected-(U5-Pad6)" "unconnected-(U9-O1-Pad14)"
      "unconnected-(U9-O3-Pad12)" "unconnected-(U9-O7-Pad7)" "{slash}AEN"
      "~{CS_KM}" "~{CS_PAR}" "~{PARIN0}" "~{PARIN1}" "~{PARIN2}" "~{PAROUT0}"
      "~{PAROUT2}" "~{RESET}" "~{SELx10}" "~{SELx12}" "~{SELx14}" "~{SELx16}"
      "~{SELx18}" "~{SELx1A}" "~{SELx1C}"
      (circuit
        (use_via Via[0-1]_600:300_um)
      )
      (rule
        (width 200)
        (clearance 200)
      )
    )
  )
  (wiring
  )
)
