{
  "creator": "Yosys 0.10+12 (open-tool-forge build) (git sha1 356ec7bb, clang 11.0.3 )",
  "modules": {
    "AND2_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AND2_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AND2_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AND3_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AND3_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AND3_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AND4_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AND4_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AND4_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "ANTENNA_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        }
      }
    },
    "AOI211_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AOI211_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AOI211_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AOI21_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "AOI21_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "AOI21_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "AOI221_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "AOI221_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "AOI221_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "AOI222_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AOI222_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AOI222_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AOI22_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AOI22_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "AOI22_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "BUF_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "BUF_X16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "BUF_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "BUF_X32": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "BUF_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "BUF_X8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "CLKBUF_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "CLKBUF_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "CLKBUF_X3": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "CLKGATETST_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "E": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "GCK": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "GCK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "CLKGATETST_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "E": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "GCK": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "GCK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "CLKGATETST_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "E": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "GCK": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "GCK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "CLKGATETST_X8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "E": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "GCK": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "GCK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "CLKGATE_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "E": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "GCK": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "GCK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "CLKGATE_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "E": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "GCK": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "GCK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "CLKGATE_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "E": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "GCK": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "GCK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "CLKGATE_X8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "E": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "GCK": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "GCK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "Circuit432": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:195.1-212.10"
      },
      "ports": {
        "in4": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "in17": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "in30": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "in43": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "in56": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "in69": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "in82": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "in95": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "in108": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "in1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "in11": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "in24": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "in37": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "in50": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "in63": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "in76": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "in89": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "in102": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "in8": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "in21": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "in34": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "in47": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "in60": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "in73": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "in86": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "in99": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "in112": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "in14": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "in27": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "in40": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "in53": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "in66": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "in79": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "in92": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "in105": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "in115": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "out223": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "out329": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "out370": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "out421": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "out430": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "out431": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "out432": {
          "direction": "output",
          "bits": [ 44 ]
        }
      },
      "cells": {
        "Ckt432.M1.U1": {
          "hide_name": 0,
          "type": "OAI21_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:9.12-9.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B1": [ 11 ],
            "B2": [ 45 ],
            "ZN": [ 46 ]
          }
        },
        "Ckt432.M1.U10": {
          "hide_name": 0,
          "type": "OR2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U10",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:18.10-18.45|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 47 ],
            "A2": [ 48 ],
            "ZN": [ 38 ]
          }
        },
        "Ckt432.M1.U11": {
          "hide_name": 0,
          "type": "OAI221_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U11",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:19.13-19.78|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "C1": "input",
            "C2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 49 ],
            "B1": [ 50 ],
            "B2": [ 16 ],
            "C1": [ 51 ],
            "C2": [ 15 ],
            "ZN": [ 48 ]
          }
        },
        "Ckt432.M1.U12": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U12",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:20.10-20.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 52 ],
            "ZN": [ 49 ]
          }
        },
        "Ckt432.M1.U13": {
          "hide_name": 0,
          "type": "OAI222_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U13",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:21.13-22.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "B1": "input",
            "B2": "input",
            "C1": "input",
            "C2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 18 ],
            "A2": [ 53 ],
            "B1": [ 19 ],
            "B2": [ 54 ],
            "C1": [ 17 ],
            "C2": [ 55 ],
            "ZN": [ 52 ]
          }
        },
        "Ckt432.M1.U14": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U14",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:23.10-23.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 8 ],
            "ZN": [ 55 ]
          }
        },
        "Ckt432.M1.U15": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U15",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:24.10-24.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 10 ],
            "ZN": [ 54 ]
          }
        },
        "Ckt432.M1.U16": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U16",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:25.10-25.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 9 ],
            "ZN": [ 53 ]
          }
        },
        "Ckt432.M1.U17": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U17",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:26.10-26.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 6 ],
            "ZN": [ 51 ]
          }
        },
        "Ckt432.M1.U18": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U18",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:27.10-27.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 7 ],
            "ZN": [ 50 ]
          }
        },
        "Ckt432.M1.U19": {
          "hide_name": 0,
          "type": "OAI221_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U19",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:28.13-28.78|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "C1": "input",
            "C2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B1": [ 57 ],
            "B2": [ 12 ],
            "C1": [ 45 ],
            "C2": [ 11 ],
            "ZN": [ 47 ]
          }
        },
        "Ckt432.M1.U2": {
          "hide_name": 0,
          "type": "OAI21_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:10.12-10.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B1": [ 12 ],
            "B2": [ 57 ],
            "ZN": [ 58 ]
          }
        },
        "Ckt432.M1.U20": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U20",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:29.10-29.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 59 ],
            "ZN": [ 56 ]
          }
        },
        "Ckt432.M1.U21": {
          "hide_name": 0,
          "type": "OAI22_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U21",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:30.12-30.68|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 13 ],
            "A2": [ 60 ],
            "B1": [ 14 ],
            "B2": [ 61 ],
            "ZN": [ 59 ]
          }
        },
        "Ckt432.M1.U22": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U22",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:31.10-31.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 5 ],
            "ZN": [ 61 ]
          }
        },
        "Ckt432.M1.U23": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U23",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:32.10-32.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 4 ],
            "ZN": [ 60 ]
          }
        },
        "Ckt432.M1.U24": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U24",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:33.10-33.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 2 ],
            "ZN": [ 45 ]
          }
        },
        "Ckt432.M1.U25": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U25",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:34.10-34.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 3 ],
            "ZN": [ 57 ]
          }
        },
        "Ckt432.M1.U3": {
          "hide_name": 0,
          "type": "OAI21_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:11.12-11.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B1": [ 13 ],
            "B2": [ 60 ],
            "ZN": [ 62 ]
          }
        },
        "Ckt432.M1.U4": {
          "hide_name": 0,
          "type": "OAI21_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:12.12-12.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B1": [ 14 ],
            "B2": [ 61 ],
            "ZN": [ 63 ]
          }
        },
        "Ckt432.M1.U5": {
          "hide_name": 0,
          "type": "OAI21_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:13.12-13.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B1": [ 15 ],
            "B2": [ 51 ],
            "ZN": [ 64 ]
          }
        },
        "Ckt432.M1.U6": {
          "hide_name": 0,
          "type": "OAI21_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:14.12-14.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B1": [ 16 ],
            "B2": [ 50 ],
            "ZN": [ 65 ]
          }
        },
        "Ckt432.M1.U7": {
          "hide_name": 0,
          "type": "OAI21_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:15.12-15.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B1": [ 17 ],
            "B2": [ 55 ],
            "ZN": [ 66 ]
          }
        },
        "Ckt432.M1.U8": {
          "hide_name": 0,
          "type": "OAI21_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U8",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:16.12-16.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B1": [ 18 ],
            "B2": [ 53 ],
            "ZN": [ 67 ]
          }
        },
        "Ckt432.M1.U9": {
          "hide_name": 0,
          "type": "OAI21_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M1 U9",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:17.12-17.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B1": [ 19 ],
            "B2": [ 54 ],
            "ZN": [ 68 ]
          }
        },
        "Ckt432.M2.U1": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:47.12-47.47|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 39 ],
            "A2": [ 69 ],
            "ZN": [ 70 ]
          }
        },
        "Ckt432.M2.U10": {
          "hide_name": 0,
          "type": "NAND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U10",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:56.12-56.65|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 71 ],
            "A2": [ 72 ],
            "A3": [ 73 ],
            "A4": [ 74 ],
            "ZN": [ 39 ]
          }
        },
        "Ckt432.M2.U11": {
          "hide_name": 0,
          "type": "AND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U11",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:57.11-57.63|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 75 ],
            "A2": [ 76 ],
            "A3": [ 77 ],
            "A4": [ 78 ],
            "ZN": [ 74 ]
          }
        },
        "Ckt432.M2.U12": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U12",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:58.12-58.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 10 ],
            "A2": [ 79 ],
            "A3": [ 68 ],
            "ZN": [ 78 ]
          }
        },
        "Ckt432.M2.U13": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U13",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:59.10-59.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 28 ],
            "ZN": [ 79 ]
          }
        },
        "Ckt432.M2.U14": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U14",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:60.12-60.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 9 ],
            "A2": [ 80 ],
            "A3": [ 67 ],
            "ZN": [ 77 ]
          }
        },
        "Ckt432.M2.U15": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U15",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:61.10-61.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 27 ],
            "ZN": [ 80 ]
          }
        },
        "Ckt432.M2.U16": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U16",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:62.12-62.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 8 ],
            "A2": [ 81 ],
            "A3": [ 66 ],
            "ZN": [ 76 ]
          }
        },
        "Ckt432.M2.U17": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U17",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:63.10-63.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 26 ],
            "ZN": [ 81 ]
          }
        },
        "Ckt432.M2.U18": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U18",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:64.12-64.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 7 ],
            "A2": [ 82 ],
            "A3": [ 65 ],
            "ZN": [ 75 ]
          }
        },
        "Ckt432.M2.U19": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U19",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:65.10-65.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 25 ],
            "ZN": [ 82 ]
          }
        },
        "Ckt432.M2.U2": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:48.12-48.47|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 39 ],
            "A2": [ 83 ],
            "ZN": [ 84 ]
          }
        },
        "Ckt432.M2.U20": {
          "hide_name": 0,
          "type": "AND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U20",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:66.11-66.54|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 85 ],
            "A2": [ 69 ],
            "A3": [ 83 ],
            "ZN": [ 73 ]
          }
        },
        "Ckt432.M2.U21": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U21",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:67.12-67.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 3 ],
            "A2": [ 86 ],
            "A3": [ 58 ],
            "ZN": [ 83 ]
          }
        },
        "Ckt432.M2.U22": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U22",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:68.10-68.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 21 ],
            "ZN": [ 86 ]
          }
        },
        "Ckt432.M2.U23": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U23",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:69.12-69.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 2 ],
            "A2": [ 87 ],
            "A3": [ 46 ],
            "ZN": [ 69 ]
          }
        },
        "Ckt432.M2.U24": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U24",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:70.10-70.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 20 ],
            "ZN": [ 87 ]
          }
        },
        "Ckt432.M2.U25": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U25",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:71.12-71.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 4 ],
            "A2": [ 88 ],
            "A3": [ 62 ],
            "ZN": [ 85 ]
          }
        },
        "Ckt432.M2.U26": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U26",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:72.10-72.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 22 ],
            "ZN": [ 88 ]
          }
        },
        "Ckt432.M2.U27": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U27",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:73.12-73.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 5 ],
            "A2": [ 89 ],
            "A3": [ 63 ],
            "ZN": [ 72 ]
          }
        },
        "Ckt432.M2.U28": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U28",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:74.10-74.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 23 ],
            "ZN": [ 89 ]
          }
        },
        "Ckt432.M2.U29": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U29",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:75.12-75.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 6 ],
            "A2": [ 90 ],
            "A3": [ 64 ],
            "ZN": [ 71 ]
          }
        },
        "Ckt432.M2.U3": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:49.12-49.47|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 39 ],
            "A2": [ 85 ],
            "ZN": [ 91 ]
          }
        },
        "Ckt432.M2.U30": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U30",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:76.10-76.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 24 ],
            "ZN": [ 90 ]
          }
        },
        "Ckt432.M2.U4": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:50.12-50.47|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 39 ],
            "A2": [ 72 ],
            "ZN": [ 92 ]
          }
        },
        "Ckt432.M2.U5": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:51.12-51.47|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 39 ],
            "A2": [ 71 ],
            "ZN": [ 93 ]
          }
        },
        "Ckt432.M2.U6": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:52.12-52.47|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 39 ],
            "A2": [ 75 ],
            "ZN": [ 94 ]
          }
        },
        "Ckt432.M2.U7": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:53.12-53.47|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 39 ],
            "A2": [ 76 ],
            "ZN": [ 95 ]
          }
        },
        "Ckt432.M2.U8": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U8",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:54.12-54.47|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 39 ],
            "A2": [ 77 ],
            "ZN": [ 96 ]
          }
        },
        "Ckt432.M2.U9": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M2 U9",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:55.12-55.47|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 39 ],
            "A2": [ 78 ],
            "ZN": [ 97 ]
          }
        },
        "Ckt432.M3.U1": {
          "hide_name": 0,
          "type": "NAND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:89.12-89.62|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 98 ],
            "A2": [ 99 ],
            "A3": [ 100 ],
            "A4": [ 101 ],
            "ZN": [ 40 ]
          }
        },
        "Ckt432.M3.U10": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U10",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:98.10-98.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 29 ],
            "ZN": [ 102 ]
          }
        },
        "Ckt432.M3.U11": {
          "hide_name": 0,
          "type": "AND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U11",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:99.11-99.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 103 ],
            "A2": [ 104 ],
            "A3": [ 105 ],
            "ZN": [ 100 ]
          }
        },
        "Ckt432.M3.U12": {
          "hide_name": 0,
          "type": "NAND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U12",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:100.12-100.73|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 95 ],
            "A2": [ 66 ],
            "A3": [ 8 ],
            "A4": [ 106 ],
            "ZN": [ 105 ]
          }
        },
        "Ckt432.M3.U13": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U13",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:101.10-101.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 35 ],
            "ZN": [ 106 ]
          }
        },
        "Ckt432.M3.U14": {
          "hide_name": 0,
          "type": "NAND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U14",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:102.12-102.73|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 97 ],
            "A2": [ 68 ],
            "A3": [ 10 ],
            "A4": [ 107 ],
            "ZN": [ 104 ]
          }
        },
        "Ckt432.M3.U15": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U15",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:103.10-103.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 37 ],
            "ZN": [ 107 ]
          }
        },
        "Ckt432.M3.U16": {
          "hide_name": 0,
          "type": "NAND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U16",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:104.12-104.73|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 96 ],
            "A2": [ 67 ],
            "A3": [ 9 ],
            "A4": [ 108 ],
            "ZN": [ 103 ]
          }
        },
        "Ckt432.M3.U17": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U17",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:105.10-105.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 36 ],
            "ZN": [ 108 ]
          }
        },
        "Ckt432.M3.U18": {
          "hide_name": 0,
          "type": "NAND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U18",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:106.12-106.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 94 ],
            "A2": [ 65 ],
            "A3": [ 7 ],
            "A4": [ 109 ],
            "ZN": [ 99 ]
          }
        },
        "Ckt432.M3.U19": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U19",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:107.10-107.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 34 ],
            "ZN": [ 109 ]
          }
        },
        "Ckt432.M3.U2": {
          "hide_name": 0,
          "type": "AND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:90.11-90.61|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 110 ],
            "A2": [ 111 ],
            "A3": [ 112 ],
            "A4": [ 113 ],
            "ZN": [ 101 ]
          }
        },
        "Ckt432.M3.U20": {
          "hide_name": 0,
          "type": "NAND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U20",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:108.12-108.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 93 ],
            "A2": [ 64 ],
            "A3": [ 6 ],
            "A4": [ 114 ],
            "ZN": [ 98 ]
          }
        },
        "Ckt432.M3.U21": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U21",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:109.10-109.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 33 ],
            "ZN": [ 114 ]
          }
        },
        "Ckt432.M3.U3": {
          "hide_name": 0,
          "type": "NAND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:91.12-91.70|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 92 ],
            "A2": [ 63 ],
            "A3": [ 5 ],
            "A4": [ 115 ],
            "ZN": [ 113 ]
          }
        },
        "Ckt432.M3.U4": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:92.10-92.34|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 32 ],
            "ZN": [ 115 ]
          }
        },
        "Ckt432.M3.U5": {
          "hide_name": 0,
          "type": "NAND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:93.12-93.71|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 91 ],
            "A2": [ 62 ],
            "A3": [ 4 ],
            "A4": [ 116 ],
            "ZN": [ 112 ]
          }
        },
        "Ckt432.M3.U6": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:94.10-94.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 31 ],
            "ZN": [ 116 ]
          }
        },
        "Ckt432.M3.U7": {
          "hide_name": 0,
          "type": "NAND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:95.12-95.71|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 84 ],
            "A2": [ 58 ],
            "A3": [ 3 ],
            "A4": [ 117 ],
            "ZN": [ 111 ]
          }
        },
        "Ckt432.M3.U8": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U8",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:96.10-96.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 30 ],
            "ZN": [ 117 ]
          }
        },
        "Ckt432.M3.U9": {
          "hide_name": 0,
          "type": "NAND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M3 U9",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:97.12-97.71|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 70 ],
            "A2": [ 46 ],
            "A3": [ 2 ],
            "A4": [ 102 ],
            "ZN": [ 110 ]
          }
        },
        "Ckt432.M4.U1": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:123.12-123.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 2 ],
            "A2": [ 118 ],
            "A3": [ 119 ],
            "ZN": [ 120 ]
          }
        },
        "Ckt432.M4.U10": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U10",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:132.12-132.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 5 ],
            "A2": [ 121 ],
            "A3": [ 122 ],
            "ZN": [ 123 ]
          }
        },
        "Ckt432.M4.U11": {
          "hide_name": 0,
          "type": "AOI22_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U11",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:133.12-133.67|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 14 ],
            "A2": [ 38 ],
            "B1": [ 23 ],
            "B2": [ 39 ],
            "ZN": [ 122 ]
          }
        },
        "Ckt432.M4.U12": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U12",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:134.12-134.47|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 32 ],
            "A2": [ 40 ],
            "ZN": [ 121 ]
          }
        },
        "Ckt432.M4.U13": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U13",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:135.12-135.59|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 6 ],
            "A2": [ 124 ],
            "A3": [ 125 ],
            "ZN": [ 126 ]
          }
        },
        "Ckt432.M4.U14": {
          "hide_name": 0,
          "type": "AOI22_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U14",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:136.12-136.68|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 15 ],
            "A2": [ 38 ],
            "B1": [ 24 ],
            "B2": [ 39 ],
            "ZN": [ 125 ]
          }
        },
        "Ckt432.M4.U15": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U15",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:137.12-137.47|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 33 ],
            "A2": [ 40 ],
            "ZN": [ 124 ]
          }
        },
        "Ckt432.M4.U16": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U16",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:138.12-138.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 7 ],
            "A2": [ 127 ],
            "A3": [ 128 ],
            "ZN": [ 129 ]
          }
        },
        "Ckt432.M4.U17": {
          "hide_name": 0,
          "type": "AOI22_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U17",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:139.12-139.68|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 16 ],
            "A2": [ 38 ],
            "B1": [ 25 ],
            "B2": [ 39 ],
            "ZN": [ 128 ]
          }
        },
        "Ckt432.M4.U18": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U18",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:140.12-140.48|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 34 ],
            "A2": [ 40 ],
            "ZN": [ 127 ]
          }
        },
        "Ckt432.M4.U19": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U19",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:141.12-141.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 8 ],
            "A2": [ 130 ],
            "A3": [ 131 ],
            "ZN": [ 132 ]
          }
        },
        "Ckt432.M4.U2": {
          "hide_name": 0,
          "type": "AOI22_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:124.12-124.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 38 ],
            "A2": [ 11 ],
            "B1": [ 39 ],
            "B2": [ 20 ],
            "ZN": [ 119 ]
          }
        },
        "Ckt432.M4.U20": {
          "hide_name": 0,
          "type": "AOI22_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U20",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:142.12-142.68|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 17 ],
            "A2": [ 38 ],
            "B1": [ 26 ],
            "B2": [ 39 ],
            "ZN": [ 131 ]
          }
        },
        "Ckt432.M4.U21": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U21",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:143.12-143.48|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 35 ],
            "A2": [ 40 ],
            "ZN": [ 130 ]
          }
        },
        "Ckt432.M4.U22": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U22",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:144.12-144.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 9 ],
            "A2": [ 133 ],
            "A3": [ 134 ],
            "ZN": [ 135 ]
          }
        },
        "Ckt432.M4.U23": {
          "hide_name": 0,
          "type": "AOI22_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U23",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:145.12-145.68|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 18 ],
            "A2": [ 38 ],
            "B1": [ 27 ],
            "B2": [ 39 ],
            "ZN": [ 134 ]
          }
        },
        "Ckt432.M4.U24": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U24",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:146.12-146.48|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 36 ],
            "A2": [ 40 ],
            "ZN": [ 133 ]
          }
        },
        "Ckt432.M4.U25": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U25",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:147.12-147.60|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 10 ],
            "A2": [ 136 ],
            "A3": [ 137 ],
            "ZN": [ 138 ]
          }
        },
        "Ckt432.M4.U26": {
          "hide_name": 0,
          "type": "AOI22_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U26",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:148.12-148.68|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 19 ],
            "A2": [ 38 ],
            "B1": [ 28 ],
            "B2": [ 39 ],
            "ZN": [ 137 ]
          }
        },
        "Ckt432.M4.U27": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U27",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:149.12-149.48|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 37 ],
            "A2": [ 40 ],
            "ZN": [ 136 ]
          }
        },
        "Ckt432.M4.U3": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:125.12-125.46|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 40 ],
            "A2": [ 29 ],
            "ZN": [ 118 ]
          }
        },
        "Ckt432.M4.U4": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:126.12-126.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 3 ],
            "A2": [ 139 ],
            "A3": [ 140 ],
            "ZN": [ 141 ]
          }
        },
        "Ckt432.M4.U5": {
          "hide_name": 0,
          "type": "AOI22_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:127.12-127.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 12 ],
            "A2": [ 38 ],
            "B1": [ 21 ],
            "B2": [ 39 ],
            "ZN": [ 140 ]
          }
        },
        "Ckt432.M4.U6": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:128.12-128.46|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 30 ],
            "A2": [ 40 ],
            "ZN": [ 139 ]
          }
        },
        "Ckt432.M4.U7": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:129.12-129.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 4 ],
            "A2": [ 142 ],
            "A3": [ 143 ],
            "ZN": [ 144 ]
          }
        },
        "Ckt432.M4.U8": {
          "hide_name": 0,
          "type": "AOI22_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U8",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:130.12-130.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 13 ],
            "A2": [ 38 ],
            "B1": [ 22 ],
            "B2": [ 39 ],
            "ZN": [ 143 ]
          }
        },
        "Ckt432.M4.U9": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M4 U9",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:131.12-131.46|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 31 ],
            "A2": [ 40 ],
            "ZN": [ 142 ]
          }
        },
        "Ckt432.M5.U1": {
          "hide_name": 0,
          "type": "AND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:158.11-158.50|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 120 ],
            "A2": [ 145 ],
            "ZN": [ 41 ]
          }
        },
        "Ckt432.M5.U10": {
          "hide_name": 0,
          "type": "AOI221_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U10",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:167.13-167.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "C1": "input",
            "C2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 146 ],
            "B1": [ 132 ],
            "B2": [ 147 ],
            "C1": [ 126 ],
            "C2": [ 148 ],
            "ZN": [ 149 ]
          }
        },
        "Ckt432.M5.U11": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U11",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:168.10-168.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 123 ],
            "ZN": [ 146 ]
          }
        },
        "Ckt432.M5.U12": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U12",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:169.10-169.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 129 ],
            "ZN": [ 148 ]
          }
        },
        "Ckt432.M5.U13": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U13",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:170.10-170.35|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 135 ],
            "ZN": [ 147 ]
          }
        },
        "Ckt432.M5.U2": {
          "hide_name": 0,
          "type": "OR4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:159.10-159.65|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 147 ],
            "A2": [ 150 ],
            "A3": [ 151 ],
            "A4": [ 42 ],
            "ZN": [ 145 ]
          }
        },
        "Ckt432.M5.U3": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:160.10-160.34|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 138 ],
            "ZN": [ 150 ]
          }
        },
        "Ckt432.M5.U4": {
          "hide_name": 0,
          "type": "NAND4_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:161.12-161.75|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 141 ],
            "A2": [ 144 ],
            "A3": [ 123 ],
            "A4": [ 126 ],
            "ZN": [ 42 ]
          }
        },
        "Ckt432.M5.U5": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:162.12-162.62|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 144 ],
            "A2": [ 152 ],
            "A3": [ 141 ],
            "ZN": [ 43 ]
          }
        },
        "Ckt432.M5.U6": {
          "hide_name": 0,
          "type": "NAND3_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:163.12-163.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "A3": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 126 ],
            "A2": [ 151 ],
            "A3": [ 123 ],
            "ZN": [ 152 ]
          }
        },
        "Ckt432.M5.U7": {
          "hide_name": 0,
          "type": "NAND2_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:164.12-164.48|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ZN": "output"
          },
          "connections": {
            "A1": [ 129 ],
            "A2": [ 132 ],
            "ZN": [ 151 ]
          }
        },
        "Ckt432.M5.U8": {
          "hide_name": 0,
          "type": "OAI21_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U8",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:165.12-165.59|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A": "input",
            "B1": "input",
            "B2": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B1": [ 149 ],
            "B2": [ 153 ],
            "ZN": [ 44 ]
          }
        },
        "Ckt432.M5.U9": {
          "hide_name": 0,
          "type": "INV_X1",
          "parameters": {
          },
          "attributes": {
            "hdlname": "Ckt432 M5 U9",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:166.10-166.34|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          },
          "port_directions": {
            "A": "input",
            "ZN": "output"
          },
          "connections": {
            "A": [ 144 ],
            "ZN": [ 153 ]
          }
        }
      },
      "netnames": {
        "Ckt432.I[0]": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "hdlname": "Ckt432 I",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:184.16-184.17"
          }
        },
        "Ckt432.I[1]": {
          "hide_name": 0,
          "bits": [ 135 ],
          "offset": 1,
          "attributes": {
            "hdlname": "Ckt432 I",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:184.16-184.17"
          }
        },
        "Ckt432.I[2]": {
          "hide_name": 0,
          "bits": [ 132 ],
          "offset": 2,
          "attributes": {
            "hdlname": "Ckt432 I",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:184.16-184.17"
          }
        },
        "Ckt432.I[3]": {
          "hide_name": 0,
          "bits": [ 129 ],
          "offset": 3,
          "attributes": {
            "hdlname": "Ckt432 I",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:184.16-184.17"
          }
        },
        "Ckt432.I[4]": {
          "hide_name": 0,
          "bits": [ 126 ],
          "offset": 4,
          "attributes": {
            "hdlname": "Ckt432 I",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:184.16-184.17"
          }
        },
        "Ckt432.I[5]": {
          "hide_name": 0,
          "bits": [ 123 ],
          "offset": 5,
          "attributes": {
            "hdlname": "Ckt432 I",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:184.16-184.17"
          }
        },
        "Ckt432.I[6]": {
          "hide_name": 0,
          "bits": [ 144 ],
          "offset": 6,
          "attributes": {
            "hdlname": "Ckt432 I",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:184.16-184.17"
          }
        },
        "Ckt432.I[7]": {
          "hide_name": 0,
          "bits": [ 141 ],
          "offset": 7,
          "attributes": {
            "hdlname": "Ckt432 I",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:184.16-184.17"
          }
        },
        "Ckt432.I[8]": {
          "hide_name": 0,
          "bits": [ 120 ],
          "offset": 8,
          "attributes": {
            "hdlname": "Ckt432 I",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:184.16-184.17"
          }
        },
        "Ckt432.M1.X1[0]": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "hdlname": "Ckt432 M1 X1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:5.16-5.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.X1[1]": {
          "hide_name": 0,
          "bits": [ 67 ],
          "offset": 1,
          "attributes": {
            "hdlname": "Ckt432 M1 X1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:5.16-5.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.X1[2]": {
          "hide_name": 0,
          "bits": [ 66 ],
          "offset": 2,
          "attributes": {
            "hdlname": "Ckt432 M1 X1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:5.16-5.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.X1[3]": {
          "hide_name": 0,
          "bits": [ 65 ],
          "offset": 3,
          "attributes": {
            "hdlname": "Ckt432 M1 X1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:5.16-5.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.X1[4]": {
          "hide_name": 0,
          "bits": [ 64 ],
          "offset": 4,
          "attributes": {
            "hdlname": "Ckt432 M1 X1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:5.16-5.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.X1[5]": {
          "hide_name": 0,
          "bits": [ 63 ],
          "offset": 5,
          "attributes": {
            "hdlname": "Ckt432 M1 X1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:5.16-5.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.X1[6]": {
          "hide_name": 0,
          "bits": [ 62 ],
          "offset": 6,
          "attributes": {
            "hdlname": "Ckt432 M1 X1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:5.16-5.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.X1[7]": {
          "hide_name": 0,
          "bits": [ 58 ],
          "offset": 7,
          "attributes": {
            "hdlname": "Ckt432 M1 X1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:5.16-5.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.X1[8]": {
          "hide_name": 0,
          "bits": [ 46 ],
          "offset": 8,
          "attributes": {
            "hdlname": "Ckt432 M1 X1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:5.16-5.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n1": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.10-7.12|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n10": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n10",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.46-7.49|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n11": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n11",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.51-7.54|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n12",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.56-7.59|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n13": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n13",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.61-7.64|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n14": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n14",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.66-7.69|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n15": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n15",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.71-7.74|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n2": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.14-7.16|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n3": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n3",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.18-7.20|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n4": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n4",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.22-7.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n5": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n5",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.26-7.28|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n6": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n6",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.30-7.32|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n7": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n7",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.34-7.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n8",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.38-7.40|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M1.n9": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "hdlname": "Ckt432 M1 n9",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:7.42-7.44|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:186.13-186.50"
          }
        },
        "Ckt432.M2.X2[0]": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "hdlname": "Ckt432 M2 X2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:42.16-42.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.X2[1]": {
          "hide_name": 0,
          "bits": [ 96 ],
          "offset": 1,
          "attributes": {
            "hdlname": "Ckt432 M2 X2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:42.16-42.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.X2[2]": {
          "hide_name": 0,
          "bits": [ 95 ],
          "offset": 2,
          "attributes": {
            "hdlname": "Ckt432 M2 X2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:42.16-42.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.X2[3]": {
          "hide_name": 0,
          "bits": [ 94 ],
          "offset": 3,
          "attributes": {
            "hdlname": "Ckt432 M2 X2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:42.16-42.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.X2[4]": {
          "hide_name": 0,
          "bits": [ 93 ],
          "offset": 4,
          "attributes": {
            "hdlname": "Ckt432 M2 X2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:42.16-42.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.X2[5]": {
          "hide_name": 0,
          "bits": [ 92 ],
          "offset": 5,
          "attributes": {
            "hdlname": "Ckt432 M2 X2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:42.16-42.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.X2[6]": {
          "hide_name": 0,
          "bits": [ 91 ],
          "offset": 6,
          "attributes": {
            "hdlname": "Ckt432 M2 X2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:42.16-42.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.X2[7]": {
          "hide_name": 0,
          "bits": [ 84 ],
          "offset": 7,
          "attributes": {
            "hdlname": "Ckt432 M2 X2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:42.16-42.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.X2[8]": {
          "hide_name": 0,
          "bits": [ 70 ],
          "offset": 8,
          "attributes": {
            "hdlname": "Ckt432 M2 X2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:42.16-42.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n1": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.10-44.12|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n10": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n10",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.46-44.49|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n11": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n11",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.51-44.54|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n12": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n12",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.56-44.59|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n13": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n13",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.61-44.64|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n14": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n14",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.66-44.69|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n15": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n15",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.71-44.74|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n16": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n16",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.76-44.79|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n17": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n17",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:45.10-45.13|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n18": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n18",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:45.15-45.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n19": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n19",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:45.20-45.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n2": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.14-44.16|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n20": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n20",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:45.25-45.28|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n3": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n3",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.18-44.20|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n4": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n4",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.22-44.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n5": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n5",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.26-44.28|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n6": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n6",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.30-44.32|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n7": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n7",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.34-44.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n8": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n8",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.38-44.40|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M2.n9": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "hdlname": "Ckt432 M2 n9",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:44.42-44.44|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:187.13-187.59"
          }
        },
        "Ckt432.M3.n1": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.10-86.12|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n10": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n10",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.46-86.49|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n11": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n11",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.51-86.54|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n12": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n12",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.56-86.59|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n13": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n13",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.61-86.64|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n14": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n14",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.66-86.69|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n15": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n15",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.71-86.74|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n16": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n16",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.76-86.79|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n17": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n17",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:87.10-87.13|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n18": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n18",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:87.15-87.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n19": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n19",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:87.20-87.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n2": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.14-86.16|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n20": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n20",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:87.25-87.28|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n3": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n3",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.18-86.20|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n4": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n4",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.22-86.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n5": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n5",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.26-86.28|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n6": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n6",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.30-86.32|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n7": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n7",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.34-86.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n8": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n8",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.38-86.40|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M3.n9": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "hdlname": "Ckt432 M3 n9",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:86.42-86.44|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:188.13-188.59"
          }
        },
        "Ckt432.M4.n1": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.10-120.12|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n10": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n10",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.46-120.49|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n11": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n11",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.51-120.54|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n12": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n12",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.56-120.59|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n13": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n13",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.61-120.64|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n14": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n14",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.66-120.69|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n15": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n15",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.71-120.74|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n16": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n16",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.76-120.79|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n17": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n17",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:121.10-121.13|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n18": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n18",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:121.15-121.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n2": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.14-120.16|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n3": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n3",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.18-120.20|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n4": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n4",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.22-120.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n5": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n5",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.26-120.28|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n6": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n6",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.30-120.32|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n7": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n7",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.34-120.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n8": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n8",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.38-120.40|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M4.n9": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "hdlname": "Ckt432 M4 n9",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:120.42-120.44|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:189.14-190.11"
          }
        },
        "Ckt432.M5.n1": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "hdlname": "Ckt432 M5 n1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:156.10-156.12|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          }
        },
        "Ckt432.M5.n2": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "hdlname": "Ckt432 M5 n2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:156.14-156.16|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          }
        },
        "Ckt432.M5.n3": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "hdlname": "Ckt432 M5 n3",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:156.18-156.20|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          }
        },
        "Ckt432.M5.n4": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "hdlname": "Ckt432 M5 n4",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:156.22-156.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          }
        },
        "Ckt432.M5.n5": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "hdlname": "Ckt432 M5 n5",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:156.26-156.28|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          }
        },
        "Ckt432.M5.n6": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "hdlname": "Ckt432 M5 n6",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:156.30-156.32|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          }
        },
        "Ckt432.M5.n7": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "hdlname": "Ckt432 M5 n7",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:156.34-156.36|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          }
        },
        "Ckt432.M5.n8": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "hdlname": "Ckt432 M5 n8",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:156.38-156.40|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          }
        },
        "Ckt432.M5.n9": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "hdlname": "Ckt432 M5 n9",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:207.16-211.72|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:156.42-156.44|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:191.14-191.39"
          }
        },
        "in1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:200.64-200.67"
          }
        },
        "in102": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:201.52-201.57"
          }
        },
        "in105": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:203.22-203.27"
          }
        },
        "in108": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:200.57-200.62"
          }
        },
        "in11": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:201.10-201.14"
          }
        },
        "in112": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:202.40-202.45"
          }
        },
        "in115": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:203.29-203.34"
          }
        },
        "in14": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:202.47-202.51"
          }
        },
        "in17": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:200.15-200.19"
          }
        },
        "in21": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:201.64-201.68"
          }
        },
        "in24": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:201.16-201.20"
          }
        },
        "in27": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:202.53-202.57"
          }
        },
        "in30": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:200.21-200.25"
          }
        },
        "in34": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:201.70-201.74"
          }
        },
        "in37": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:201.22-201.26"
          }
        },
        "in4": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:200.10-200.13"
          }
        },
        "in40": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:202.59-202.63"
          }
        },
        "in43": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:200.27-200.31"
          }
        },
        "in47": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:202.10-202.14"
          }
        },
        "in50": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:201.28-201.32"
          }
        },
        "in53": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:202.65-202.69"
          }
        },
        "in56": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:200.33-200.37"
          }
        },
        "in60": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:202.16-202.20"
          }
        },
        "in63": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:201.34-201.38"
          }
        },
        "in66": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:202.71-202.75"
          }
        },
        "in69": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:200.39-200.43"
          }
        },
        "in73": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:202.22-202.26"
          }
        },
        "in76": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:201.40-201.44"
          }
        },
        "in79": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:203.10-203.14"
          }
        },
        "in8": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:201.59-201.62"
          }
        },
        "in82": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:200.45-200.49"
          }
        },
        "in86": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:202.28-202.32"
          }
        },
        "in89": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:201.46-201.50"
          }
        },
        "in92": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:203.16-203.20"
          }
        },
        "in95": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:200.51-200.55"
          }
        },
        "in99": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:202.34-202.38"
          }
        },
        "out223": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:204.10-204.16"
          }
        },
        "out329": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:204.18-204.24"
          }
        },
        "out370": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:204.26-204.32"
          }
        },
        "out421": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:204.34-204.40"
          }
        },
        "out430": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:204.42-204.48"
          }
        },
        "out431": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:204.50-204.56"
          }
        },
        "out432": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/C432/Circuit432synth.v:204.58-204.64"
          }
        }
      }
    },
    "DFFRS_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "RN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        }
      }
    },
    "DFFRS_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "RN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        }
      }
    },
    "DFFR_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "RN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        }
      }
    },
    "DFFR_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "RN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        }
      }
    },
    "DFFS_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "SN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        }
      }
    },
    "DFFS_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "SN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        }
      }
    },
    "DFF_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        }
      }
    },
    "DFF_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        }
      }
    },
    "DLH_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "DLH_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "DLL_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "GN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "GN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "DLL_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "GN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "GN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "FA_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "S": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        }
      }
    },
    "FILLCELL_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "FILLCELL_X16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "FILLCELL_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "FILLCELL_X32": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "FILLCELL_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "FILLCELL_X8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "HA_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        }
      }
    },
    "INV_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "INV_X16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "INV_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "INV_X32": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "INV_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "INV_X8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "LOGIC0_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "Z": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "Z": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        }
      }
    },
    "LOGIC1_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "Z": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "Z": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        }
      }
    },
    "MUX2_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        }
      }
    },
    "MUX2_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        }
      }
    },
    "NAND2_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NAND2_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NAND2_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NAND3_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NAND3_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NAND3_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NAND4_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NAND4_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NAND4_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NOR2_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NOR2_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NOR2_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NOR3_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NOR3_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NOR3_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NOR4_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NOR4_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "NOR4_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OAI211_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OAI211_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OAI211_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OAI21_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "OAI21_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "OAI21_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "OAI221_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "OAI221_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "OAI221_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        }
      }
    },
    "OAI222_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OAI222_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OAI222_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OAI22_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OAI22_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OAI22_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OAI33_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OR2_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OR2_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OR2_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OR3_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OR3_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OR3_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OR4_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OR4_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "OR4_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "SDFFRS_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "RN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "SN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        }
      }
    },
    "SDFFRS_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "RN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "SN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        }
      }
    },
    "SDFFR_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "RN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        }
      }
    },
    "SDFFR_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "RN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        }
      }
    },
    "SDFFS_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "SN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        }
      }
    },
    "SDFFS_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "SN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        }
      }
    },
    "SDFF_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        }
      }
    },
    "SDFF_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "QN": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "QN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        }
      }
    },
    "TBUF_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "EN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "EN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "TBUF_X16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "EN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "EN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "TBUF_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "EN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "EN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "TBUF_X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "EN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "EN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "TBUF_X8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "EN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "EN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "TINV_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "TLAT_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "OE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "OE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "XNOR2_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "XNOR2_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "XOR2_X1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    },
    "XOR2_X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        }
      }
    }
  }
}
