#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x156705a30 .scope module, "tb_parameterized_fifo" "tb_parameterized_fifo" 2 1;
 .timescale 0 0;
v0x600003221440_0 .var "clk", 0 0;
v0x6000032214d0_0 .var "din", 7 0;
v0x600003221560_0 .net "dout", 7 0, L_0x600002b243f0;  1 drivers
v0x6000032215f0_0 .net "empty", 0 0, L_0x600003124460;  1 drivers
v0x600003221680_0 .net "full", 0 0, L_0x600002b24540;  1 drivers
v0x600003221710_0 .var "read_en", 0 0;
v0x6000032217a0_0 .var "reset", 0 0;
v0x600003221830_0 .var "write_en", 0 0;
E_0x600001522300 .event posedge, v0x600003220e10_0;
S_0x1567065e0 .scope module, "m1" "parameterized_fifo" 2 9, 3 1 0, S_0x156705a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "din";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /INPUT 1 "read_en";
    .port_info 5 /OUTPUT 8 "dout";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x6000035200c0 .param/l "addr_width" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x600003520100 .param/l "depth" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x600003520140 .param/l "width" 0 3 3, +C4<00000000000000000000000000001000>;
L_0x600002b243f0 .functor BUFZ 8, L_0x600003124280, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002b24460 .functor NOT 1, L_0x600003124500, C4<0>, C4<0>, C4<0>;
L_0x600002b244d0 .functor XNOR 1, L_0x600002b24460, L_0x6000031245a0, C4<0>, C4<0>;
L_0x600002b24540 .functor AND 1, L_0x600002b244d0, L_0x600003124780, C4<1>, C4<1>;
v0x6000032207e0_0 .net *"_ivl_0", 7 0, L_0x600003124280;  1 drivers
v0x600003220870_0 .net *"_ivl_13", 0 0, L_0x600003124500;  1 drivers
v0x600003220900_0 .net *"_ivl_14", 0 0, L_0x600002b24460;  1 drivers
v0x600003220990_0 .net *"_ivl_17", 0 0, L_0x6000031245a0;  1 drivers
v0x600003220a20_0 .net *"_ivl_18", 0 0, L_0x600002b244d0;  1 drivers
v0x600003220ab0_0 .net *"_ivl_21", 3 0, L_0x600003124640;  1 drivers
v0x600003220b40_0 .net *"_ivl_23", 3 0, L_0x6000031246e0;  1 drivers
v0x600003220bd0_0 .net *"_ivl_24", 0 0, L_0x600003124780;  1 drivers
v0x600003220c60_0 .net *"_ivl_3", 3 0, L_0x600003124320;  1 drivers
v0x600003220cf0_0 .net *"_ivl_4", 5 0, L_0x6000031243c0;  1 drivers
L_0x158050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003220d80_0 .net *"_ivl_7", 1 0, L_0x158050010;  1 drivers
v0x600003220e10_0 .net "clk", 0 0, v0x600003221440_0;  1 drivers
v0x600003220ea0_0 .net "din", 7 0, v0x6000032214d0_0;  1 drivers
v0x600003220f30_0 .net "dout", 7 0, L_0x600002b243f0;  alias, 1 drivers
v0x600003220fc0_0 .net "empty", 0 0, L_0x600003124460;  alias, 1 drivers
v0x600003221050 .array "fifo_mem", 15 0, 7 0;
v0x6000032210e0_0 .net "full", 0 0, L_0x600002b24540;  alias, 1 drivers
v0x600003221170_0 .var "r_ptr", 4 0;
v0x600003221200_0 .net "read_en", 0 0, v0x600003221710_0;  1 drivers
v0x600003221290_0 .net "reset", 0 0, v0x6000032217a0_0;  1 drivers
v0x600003221320_0 .var "w_ptr", 4 0;
v0x6000032213b0_0 .net "write_en", 0 0, v0x600003221830_0;  1 drivers
E_0x600001522440 .event posedge, v0x600003221290_0, v0x600003220e10_0;
L_0x600003124280 .array/port v0x600003221050, L_0x6000031243c0;
L_0x600003124320 .part v0x600003221170_0, 0, 4;
L_0x6000031243c0 .concat [ 4 2 0 0], L_0x600003124320, L_0x158050010;
L_0x600003124460 .cmp/eq 5, v0x600003221170_0, v0x600003221320_0;
L_0x600003124500 .part v0x600003221320_0, 4, 1;
L_0x6000031245a0 .part v0x600003221170_0, 4, 1;
L_0x600003124640 .part v0x600003221320_0, 0, 4;
L_0x6000031246e0 .part v0x600003221170_0, 0, 4;
L_0x600003124780 .cmp/eq 4, L_0x600003124640, L_0x6000031246e0;
    .scope S_0x1567065e0;
T_0 ;
    %wait E_0x600001522440;
    %load/vec4 v0x600003221290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003221320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000032213b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x6000032210e0_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600003220ea0_0;
    %load/vec4 v0x600003221320_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003221050, 0, 4;
    %load/vec4 v0x600003221320_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600003221320_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1567065e0;
T_1 ;
    %wait E_0x600001522440;
    %load/vec4 v0x600003221290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003221170_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600003221200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x600003220fc0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600003221170_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600003221170_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x156705a30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003221440_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x156705a30;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x600003221440_0;
    %inv;
    %store/vec4 v0x600003221440_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x156705a30;
T_4 ;
    %vpi_call 2 26 "$display", "STARTING SIMULATION" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032217a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032217a0_0, 0, 1;
    %delay 20, 0;
    %wait E_0x600001522300;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003221830_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000032214d0_0, 0, 8;
    %vpi_call 2 31 "$display", "write value: %b", v0x6000032214d0_0 {0 0 0};
    %wait E_0x600001522300;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000032214d0_0, 0, 8;
    %vpi_call 2 33 "$display", "write value: %b", v0x6000032214d0_0 {0 0 0};
    %wait E_0x600001522300;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x6000032214d0_0, 0, 8;
    %vpi_call 2 35 "$display", "write value: %b", v0x6000032214d0_0 {0 0 0};
    %wait E_0x600001522300;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000032214d0_0, 0, 8;
    %vpi_call 2 37 "$display", "write value: %b", v0x6000032214d0_0 {0 0 0};
    %wait E_0x600001522300;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x6000032214d0_0, 0, 8;
    %vpi_call 2 39 "$display", "write value: %b", v0x6000032214d0_0 {0 0 0};
    %wait E_0x600001522300;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6000032214d0_0, 0, 8;
    %vpi_call 2 41 "$display", "write value: %b", v0x6000032214d0_0 {0 0 0};
    %wait E_0x600001522300;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x6000032214d0_0, 0, 8;
    %vpi_call 2 43 "$display", "write value: %b", v0x6000032214d0_0 {0 0 0};
    %wait E_0x600001522300;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003221830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003221710_0, 0, 1;
    %wait E_0x600001522300;
    %vpi_call 2 50 "$display", "output: %b \011 full: %b \011 empty: %b", v0x600003221560_0, v0x600003221680_0, v0x6000032215f0_0 {0 0 0};
    %wait E_0x600001522300;
    %vpi_call 2 52 "$display", "output: %b \011 full: %b \011 empty: %b", v0x600003221560_0, v0x600003221680_0, v0x6000032215f0_0 {0 0 0};
    %wait E_0x600001522300;
    %vpi_call 2 54 "$display", "output: %b \011 full: %b \011 empty: %b", v0x600003221560_0, v0x600003221680_0, v0x6000032215f0_0 {0 0 0};
    %wait E_0x600001522300;
    %vpi_call 2 56 "$display", "output: %b \011 full: %b \011 empty: %b", v0x600003221560_0, v0x600003221680_0, v0x6000032215f0_0 {0 0 0};
    %wait E_0x600001522300;
    %vpi_call 2 58 "$display", "output: %b \011 full: %b \011 empty: %b", v0x600003221560_0, v0x600003221680_0, v0x6000032215f0_0 {0 0 0};
    %wait E_0x600001522300;
    %vpi_call 2 60 "$display", "output: %b \011 full: %b \011 empty: %b", v0x600003221560_0, v0x600003221680_0, v0x6000032215f0_0 {0 0 0};
    %wait E_0x600001522300;
    %vpi_call 2 62 "$display", "output: %b \011 full: %b \011 empty: %b", v0x600003221560_0, v0x600003221680_0, v0x6000032215f0_0 {0 0 0};
    %vpi_call 2 63 "$display", "SIMULATION FINISHED" {0 0 0};
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_fifo.v";
    "fifo.v";
