// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="lab1_1,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7a12t-csg325-1Q,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.180000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=0,HLS_SYN_LUT=16,HLS_VERSION=2019_1}" *)

module lab1_1 (
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a,
        b,
        c,
        d,
        ap_return
);


input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] a;
input  [7:0] b;
input  [7:0] c;
input  [7:0] d;
output  [31:0] ap_return;

wire  signed [8:0] sext_ln3_2_fu_50_p1;
wire  signed [8:0] sext_ln3_3_fu_54_p1;
wire  signed [8:0] add_ln3_fu_58_p2;
wire  signed [15:0] grp_fu_71_p3;

lab1_1_mac_muladdbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
lab1_1_mac_muladdbkb_U1(
    .din0(b),
    .din1(a),
    .din2(add_ln3_fu_58_p2),
    .dout(grp_fu_71_p3)
);

assign add_ln3_fu_58_p2 = ($signed(sext_ln3_2_fu_50_p1) + $signed(sext_ln3_3_fu_54_p1));

assign ap_done = ap_start;

assign ap_idle = 1'b1;

assign ap_ready = ap_start;

assign ap_return = $signed(grp_fu_71_p3);

assign sext_ln3_2_fu_50_p1 = $signed(c);

assign sext_ln3_3_fu_54_p1 = $signed(d);

endmodule //lab1_1
