<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gumbo: ulp_insn_t Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Gumbo
   &#160;<span id="projectnumber">{{VERSION}}</span>
   </div>
   <div id="projectbrief">A C library for parsing HTML.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ulp_insn_t Union Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Instruction format structure.  
 <a href="unionulp__insn__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ulp_8h_source.html">ulp.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a43d4ea2d52339f1229b8243cc117ef10"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5668de73e896b7fc879f72f71d2746ef"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ae67199fb46e25f10a9c09c1b19e84f73">cycles</a>: 16</td></tr>
<tr class="separator:a5668de73e896b7fc879f72f71d2746ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c3f245e3e4826bd472206378f9bab9"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">unused</a>: 12</td></tr>
<tr class="separator:a15c3f245e3e4826bd472206378f9bab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3319fc0e233f485a7361a68219d7cfe"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:af3319fc0e233f485a7361a68219d7cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d4ea2d52339f1229b8243cc117ef10"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a43d4ea2d52339f1229b8243cc117ef10">delay</a></td></tr>
<tr class="separator:a43d4ea2d52339f1229b8243cc117ef10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321616249ffa2d309f9b594e580f2c56"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a019a32f3d3236a7aeeb3f5ff7d050368"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a92c13cb8152edfc4d5cdc5613c04b80d">dreg</a>: 2</td></tr>
<tr class="separator:a019a32f3d3236a7aeeb3f5ff7d050368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba94c65a7b0975bf9686d57d74407123"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a87d4e8635e02840ec88d2cc8321ca05d">sreg</a>: 2</td></tr>
<tr class="separator:aba94c65a7b0975bf9686d57d74407123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c661bb8e15c3ad050c3314d46151908"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a4c4faf7e3aea4035321199a7ebd44fff">unused1</a>: 6</td></tr>
<tr class="separator:a6c661bb8e15c3ad050c3314d46151908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcff60b0dbd0054036e4019c52920b08"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a1d3476e1ced400c553a069c080512a93">offset</a>: 11</td></tr>
<tr class="separator:adcff60b0dbd0054036e4019c52920b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e4d713920859b2d147f5b5b0233df7"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a976dc183194a637d00bfab90df25c508">unused2</a>: 4</td></tr>
<tr class="separator:ae0e4d713920859b2d147f5b5b0233df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f635db71a677c1ff81cbd2382dd239"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abd9c4669e5bb2bb2a9ea73f5af7577d3">sub_opcode</a>: 3</td></tr>
<tr class="separator:af8f635db71a677c1ff81cbd2382dd239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138189e780ccd0b9b0a76f0674e9fe12"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:a138189e780ccd0b9b0a76f0674e9fe12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321616249ffa2d309f9b594e580f2c56"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a321616249ffa2d309f9b594e580f2c56">st</a></td></tr>
<tr class="separator:a321616249ffa2d309f9b594e580f2c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a93d66f2ec687ac4bbcfd6adee716aa"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a0c548dc2dbdba10ddb6de496b809ec29"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a92c13cb8152edfc4d5cdc5613c04b80d">dreg</a>: 2</td></tr>
<tr class="separator:a0c548dc2dbdba10ddb6de496b809ec29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7db45930858b13313581a0d057cbd3c"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a87d4e8635e02840ec88d2cc8321ca05d">sreg</a>: 2</td></tr>
<tr class="separator:ae7db45930858b13313581a0d057cbd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c84dc2d5df487437b11792fe390335"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a4c4faf7e3aea4035321199a7ebd44fff">unused1</a>: 6</td></tr>
<tr class="separator:a65c84dc2d5df487437b11792fe390335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d74429fe27e67813ed8399e7a36195"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a1d3476e1ced400c553a069c080512a93">offset</a>: 11</td></tr>
<tr class="separator:ab2d74429fe27e67813ed8399e7a36195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1813b9a360fc5595ea9574617453746a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a976dc183194a637d00bfab90df25c508">unused2</a>: 7</td></tr>
<tr class="separator:a1813b9a360fc5595ea9574617453746a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae61ac3f7d7688a8c2f618bdf9b2fc434"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:ae61ac3f7d7688a8c2f618bdf9b2fc434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a93d66f2ec687ac4bbcfd6adee716aa"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a0a93d66f2ec687ac4bbcfd6adee716aa">ld</a></td></tr>
<tr class="separator:a0a93d66f2ec687ac4bbcfd6adee716aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507a80d21c3338c0bda59d26895f84e6"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:afe42f50cb2eb89399cae14408d240524"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">unused</a>: 28</td></tr>
<tr class="separator:afe42f50cb2eb89399cae14408d240524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2a1afddc689b463af41250551d22f1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:a4c2a1afddc689b463af41250551d22f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507a80d21c3338c0bda59d26895f84e6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a507a80d21c3338c0bda59d26895f84e6">halt</a></td></tr>
<tr class="separator:a507a80d21c3338c0bda59d26895f84e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e90384acd788ffb309fde238aa08156"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5a26d53b2b760890d707a08373dedaab"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a92c13cb8152edfc4d5cdc5613c04b80d">dreg</a>: 2</td></tr>
<tr class="separator:a5a26d53b2b760890d707a08373dedaab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9686fd966cb0d7fd2187aa62eb51f06f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ad63920004ecaf9694faf0bd6b17eca84">addr</a>: 11</td></tr>
<tr class="separator:a9686fd966cb0d7fd2187aa62eb51f06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43490aa955809d2f5c182398b8d16c79"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">unused</a>: 8</td></tr>
<tr class="separator:a43490aa955809d2f5c182398b8d16c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd962757ce19f9084d05cefaac34f5e2"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a81a31ae1561c6c1c485c22db6bc2d3e5">reg</a>: 1</td></tr>
<tr class="separator:afd962757ce19f9084d05cefaac34f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e51baa5d03aa1053a9671cafc2b88b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a1100a249e10f7c3da0f1da973e977f22">type</a>: 3</td></tr>
<tr class="separator:aa4e51baa5d03aa1053a9671cafc2b88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5473f5e3dbc7ce4f275d5e4471016444"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abd9c4669e5bb2bb2a9ea73f5af7577d3">sub_opcode</a>: 3</td></tr>
<tr class="separator:a5473f5e3dbc7ce4f275d5e4471016444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafcb699069589c67fe409a5a02e6e443"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:aafcb699069589c67fe409a5a02e6e443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e90384acd788ffb309fde238aa08156"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a9e90384acd788ffb309fde238aa08156">bx</a></td></tr>
<tr class="separator:a9e90384acd788ffb309fde238aa08156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd794034036280228ae90bbf5f72d3c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a0ac4c81cf43cc3443a7894938faf45b5"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a438d6205fc4927912dfe296b66895589">imm</a>: 16</td></tr>
<tr class="separator:a0ac4c81cf43cc3443a7894938faf45b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c58b5af6b08723673813660294a01f7"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a46a25f03afb96983f46381c4b5ed11ee">cmp</a>: 1</td></tr>
<tr class="separator:a4c58b5af6b08723673813660294a01f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ebbb7f61108b609285b5d64baaad43"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a1d3476e1ced400c553a069c080512a93">offset</a>: 7</td></tr>
<tr class="separator:a25ebbb7f61108b609285b5d64baaad43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a054c03a9865318c6f4d480777e69f18b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ad0efe34563a4d34047cd60cd4a287786">sign</a>: 1</td></tr>
<tr class="separator:a054c03a9865318c6f4d480777e69f18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9f58be3f3e9b7924b0d0fa9c0ef0fb"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abd9c4669e5bb2bb2a9ea73f5af7577d3">sub_opcode</a>: 3</td></tr>
<tr class="separator:a9c9f58be3f3e9b7924b0d0fa9c0ef0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88dda01b8f7620f858e111e76987c7f7"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:a88dda01b8f7620f858e111e76987c7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd794034036280228ae90bbf5f72d3c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a7fd794034036280228ae90bbf5f72d3c">b</a></td></tr>
<tr class="separator:a7fd794034036280228ae90bbf5f72d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1806ad310791ac82af44ef3e8d54ab3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6584b046157b6230b417d7833678ff61"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a92c13cb8152edfc4d5cdc5613c04b80d">dreg</a>: 2</td></tr>
<tr class="separator:a6584b046157b6230b417d7833678ff61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad408aed7d87998608fb67b3d87199000"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a87d4e8635e02840ec88d2cc8321ca05d">sreg</a>: 2</td></tr>
<tr class="separator:ad408aed7d87998608fb67b3d87199000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d772fe7eef3ef0bfa38b580df91b70e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a33e5e08bda16093bab2eda4892a86507">treg</a>: 2</td></tr>
<tr class="separator:a6d772fe7eef3ef0bfa38b580df91b70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a065a7305865c2e8cfcac679db93f4"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">unused</a>: 15</td></tr>
<tr class="separator:a40a065a7305865c2e8cfcac679db93f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6adc64ede843f07bf5d63a48bef1186b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ab8a9946b6cebfabf4f65badcddbc32d5">sel</a>: 4</td></tr>
<tr class="separator:a6adc64ede843f07bf5d63a48bef1186b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5114ab2616e1726dd5d395dd658beb58"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abd9c4669e5bb2bb2a9ea73f5af7577d3">sub_opcode</a>: 3</td></tr>
<tr class="separator:a5114ab2616e1726dd5d395dd658beb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa91d07197b2963a74b9dbad3fe5700"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:abfa91d07197b2963a74b9dbad3fe5700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1806ad310791ac82af44ef3e8d54ab3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#af1806ad310791ac82af44ef3e8d54ab3">alu_reg</a></td></tr>
<tr class="separator:af1806ad310791ac82af44ef3e8d54ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7171ce5df8e06886e683f637c05893"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a037c64adcc2dda435e4a39ed61302564"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a92c13cb8152edfc4d5cdc5613c04b80d">dreg</a>: 2</td></tr>
<tr class="separator:a037c64adcc2dda435e4a39ed61302564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28bf05897c4a0b649ccba81d08d4ad09"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a87d4e8635e02840ec88d2cc8321ca05d">sreg</a>: 2</td></tr>
<tr class="separator:a28bf05897c4a0b649ccba81d08d4ad09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7ceb6046f070976556a9191b240c67"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a438d6205fc4927912dfe296b66895589">imm</a>: 16</td></tr>
<tr class="separator:afb7ceb6046f070976556a9191b240c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07f7673465f9763099be84d7ba5ce7a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">unused</a>: 1</td></tr>
<tr class="separator:ab07f7673465f9763099be84d7ba5ce7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1723e66cc6ce108e0f533f794f91892"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ab8a9946b6cebfabf4f65badcddbc32d5">sel</a>: 4</td></tr>
<tr class="separator:ac1723e66cc6ce108e0f533f794f91892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5bdaedfe775ec7fe363bafe7ae0ed2"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abd9c4669e5bb2bb2a9ea73f5af7577d3">sub_opcode</a>: 3</td></tr>
<tr class="separator:a2f5bdaedfe775ec7fe363bafe7ae0ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1965f4b6af31ecd590ebf020db154c78"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:a1965f4b6af31ecd590ebf020db154c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7171ce5df8e06886e683f637c05893"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a4e7171ce5df8e06886e683f637c05893">alu_imm</a></td></tr>
<tr class="separator:a4e7171ce5df8e06886e683f637c05893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205136c309a7b3a25d810fb27cb8fcb9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:abf6ae89bac1ec167230da45d4ebfc161"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ad63920004ecaf9694faf0bd6b17eca84">addr</a>: 8</td></tr>
<tr class="separator:abf6ae89bac1ec167230da45d4ebfc161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af286f5ab989f3b8e99a148587dfb58ee"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a9cfe41c7eb7a4306303802ce7d0b6ac2">periph_sel</a>: 2</td></tr>
<tr class="separator:af286f5ab989f3b8e99a148587dfb58ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7844af9f0faa7e549acef1e18d4db6c"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ac08ce94198afbba05faf9608b8e16ae7">data</a>: 8</td></tr>
<tr class="separator:ab7844af9f0faa7e549acef1e18d4db6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d11286908a8180f303c5ee50be6d9a2"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#af2132f34ac76a1a125ad6871faaf4a4d">low</a>: 5</td></tr>
<tr class="separator:a8d11286908a8180f303c5ee50be6d9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ddebe64f5b3d1e197da8580358ae27"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a99a1d6816f5cfbff9514f3ee4f030498">high</a>: 5</td></tr>
<tr class="separator:ab2ddebe64f5b3d1e197da8580358ae27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bcf363d3f6792bbabf82559df8b4e21"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:a8bcf363d3f6792bbabf82559df8b4e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205136c309a7b3a25d810fb27cb8fcb9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a205136c309a7b3a25d810fb27cb8fcb9">wr_reg</a></td></tr>
<tr class="separator:a205136c309a7b3a25d810fb27cb8fcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66708c81dcc26c82a6c766c64e3f2fee"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a9b4375b719e0ca6296847e134e55682c"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ad63920004ecaf9694faf0bd6b17eca84">addr</a>: 8</td></tr>
<tr class="separator:a9b4375b719e0ca6296847e134e55682c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8f919f4991df1ad831392a9f427afc"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a9cfe41c7eb7a4306303802ce7d0b6ac2">periph_sel</a>: 2</td></tr>
<tr class="separator:adb8f919f4991df1ad831392a9f427afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee56a694861a86be52de76156983f57"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">unused</a>: 8</td></tr>
<tr class="separator:a8ee56a694861a86be52de76156983f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2341dd9b108bcaaaf2cef2d902768a6"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#af2132f34ac76a1a125ad6871faaf4a4d">low</a>: 5</td></tr>
<tr class="separator:ac2341dd9b108bcaaaf2cef2d902768a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6383adc2d0951eee0885ffa76174dbab"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a99a1d6816f5cfbff9514f3ee4f030498">high</a>: 5</td></tr>
<tr class="separator:a6383adc2d0951eee0885ffa76174dbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc1940c726a0c17e8726f7b130d4bf7"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:a1bc1940c726a0c17e8726f7b130d4bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66708c81dcc26c82a6c766c64e3f2fee"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a66708c81dcc26c82a6c766c64e3f2fee">rd_reg</a></td></tr>
<tr class="separator:a66708c81dcc26c82a6c766c64e3f2fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a8b1907c48eca49459c30ed63191a2"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af45f8a54e7781149b2be2ee240bcc1ad"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a92c13cb8152edfc4d5cdc5613c04b80d">dreg</a>: 2</td></tr>
<tr class="separator:af45f8a54e7781149b2be2ee240bcc1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf0dcffa30af802d2d9c551d631356e1"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a1bda7f41120bc1f285b058ebfc652627">mux</a>: 4</td></tr>
<tr class="separator:adf0dcffa30af802d2d9c551d631356e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e88028b8563a5acce3054a0a941b9a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#acc3b94a3749efef0482cadc9c39c1da7">sar_sel</a>: 1</td></tr>
<tr class="separator:aa2e88028b8563a5acce3054a0a941b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a6342be877183aae3ce2f019c9e671"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a4c4faf7e3aea4035321199a7ebd44fff">unused1</a>: 1</td></tr>
<tr class="separator:a63a6342be877183aae3ce2f019c9e671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85566bc1cac4b61f57dc3588a6d3bf29"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ae67199fb46e25f10a9c09c1b19e84f73">cycles</a>: 16</td></tr>
<tr class="separator:a85566bc1cac4b61f57dc3588a6d3bf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a91f8d964fbde1fc651fe20f646fd0"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a976dc183194a637d00bfab90df25c508">unused2</a>: 4</td></tr>
<tr class="separator:ab7a91f8d964fbde1fc651fe20f646fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fdee010671ee65e1631de5aae8aea9a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:a2fdee010671ee65e1631de5aae8aea9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a8b1907c48eca49459c30ed63191a2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a18a8b1907c48eca49459c30ed63191a2">adc</a></td></tr>
<tr class="separator:a18a8b1907c48eca49459c30ed63191a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdcf1c811ca6f8767e1850f7ff1a543e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af9f33569d22acd2e888962de5b6d1e7b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a92c13cb8152edfc4d5cdc5613c04b80d">dreg</a>: 2</td></tr>
<tr class="separator:af9f33569d22acd2e888962de5b6d1e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f5ac2dfa062fea0339d3ab9badbb15"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a3e4f62385457061506ba9daf52ad42bc">wait_delay</a>: 14</td></tr>
<tr class="separator:a84f5ac2dfa062fea0339d3ab9badbb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cad6c072c6363faa172897c3601392a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ac95a3f2daf9f0eac5f6a14663e940dbb">reserved</a>: 12</td></tr>
<tr class="separator:a7cad6c072c6363faa172897c3601392a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7d46c1a038ce858c3c8d9b442a5f74"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:a0a7d46c1a038ce858c3c8d9b442a5f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdcf1c811ca6f8767e1850f7ff1a543e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#acdcf1c811ca6f8767e1850f7ff1a543e">tsens</a></td></tr>
<tr class="separator:acdcf1c811ca6f8767e1850f7ff1a543e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86731d808d141232c232e500992ed05a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a19d1122722cbde5439d28cc12006f9d0"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abe0cbc41b5d6d4d43dde20c7bfafcaa3">i2c_addr</a>: 8</td></tr>
<tr class="separator:a19d1122722cbde5439d28cc12006f9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f6ef21565c6540f850be57d38f35fdf"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ac08ce94198afbba05faf9608b8e16ae7">data</a>: 8</td></tr>
<tr class="separator:a6f6ef21565c6540f850be57d38f35fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9652613893d4ffa09c976721bb972c"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ab0ef1a48ddd1c319e7a083eba6a62dab">low_bits</a>: 3</td></tr>
<tr class="separator:a3f9652613893d4ffa09c976721bb972c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6461c5ac43962ff70917aa3d0645b8b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abc2e6760d3abb204b27198250af09878">high_bits</a>: 3</td></tr>
<tr class="separator:ad6461c5ac43962ff70917aa3d0645b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b407af7fd5b7e5c502da225e434e4a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#aac16543f09b9d17bf5dd1d7990689bf0">i2c_sel</a>: 4</td></tr>
<tr class="separator:aa1b407af7fd5b7e5c502da225e434e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae43bed479125a3b90c2b13e509969a7e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">unused</a>: 1</td></tr>
<tr class="separator:ae43bed479125a3b90c2b13e509969a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af92421b17d81350dec703abca3117b01"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a25890c5e17123ad6d0a778284d291489">rw</a>: 1</td></tr>
<tr class="separator:af92421b17d81350dec703abca3117b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7adf6f841274ff776d094a094452224"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:ad7adf6f841274ff776d094a094452224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86731d808d141232c232e500992ed05a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a86731d808d141232c232e500992ed05a">i2c</a></td></tr>
<tr class="separator:a86731d808d141232c232e500992ed05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6486f1233458ce6f8fdc7b16633d5524"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a9a499a6cb7a2f540df0c6e2978b604cc"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a8b19b759beb43a3d8e45e49525972411">wakeup</a>: 1</td></tr>
<tr class="separator:a9a499a6cb7a2f540df0c6e2978b604cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d185055508f46e8932ee0f5c2a7c36"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">unused</a>: 24</td></tr>
<tr class="separator:ab1d185055508f46e8932ee0f5c2a7c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab4bed936abc43c19326d660c414668"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abd9c4669e5bb2bb2a9ea73f5af7577d3">sub_opcode</a>: 3</td></tr>
<tr class="separator:acab4bed936abc43c19326d660c414668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61224c7fd2e06daa82452331b00194b0"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:a61224c7fd2e06daa82452331b00194b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6486f1233458ce6f8fdc7b16633d5524"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a6486f1233458ce6f8fdc7b16633d5524">end</a></td></tr>
<tr class="separator:a6486f1233458ce6f8fdc7b16633d5524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aed0c372dd2b7d218816f832663fc5d"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aee6517469924867432f3abfece38f7d9"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#a63eb6d61a9fc814b6b1de258f1761029">cycle_sel</a>: 4</td></tr>
<tr class="separator:aee6517469924867432f3abfece38f7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1498cb94e7b2c9e1b89665d020cf6970"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">unused</a>: 21</td></tr>
<tr class="separator:a1498cb94e7b2c9e1b89665d020cf6970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6310223e6e4e55b9ec663ec7323970c"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abd9c4669e5bb2bb2a9ea73f5af7577d3">sub_opcode</a>: 3</td></tr>
<tr class="separator:ac6310223e6e4e55b9ec663ec7323970c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58a8a3a848c7a55263f525b8f52cb59"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:ab58a8a3a848c7a55263f525b8f52cb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aed0c372dd2b7d218816f832663fc5d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a2aed0c372dd2b7d218816f832663fc5d">sleep</a></td></tr>
<tr class="separator:a2aed0c372dd2b7d218816f832663fc5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780a6b107a8eab9ca079f99445b9988e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a61d9e8c5f5a9a50be0ddcffa30c0b16e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#aac760a2653dd38df1db361fc4687b306">label</a>: 16</td></tr>
<tr class="separator:a61d9e8c5f5a9a50be0ddcffa30c0b16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d28f143cf5f3dc1ef3c1503d00dd2b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">unused</a>: 8</td></tr>
<tr class="separator:a66d28f143cf5f3dc1ef3c1503d00dd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d6693331b64ebd06d70319b01d272d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#abd9c4669e5bb2bb2a9ea73f5af7577d3">sub_opcode</a>: 4</td></tr>
<tr class="separator:ae5d6693331b64ebd06d70319b01d272d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e37930b710d8f775bdd61802f98b9ca"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a>: 4</td></tr>
<tr class="separator:a0e37930b710d8f775bdd61802f98b9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780a6b107a8eab9ca079f99445b9988e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionulp__insn__t.html#a780a6b107a8eab9ca079f99445b9988e">macro</a></td></tr>
<tr class="separator:a780a6b107a8eab9ca079f99445b9988e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Instruction format structure. </p>
<p>All ULP instructions are 32 bit long. This union contains field layouts used by all of the supported instructions. This union also includes a special "macro" instruction layout. This is not a real instruction which can be executed by the CPU. It acts as a token which is removed from the program by the ulp_process_macros_and_load function.</p>
<p>These structures are not intended to be used directly. Preprocessor definitions provided below fill the fields of these structure with the right arguments. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ae67199fb46e25f10a9c09c1b19e84f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67199fb46e25f10a9c09c1b19e84f73">&#9670;&nbsp;</a></span>cycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::cycles</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of cycles to sleep</p>
<p>TBD, cycles used for measurement </p>

</div>
</div>
<a id="abcf0de7253f789ed6b0879ed434f4f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf0de7253f789ed6b0879ed434f4f31">&#9670;&nbsp;</a></span>unused</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::unused</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unused </p>

</div>
</div>
<a id="ade60469ad4a1276b213ac0eead5af401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade60469ad4a1276b213ac0eead5af401">&#9670;&nbsp;</a></span>opcode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::opcode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Opcode (OPCODE_DELAY)</p>
<p>Opcode (OPCODE_ST)</p>
<p>Opcode (OPCODE_LD)</p>
<p>Opcode (OPCODE_HALT)</p>
<p>Opcode (OPCODE_BRANCH)</p>
<p>Opcode (OPCODE_ALU)</p>
<p>Opcode (OPCODE_WR_REG)</p>
<p>Opcode (OPCODE_ADC)</p>
<p>Opcode (OPCODE_TSENS)</p>
<p>Opcode (OPCODE_I2C)</p>
<p>Opcode (OPCODE_END)</p>
<p>Opcode (OPCODE_MACRO) </p>

</div>
</div>
<a id="a43d4ea2d52339f1229b8243cc117ef10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d4ea2d52339f1229b8243cc117ef10">&#9670;&nbsp;</a></span>delay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::delay</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of DELAY instruction </p>

</div>
</div>
<a id="a92c13cb8152edfc4d5cdc5613c04b80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92c13cb8152edfc4d5cdc5613c04b80d">&#9670;&nbsp;</a></span>dreg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::dreg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register which contains data to store</p>
<p>Register where the data should be loaded to</p>
<p>Register which contains target PC, expressed in words (used if .reg == 1)</p>
<p>Destination register</p>
<p>Register where to store ADC result</p>
<p>Register where to store temperature measurement result </p>

</div>
</div>
<a id="a87d4e8635e02840ec88d2cc8321ca05d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87d4e8635e02840ec88d2cc8321ca05d">&#9670;&nbsp;</a></span>sreg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::sreg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register which contains address in RTC memory (expressed in words)</p>
<p>Register with operand A </p>

</div>
</div>
<a id="a4c4faf7e3aea4035321199a7ebd44fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c4faf7e3aea4035321199a7ebd44fff">&#9670;&nbsp;</a></span>unused1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::unused1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unused </p>

</div>
</div>
<a id="a1d3476e1ced400c553a069c080512a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d3476e1ced400c553a069c080512a93">&#9670;&nbsp;</a></span>offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::offset</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset to add to sreg</p>
<p>Absolute value of target PC offset w.r.t. current PC, expressed in words </p>

</div>
</div>
<a id="a976dc183194a637d00bfab90df25c508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976dc183194a637d00bfab90df25c508">&#9670;&nbsp;</a></span>unused2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::unused2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unused </p>

</div>
</div>
<a id="abd9c4669e5bb2bb2a9ea73f5af7577d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9c4669e5bb2bb2a9ea73f5af7577d3">&#9670;&nbsp;</a></span>sub_opcode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::sub_opcode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sub opcode (SUB_OPCODE_ST)</p>
<p>Sub opcode (SUB_OPCODE_BX)</p>
<p>Sub opcode (SUB_OPCODE_B)</p>
<p>Sub opcode (SUB_OPCODE_ALU_REG)</p>
<p>Sub opcode (SUB_OPCODE_ALU_IMM)</p>
<p>Sub opcode (SUB_OPCODE_WAKEUP)</p>
<p>Sub opcode (SUB_OPCODE_SLEEP)</p>
<p>SUB_OPCODE_MACRO_LABEL or SUB_OPCODE_MACRO_BRANCH </p>

</div>
</div>
<a id="a321616249ffa2d309f9b594e580f2c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321616249ffa2d309f9b594e580f2c56">&#9670;&nbsp;</a></span>st</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::st</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of ST instruction </p>

</div>
</div>
<a id="a0a93d66f2ec687ac4bbcfd6adee716aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a93d66f2ec687ac4bbcfd6adee716aa">&#9670;&nbsp;</a></span>ld</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::ld</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of LD instruction </p>

</div>
</div>
<a id="a507a80d21c3338c0bda59d26895f84e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a507a80d21c3338c0bda59d26895f84e6">&#9670;&nbsp;</a></span>halt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::halt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of HALT instruction </p>

</div>
</div>
<a id="ad63920004ecaf9694faf0bd6b17eca84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63920004ecaf9694faf0bd6b17eca84">&#9670;&nbsp;</a></span>addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::addr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Target PC, expressed in words (used if .reg == 0)</p>
<p>Address within either RTC_CNTL, RTC_IO, or SARADC </p>

</div>
</div>
<a id="a81a31ae1561c6c1c485c22db6bc2d3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a31ae1561c6c1c485c22db6bc2d3e5">&#9670;&nbsp;</a></span>reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::reg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Target PC in register (1) or immediate (0) </p>

</div>
</div>
<a id="a1100a249e10f7c3da0f1da973e977f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1100a249e10f7c3da0f1da973e977f22">&#9670;&nbsp;</a></span>type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::type</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Jump condition (BX_JUMP_TYPE_xxx) </p>

</div>
</div>
<a id="a9e90384acd788ffb309fde238aa08156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e90384acd788ffb309fde238aa08156">&#9670;&nbsp;</a></span>bx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::bx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of BRANCH instruction (absolute address) </p>

</div>
</div>
<a id="a438d6205fc4927912dfe296b66895589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438d6205fc4927912dfe296b66895589">&#9670;&nbsp;</a></span>imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::imm</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Immediate value to compare against</p>
<p>Immediate value of operand B </p>

</div>
</div>
<a id="a46a25f03afb96983f46381c4b5ed11ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46a25f03afb96983f46381c4b5ed11ee">&#9670;&nbsp;</a></span>cmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::cmp</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Comparison to perform: B_CMP_L or B_CMP_GE </p>

</div>
</div>
<a id="ad0efe34563a4d34047cd60cd4a287786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0efe34563a4d34047cd60cd4a287786">&#9670;&nbsp;</a></span>sign</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::sign</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sign of target PC offset: 0: positive, 1: negative </p>

</div>
</div>
<a id="a7fd794034036280228ae90bbf5f72d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd794034036280228ae90bbf5f72d3c">&#9670;&nbsp;</a></span>b</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of BRANCH instruction (relative address) </p>

</div>
</div>
<a id="a33e5e08bda16093bab2eda4892a86507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e5e08bda16093bab2eda4892a86507">&#9670;&nbsp;</a></span>treg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::treg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register with operand B </p>

</div>
</div>
<a id="ab8a9946b6cebfabf4f65badcddbc32d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8a9946b6cebfabf4f65badcddbc32d5">&#9670;&nbsp;</a></span>sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::sel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Operation to perform, one of ALU_SEL_xxx </p>

</div>
</div>
<a id="af1806ad310791ac82af44ef3e8d54ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1806ad310791ac82af44ef3e8d54ab3">&#9670;&nbsp;</a></span>alu_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::alu_reg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of ALU instruction (both sources are registers) </p>

</div>
</div>
<a id="a4e7171ce5df8e06886e683f637c05893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7171ce5df8e06886e683f637c05893">&#9670;&nbsp;</a></span>alu_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::alu_imm</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of ALU instruction (one source is an immediate) </p>

</div>
</div>
<a id="a9cfe41c7eb7a4306303802ce7d0b6ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cfe41c7eb7a4306303802ce7d0b6ac2">&#9670;&nbsp;</a></span>periph_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::periph_sel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select peripheral: RTC_CNTL (0), RTC_IO(1), SARADC(2) </p>

</div>
</div>
<a id="ac08ce94198afbba05faf9608b8e16ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08ce94198afbba05faf9608b8e16ae7">&#9670;&nbsp;</a></span>data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::data</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>8 bits of data to write</p>
<p>Data to read or write </p>

</div>
</div>
<a id="af2132f34ac76a1a125ad6871faaf4a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2132f34ac76a1a125ad6871faaf4a4d">&#9670;&nbsp;</a></span>low</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::low</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low bit </p>

</div>
</div>
<a id="a99a1d6816f5cfbff9514f3ee4f030498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99a1d6816f5cfbff9514f3ee4f030498">&#9670;&nbsp;</a></span>high</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::high</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High bit </p>

</div>
</div>
<a id="a205136c309a7b3a25d810fb27cb8fcb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205136c309a7b3a25d810fb27cb8fcb9">&#9670;&nbsp;</a></span>wr_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::wr_reg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of WR_REG instruction </p>

</div>
</div>
<a id="a66708c81dcc26c82a6c766c64e3f2fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66708c81dcc26c82a6c766c64e3f2fee">&#9670;&nbsp;</a></span>rd_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::rd_reg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of RD_REG instruction </p>

</div>
</div>
<a id="a1bda7f41120bc1f285b058ebfc652627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bda7f41120bc1f285b058ebfc652627">&#9670;&nbsp;</a></span>mux</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::mux</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SARADC pad (mux + 1) </p>

</div>
</div>
<a id="acc3b94a3749efef0482cadc9c39c1da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc3b94a3749efef0482cadc9c39c1da7">&#9670;&nbsp;</a></span>sar_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::sar_sel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SARADC0 (0) or SARADC1 (1) </p>

</div>
</div>
<a id="a18a8b1907c48eca49459c30ed63191a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a8b1907c48eca49459c30ed63191a2">&#9670;&nbsp;</a></span>adc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::adc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of ADC instruction </p>

</div>
</div>
<a id="a3e4f62385457061506ba9daf52ad42bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4f62385457061506ba9daf52ad42bc">&#9670;&nbsp;</a></span>wait_delay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::wait_delay</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cycles to wait after measurement is done </p>

</div>
</div>
<a id="ac95a3f2daf9f0eac5f6a14663e940dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95a3f2daf9f0eac5f6a14663e940dbb">&#9670;&nbsp;</a></span>reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::reserved</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, set to 0 </p>

</div>
</div>
<a id="acdcf1c811ca6f8767e1850f7ff1a543e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdcf1c811ca6f8767e1850f7ff1a543e">&#9670;&nbsp;</a></span>tsens</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::tsens</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of TSENS instruction </p>

</div>
</div>
<a id="abe0cbc41b5d6d4d43dde20c7bfafcaa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe0cbc41b5d6d4d43dde20c7bfafcaa3">&#9670;&nbsp;</a></span>i2c_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::i2c_addr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C slave address </p>

</div>
</div>
<a id="ab0ef1a48ddd1c319e7a083eba6a62dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ef1a48ddd1c319e7a083eba6a62dab">&#9670;&nbsp;</a></span>low_bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::low_bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TBD </p>

</div>
</div>
<a id="abc2e6760d3abb204b27198250af09878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2e6760d3abb204b27198250af09878">&#9670;&nbsp;</a></span>high_bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::high_bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TBD </p>

</div>
</div>
<a id="aac16543f09b9d17bf5dd1d7990689bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac16543f09b9d17bf5dd1d7990689bf0">&#9670;&nbsp;</a></span>i2c_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::i2c_sel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TBD, select reg_i2c_slave_address[7:0] </p>

</div>
</div>
<a id="a25890c5e17123ad6d0a778284d291489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25890c5e17123ad6d0a778284d291489">&#9670;&nbsp;</a></span>rw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::rw</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write (1) or read (0) </p>

</div>
</div>
<a id="a86731d808d141232c232e500992ed05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86731d808d141232c232e500992ed05a">&#9670;&nbsp;</a></span>i2c</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::i2c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of I2C instruction </p>

</div>
</div>
<a id="a8b19b759beb43a3d8e45e49525972411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b19b759beb43a3d8e45e49525972411">&#9670;&nbsp;</a></span>wakeup</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::wakeup</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set to 1 to wake up chip </p>

</div>
</div>
<a id="a6486f1233458ce6f8fdc7b16633d5524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6486f1233458ce6f8fdc7b16633d5524">&#9670;&nbsp;</a></span>end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::end</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of END instruction with wakeup </p>

</div>
</div>
<a id="a63eb6d61a9fc814b6b1de258f1761029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63eb6d61a9fc814b6b1de258f1761029">&#9670;&nbsp;</a></span>cycle_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::cycle_sel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select which one of SARADC_ULP_CP_SLEEP_CYCx_REG to get the sleep duration from </p>

</div>
</div>
<a id="a2aed0c372dd2b7d218816f832663fc5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aed0c372dd2b7d218816f832663fc5d">&#9670;&nbsp;</a></span>sleep</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::sleep</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of END instruction with sleep </p>

</div>
</div>
<a id="aac760a2653dd38df1db361fc4687b306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac760a2653dd38df1db361fc4687b306">&#9670;&nbsp;</a></span>label</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ulp_insn_t::label</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Label number </p>

</div>
</div>
<a id="a780a6b107a8eab9ca079f99445b9988e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780a6b107a8eab9ca079f99445b9988e">&#9670;&nbsp;</a></span>macro</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ulp_insn_t::macro</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Format of tokens used by LABEL and BRANCH macros </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="ulp_8h_source.html">ulp.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 14 2021 16:04:58 for Gumbo by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
