// Seed: 4015908811
module module_0 ();
  generate
    assign id_1 = 1'd0;
  endgenerate
  assign id_1 = 1;
  always @(posedge 1) id_1 <= 1 * id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  xnor (id_10, id_11, id_13, id_2, id_4, id_5, id_6, id_7, id_8, id_9);
  module_0();
  assign id_4[1'b0 : 1] = id_9;
endmodule
