vendor_name = ModelSim
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/convert_hex_to_seven_segment.v
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/UART_SRAM_interface.v
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_SRAM_interface.v
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/Clock_100_PLL.v
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/project.v
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/SRAM_Controller.v
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/VGA_Controller.v
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/PB_Controller.v
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/UART_Receive_Controller.v
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/milestone1.v
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/db/project.cbx.xml
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/define_state.h
source_file = 1, C:/Users/Owner/Desktop/Projectremake2/Projectremake/vga_param.h
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/aglobal91.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/91sp2/quartus/libraries/megafunctions/cbx.lst
design_name = project
instance = comp, \M1_unit|SRAM_address[8]\, M1_unit|SRAM_address[8], project, 1
instance = comp, \M1_unit|SRAM_address[10]\, M1_unit|SRAM_address[10], project, 1
instance = comp, \M1_unit|SRAM_address[11]\, M1_unit|SRAM_address[11], project, 1
instance = comp, \M1_unit|SRAM_address[12]\, M1_unit|SRAM_address[12], project, 1
instance = comp, \M1_unit|SRAM_address[13]\, M1_unit|SRAM_address[13], project, 1
instance = comp, \M1_unit|SRAM_address[15]\, M1_unit|SRAM_address[15], project, 1
instance = comp, \VGA_unit|Add0~2\, VGA_unit|Add0~2, project, 1
instance = comp, \VGA_unit|VGA_unit|Add1~16\, VGA_unit|VGA_unit|Add1~16, project, 1
instance = comp, \VGA_unit|Add1~8\, VGA_unit|Add1~8, project, 1
instance = comp, \UART_timer[0]\, UART_timer[0], project, 1
instance = comp, \UART_timer[2]\, UART_timer[2], project, 1
instance = comp, \UART_timer[3]\, UART_timer[3], project, 1
instance = comp, \UART_timer[5]\, UART_timer[5], project, 1
instance = comp, \UART_timer[7]\, UART_timer[7], project, 1
instance = comp, \UART_timer[9]\, UART_timer[9], project, 1
instance = comp, \UART_timer[16]\, UART_timer[16], project, 1
instance = comp, \UART_timer[21]\, UART_timer[21], project, 1
instance = comp, \VGA_unit|Add0~6\, VGA_unit|Add0~6, project, 1
instance = comp, \M1_unit|Uaddr[5]\, M1_unit|Uaddr[5], project, 1
instance = comp, \VGA_unit|Add0~8\, VGA_unit|Add0~8, project, 1
instance = comp, \VGA_unit|Add0~10\, VGA_unit|Add0~10, project, 1
instance = comp, \VGA_unit|Add0~12\, VGA_unit|Add0~12, project, 1
instance = comp, \UART_unit|Add1~21\, UART_unit|Add1~21, project, 1
instance = comp, \VGA_unit|Add0~14\, VGA_unit|Add0~14, project, 1
instance = comp, \VGA_unit|Add0~16\, VGA_unit|Add0~16, project, 1
instance = comp, \VGA_unit|Add1~26\, VGA_unit|Add1~26, project, 1
instance = comp, \UART_unit|Add1~30\, UART_unit|Add1~30, project, 1
instance = comp, \M1_unit|Yaddr[12]\, M1_unit|Yaddr[12], project, 1
instance = comp, \M1_unit|Uaddr[12]\, M1_unit|Uaddr[12], project, 1
instance = comp, \M1_unit|Vaddr[12]\, M1_unit|Vaddr[12], project, 1
instance = comp, \UART_unit|Add1~36\, UART_unit|Add1~36, project, 1
instance = comp, \VGA_unit|Add1~38\, VGA_unit|Add1~38, project, 1
instance = comp, \UART_unit|Add1~39\, UART_unit|Add1~39, project, 1
instance = comp, \M1_unit|Yaddr[15]\, M1_unit|Yaddr[15], project, 1
instance = comp, \M1_unit|Uaddr[15]\, M1_unit|Uaddr[15], project, 1
instance = comp, \M1_unit|Vaddr[15]\, M1_unit|Vaddr[15], project, 1
instance = comp, \UART_unit|Add1~42\, UART_unit|Add1~42, project, 1
instance = comp, \M1_unit|Uaddr[16]\, M1_unit|Uaddr[16], project, 1
instance = comp, \M1_unit|Uaddr[17]\, M1_unit|Uaddr[17], project, 1
instance = comp, \UART_unit|UART_rx_enable\, UART_unit|UART_rx_enable, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[4]\, UART_unit|UART_RX|clock_count[4], project, 1
instance = comp, \UART_unit|UART_RX|clock_count[2]\, UART_unit|UART_RX|clock_count[2], project, 1
instance = comp, \UART_unit|UART_RX|clock_count[6]\, UART_unit|UART_RX|clock_count[6], project, 1
instance = comp, \M1_unit|SRAM_address[3]\, M1_unit|SRAM_address[3], project, 1
instance = comp, \M1_unit|Uaddr[3]\, M1_unit|Uaddr[3], project, 1
instance = comp, \M1_unit|Uaddr[1]\, M1_unit|Uaddr[1], project, 1
instance = comp, \M1_unit|Uaddr[1]~20\, M1_unit|Uaddr[1]~20, project, 1
instance = comp, \M1_unit|Uaddr[3]~24\, M1_unit|Uaddr[3]~24, project, 1
instance = comp, \M1_unit|Yaddr[3]\, M1_unit|Yaddr[3], project, 1
instance = comp, \M1_unit|Yaddr[3]~21\, M1_unit|Yaddr[3]~21, project, 1
instance = comp, \M1_unit|Vaddr[3]\, M1_unit|Vaddr[3], project, 1
instance = comp, \M1_unit|Vaddr[3]~21\, M1_unit|Vaddr[3]~21, project, 1
instance = comp, \UART_timer[0]~26\, UART_timer[0]~26, project, 1
instance = comp, \UART_timer[2]~30\, UART_timer[2]~30, project, 1
instance = comp, \UART_timer[3]~32\, UART_timer[3]~32, project, 1
instance = comp, \UART_timer[5]~36\, UART_timer[5]~36, project, 1
instance = comp, \UART_timer[7]~40\, UART_timer[7]~40, project, 1
instance = comp, \UART_timer[9]~44\, UART_timer[9]~44, project, 1
instance = comp, \UART_timer[16]~58\, UART_timer[16]~58, project, 1
instance = comp, \UART_timer[21]~68\, UART_timer[21]~68, project, 1
instance = comp, \UART_unit|new_line_count[1]\, UART_unit|new_line_count[1], project, 1
instance = comp, \UART_unit|UART_rx_unload_data\, UART_unit|UART_rx_unload_data, project, 1
instance = comp, \M1_unit|Uaddr[5]~28\, M1_unit|Uaddr[5]~28, project, 1
instance = comp, \M1_unit|Yaddr[12]~39\, M1_unit|Yaddr[12]~39, project, 1
instance = comp, \M1_unit|Uaddr[12]~42\, M1_unit|Uaddr[12]~42, project, 1
instance = comp, \M1_unit|Vaddr[12]~39\, M1_unit|Vaddr[12]~39, project, 1
instance = comp, \M1_unit|Uaddr[14]~46\, M1_unit|Uaddr[14]~46, project, 1
instance = comp, \M1_unit|Yaddr[15]~45\, M1_unit|Yaddr[15]~45, project, 1
instance = comp, \M1_unit|Uaddr[15]~48\, M1_unit|Uaddr[15]~48, project, 1
instance = comp, \M1_unit|Vaddr[15]~45\, M1_unit|Vaddr[15]~45, project, 1
instance = comp, \M1_unit|Uaddr[16]~50\, M1_unit|Uaddr[16]~50, project, 1
instance = comp, \M1_unit|Uaddr[17]~52\, M1_unit|Uaddr[17]~52, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[2]~17\, UART_unit|UART_RX|clock_count[2]~17, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[4]~21\, UART_unit|UART_RX|clock_count[4]~21, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[6]~25\, UART_unit|UART_RX|clock_count[6]~25, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[10]\, PB_unit|clock_1kHz_div_count[10], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[12]\, PB_unit|clock_1kHz_div_count[12], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[3]\, PB_unit|clock_1kHz_div_count[3], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[5]\, PB_unit|clock_1kHz_div_count[5], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[8]\, PB_unit|clock_1kHz_div_count[8], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[3]~22\, PB_unit|clock_1kHz_div_count[3]~22, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[5]~26\, PB_unit|clock_1kHz_div_count[5]~26, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[8]~32\, PB_unit|clock_1kHz_div_count[8]~32, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[10]~36\, PB_unit|clock_1kHz_div_count[10]~36, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[12]~40\, PB_unit|clock_1kHz_div_count[12]~40, project, 1
instance = comp, \UART_unit|SRAM_address[8]\, UART_unit|SRAM_address[8], project, 1
instance = comp, \VGA_unit|SRAM_address[10]\, VGA_unit|SRAM_address[10], project, 1
instance = comp, \SRAM_address[10]~14\, SRAM_address[10]~14, project, 1
instance = comp, \UART_unit|SRAM_address[11]\, UART_unit|SRAM_address[11], project, 1
instance = comp, \M1_unit|state~12\, M1_unit|state~12, project, 1
instance = comp, \Selector4~0\, Selector4~0, project, 1
instance = comp, \Equal1~2\, Equal1~2, project, 1
instance = comp, \always0~0\, always0~0, project, 1
instance = comp, \always0~1\, always0~1, project, 1
instance = comp, \always0~2\, always0~2, project, 1
instance = comp, \always0~3\, always0~3, project, 1
instance = comp, \always0~4\, always0~4, project, 1
instance = comp, \UART_unit|LessThan1~2\, UART_unit|LessThan1~2, project, 1
instance = comp, \M1_unit|Selector15~0\, M1_unit|Selector15~0, project, 1
instance = comp, \UART_unit|Add1~23\, UART_unit|Add1~23, project, 1
instance = comp, \VGA_unit|Add1~28\, VGA_unit|Add1~28, project, 1
instance = comp, \M1_unit|Selector13~0\, M1_unit|Selector13~0, project, 1
instance = comp, \M1_unit|Selector12~0\, M1_unit|Selector12~0, project, 1
instance = comp, \UART_unit|Add1~32\, UART_unit|Add1~32, project, 1
instance = comp, \M1_unit|Selector11~0\, M1_unit|Selector11~0, project, 1
instance = comp, \M1_unit|Selector10~0\, M1_unit|Selector10~0, project, 1
instance = comp, \M1_unit|Selector8~0\, M1_unit|Selector8~0, project, 1
instance = comp, \UART_unit|UART_RX|Equal2~1\, UART_unit|UART_RX|Equal2~1, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_V_SYNC~2\, VGA_unit|VGA_unit|oVGA_V_SYNC~2, project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan7~0\, VGA_unit|VGA_unit|LessThan7~0, project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan4~0\, VGA_unit|VGA_unit|LessThan4~0, project, 1
instance = comp, \VGA_unit|VGA_red[4]\, VGA_unit|VGA_red[4], project, 1
instance = comp, \VGA_unit|VGA_red[6]\, VGA_unit|VGA_red[6], project, 1
instance = comp, \VGA_unit|VGA_red[8]\, VGA_unit|VGA_red[8], project, 1
instance = comp, \VGA_unit|VGA_green[2]\, VGA_unit|VGA_green[2], project, 1
instance = comp, \VGA_unit|VGA_green[6]\, VGA_unit|VGA_green[6], project, 1
instance = comp, \VGA_unit|VGA_blue[3]\, VGA_unit|VGA_blue[3], project, 1
instance = comp, \VGA_unit|VGA_blue[4]\, VGA_unit|VGA_blue[4], project, 1
instance = comp, \VGA_unit|VGA_blue[6]\, VGA_unit|VGA_blue[6], project, 1
instance = comp, \VGA_unit|VGA_blue[7]\, VGA_unit|VGA_blue[7], project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan2~1\, VGA_unit|VGA_unit|LessThan2~1, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~20\, VGA_unit|VGA_SRAM_state~20, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~27\, VGA_unit|VGA_SRAM_state~27, project, 1
instance = comp, \VGA_unit|LessThan2~0\, VGA_unit|LessThan2~0, project, 1
instance = comp, \M1_unit|WideOr5~0\, M1_unit|WideOr5~0, project, 1
instance = comp, \M1_unit|state~16\, M1_unit|state~16, project, 1
instance = comp, \PB_unit|WideOr0~1\, PB_unit|WideOr0~1, project, 1
instance = comp, \UART_unit|UART_SRAM_state~17\, UART_unit|UART_SRAM_state~17, project, 1
instance = comp, \UART_unit|UART_SRAM_state~18\, UART_unit|UART_SRAM_state~18, project, 1
instance = comp, \UART_unit|UART_SRAM_state~19\, UART_unit|UART_SRAM_state~19, project, 1
instance = comp, \Equal2~1\, Equal2~1, project, 1
instance = comp, \UART_unit|UART_RX|always0~1\, UART_unit|UART_RX|always0~1, project, 1
instance = comp, \UART_unit|UART_RX|Selector3~1\, UART_unit|UART_RX|Selector3~1, project, 1
instance = comp, \UART_unit|UART_RX|RXC_state~12\, UART_unit|UART_RX|RXC_state~12, project, 1
instance = comp, \UART_unit|UART_RX|Selector3~2\, UART_unit|UART_RX|Selector3~2, project, 1
instance = comp, \UART_unit|UART_SRAM_state.S_US_IDLE~0\, UART_unit|UART_SRAM_state.S_US_IDLE~0, project, 1
instance = comp, \UART_unit|Selector7~1\, UART_unit|Selector7~1, project, 1
instance = comp, \UART_unit|Selector7~2\, UART_unit|Selector7~2, project, 1
instance = comp, \VGA_unit|always0~3\, VGA_unit|always0~3, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][8]\, VGA_unit|VGA_sram_data[2][8], project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][0]\, VGA_unit|VGA_sram_data[1][0], project, 1
instance = comp, \VGA_unit|VGA_red~5\, VGA_unit|VGA_red~5, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][9]\, VGA_unit|VGA_sram_data[2][9], project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][1]\, VGA_unit|VGA_sram_data[1][1], project, 1
instance = comp, \VGA_unit|VGA_red~8\, VGA_unit|VGA_red~8, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][10]\, VGA_unit|VGA_sram_data[2][10], project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][2]\, VGA_unit|VGA_sram_data[1][2], project, 1
instance = comp, \VGA_unit|VGA_red~11\, VGA_unit|VGA_red~11, project, 1
instance = comp, \VGA_unit|VGA_red~12\, VGA_unit|VGA_red~12, project, 1
instance = comp, \VGA_unit|VGA_red~13\, VGA_unit|VGA_red~13, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][12]\, VGA_unit|VGA_sram_data[2][12], project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][4]\, VGA_unit|VGA_sram_data[1][4], project, 1
instance = comp, \VGA_unit|VGA_red~17\, VGA_unit|VGA_red~17, project, 1
instance = comp, \VGA_unit|VGA_red~18\, VGA_unit|VGA_red~18, project, 1
instance = comp, \VGA_unit|VGA_red~19\, VGA_unit|VGA_red~19, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][14]\, VGA_unit|VGA_sram_data[2][14], project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][6]\, VGA_unit|VGA_sram_data[1][6], project, 1
instance = comp, \VGA_unit|VGA_red~23\, VGA_unit|VGA_red~23, project, 1
instance = comp, \VGA_unit|VGA_red~24\, VGA_unit|VGA_red~24, project, 1
instance = comp, \VGA_unit|VGA_red~25\, VGA_unit|VGA_red~25, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][0]\, VGA_unit|VGA_sram_data[2][0], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][8]\, VGA_unit|VGA_sram_data[0][8], project, 1
instance = comp, \VGA_unit|VGA_green~3\, VGA_unit|VGA_green~3, project, 1
instance = comp, \VGA_unit|VGA_green~4\, VGA_unit|VGA_green~4, project, 1
instance = comp, \VGA_unit|VGA_green~5\, VGA_unit|VGA_green~5, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][1]\, VGA_unit|VGA_sram_data[2][1], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][9]\, VGA_unit|VGA_sram_data[0][9], project, 1
instance = comp, \VGA_unit|VGA_green~6\, VGA_unit|VGA_green~6, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][2]\, VGA_unit|VGA_sram_data[2][2], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][10]\, VGA_unit|VGA_sram_data[0][10], project, 1
instance = comp, \VGA_unit|VGA_green~9\, VGA_unit|VGA_green~9, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][3]\, VGA_unit|VGA_sram_data[2][3], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][11]\, VGA_unit|VGA_sram_data[0][11], project, 1
instance = comp, \VGA_unit|VGA_green~12\, VGA_unit|VGA_green~12, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][4]\, VGA_unit|VGA_sram_data[2][4], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][12]\, VGA_unit|VGA_sram_data[0][12], project, 1
instance = comp, \VGA_unit|VGA_green~15\, VGA_unit|VGA_green~15, project, 1
instance = comp, \VGA_unit|VGA_green~16\, VGA_unit|VGA_green~16, project, 1
instance = comp, \VGA_unit|VGA_green~17\, VGA_unit|VGA_green~17, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][5]\, VGA_unit|VGA_sram_data[2][5], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][13]\, VGA_unit|VGA_sram_data[0][13], project, 1
instance = comp, \VGA_unit|VGA_green~18\, VGA_unit|VGA_green~18, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][7]\, VGA_unit|VGA_sram_data[2][7], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][15]\, VGA_unit|VGA_sram_data[0][15], project, 1
instance = comp, \VGA_unit|VGA_green~24\, VGA_unit|VGA_green~24, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][9]\, VGA_unit|VGA_sram_data[1][9], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][1]\, VGA_unit|VGA_sram_data[0][1], project, 1
instance = comp, \VGA_unit|VGA_blue~3\, VGA_unit|VGA_blue~3, project, 1
instance = comp, \VGA_unit|VGA_blue~4\, VGA_unit|VGA_blue~4, project, 1
instance = comp, \VGA_unit|VGA_blue~5\, VGA_unit|VGA_blue~5, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][10]\, VGA_unit|VGA_sram_data[1][10], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][2]\, VGA_unit|VGA_sram_data[0][2], project, 1
instance = comp, \VGA_unit|VGA_blue~6\, VGA_unit|VGA_blue~6, project, 1
instance = comp, \VGA_unit|VGA_blue~7\, VGA_unit|VGA_blue~7, project, 1
instance = comp, \VGA_unit|VGA_blue~8\, VGA_unit|VGA_blue~8, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][12]\, VGA_unit|VGA_sram_data[1][12], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][4]\, VGA_unit|VGA_sram_data[0][4], project, 1
instance = comp, \VGA_unit|VGA_blue~12\, VGA_unit|VGA_blue~12, project, 1
instance = comp, \VGA_unit|VGA_blue~13\, VGA_unit|VGA_blue~13, project, 1
instance = comp, \VGA_unit|VGA_blue~14\, VGA_unit|VGA_blue~14, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][13]\, VGA_unit|VGA_sram_data[1][13], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][5]\, VGA_unit|VGA_sram_data[0][5], project, 1
instance = comp, \VGA_unit|VGA_blue~15\, VGA_unit|VGA_blue~15, project, 1
instance = comp, \VGA_unit|VGA_blue~16\, VGA_unit|VGA_blue~16, project, 1
instance = comp, \VGA_unit|VGA_blue~17\, VGA_unit|VGA_blue~17, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][14]\, VGA_unit|VGA_sram_data[1][14], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][6]\, VGA_unit|VGA_sram_data[0][6], project, 1
instance = comp, \VGA_unit|VGA_blue~18\, VGA_unit|VGA_blue~18, project, 1
instance = comp, \VGA_unit|VGA_blue~19\, VGA_unit|VGA_blue~19, project, 1
instance = comp, \M1_unit|Selector20~0\, M1_unit|Selector20~0, project, 1
instance = comp, \UART_unit|UART_RX|RX_data[7]\, UART_unit|UART_RX|RX_data[7], project, 1
instance = comp, \UART_unit|always0~0\, UART_unit|always0~0, project, 1
instance = comp, \UART_unit|Add0~0\, UART_unit|Add0~0, project, 1
instance = comp, \UART_unit|UART_SRAM_state.S_US_IDLE~1\, UART_unit|UART_SRAM_state.S_US_IDLE~1, project, 1
instance = comp, \UART_unit|Selector26~0\, UART_unit|Selector26~0, project, 1
instance = comp, \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0\, UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0, project, 1
instance = comp, \UART_unit|SRAM_write_data[12]\, UART_unit|SRAM_write_data[12], project, 1
instance = comp, \PB_unit|Equal0~0\, PB_unit|Equal0~0, project, 1
instance = comp, \PB_unit|Equal0~1\, PB_unit|Equal0~1, project, 1
instance = comp, \PB_unit|Equal0~2\, PB_unit|Equal0~2, project, 1
instance = comp, \PB_unit|LessThan0~0\, PB_unit|LessThan0~0, project, 1
instance = comp, \PB_unit|LessThan0~1\, PB_unit|LessThan0~1, project, 1
instance = comp, \PB_unit|LessThan0~2\, PB_unit|LessThan0~2, project, 1
instance = comp, \M1_unit|Vaddr[13]~_wirecell\, M1_unit|Vaddr[13]~_wirecell, project, 1
instance = comp, \M1_unit|Vaddr[15]~_wirecell\, M1_unit|Vaddr[15]~_wirecell, project, 1
instance = comp, \M1_unit|Vaddr[8]~_wirecell\, M1_unit|Vaddr[8]~_wirecell, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][0]~feeder\, VGA_unit|VGA_sram_data[2][0]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][0]~feeder\, VGA_unit|VGA_sram_data[1][0]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][1]~feeder\, VGA_unit|VGA_sram_data[2][1]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][2]~feeder\, VGA_unit|VGA_sram_data[2][2]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][9]~feeder\, VGA_unit|VGA_sram_data[2][9]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][10]~feeder\, VGA_unit|VGA_sram_data[2][10]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][12]~feeder\, VGA_unit|VGA_sram_data[1][12]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][14]~feeder\, VGA_unit|VGA_sram_data[1][14]~feeder, project, 1
instance = comp, \UART_unit|UART_RX|RX_data[7]~feeder\, UART_unit|UART_RX|RX_data[7]~feeder, project, 1
instance = comp, \SRAM_DATA_IO[0]~I\, SRAM_DATA_IO[0], project, 1
instance = comp, \SRAM_DATA_IO[1]~I\, SRAM_DATA_IO[1], project, 1
instance = comp, \SRAM_DATA_IO[2]~I\, SRAM_DATA_IO[2], project, 1
instance = comp, \SRAM_DATA_IO[3]~I\, SRAM_DATA_IO[3], project, 1
instance = comp, \SRAM_DATA_IO[4]~I\, SRAM_DATA_IO[4], project, 1
instance = comp, \SRAM_DATA_IO[5]~I\, SRAM_DATA_IO[5], project, 1
instance = comp, \SRAM_DATA_IO[6]~I\, SRAM_DATA_IO[6], project, 1
instance = comp, \SRAM_DATA_IO[7]~I\, SRAM_DATA_IO[7], project, 1
instance = comp, \SRAM_DATA_IO[8]~I\, SRAM_DATA_IO[8], project, 1
instance = comp, \SRAM_DATA_IO[9]~I\, SRAM_DATA_IO[9], project, 1
instance = comp, \SRAM_DATA_IO[10]~I\, SRAM_DATA_IO[10], project, 1
instance = comp, \SRAM_DATA_IO[11]~I\, SRAM_DATA_IO[11], project, 1
instance = comp, \SRAM_DATA_IO[12]~I\, SRAM_DATA_IO[12], project, 1
instance = comp, \SRAM_DATA_IO[13]~I\, SRAM_DATA_IO[13], project, 1
instance = comp, \SRAM_DATA_IO[14]~I\, SRAM_DATA_IO[14], project, 1
instance = comp, \SRAM_DATA_IO[15]~I\, SRAM_DATA_IO[15], project, 1
instance = comp, \CLOCK_50_I~I\, CLOCK_50_I, project, 1
instance = comp, \CLOCK_50_I~clkctrl\, CLOCK_50_I~clkctrl, project, 1
instance = comp, \UART_unit|UART_SRAM_state~16\, UART_unit|UART_SRAM_state~16, project, 1
instance = comp, \SWITCH_I[17]~I\, SWITCH_I[17], project, 1
instance = comp, \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll\, SRAM_unit|Clock_100_PLL_inst|altpll_component|pll, project, 1
instance = comp, \resetn~clkctrl\, resetn~clkctrl, project, 1
instance = comp, \UART_timer[1]~28\, UART_timer[1]~28, project, 1
instance = comp, \UART_unit|SRAM_we_n~0\, UART_unit|SRAM_we_n~0, project, 1
instance = comp, \UART_unit|SRAM_we_n~1\, UART_unit|SRAM_we_n~1, project, 1
instance = comp, \UART_unit|SRAM_we_n\, UART_unit|SRAM_we_n, project, 1
instance = comp, \always0~9\, always0~9, project, 1
instance = comp, \UART_timer[1]\, UART_timer[1], project, 1
instance = comp, \UART_timer[4]~34\, UART_timer[4]~34, project, 1
instance = comp, \UART_timer[4]\, UART_timer[4], project, 1
instance = comp, \UART_timer[6]~38\, UART_timer[6]~38, project, 1
instance = comp, \UART_timer[6]\, UART_timer[6], project, 1
instance = comp, \UART_timer[8]~42\, UART_timer[8]~42, project, 1
instance = comp, \UART_timer[8]\, UART_timer[8], project, 1
instance = comp, \UART_timer[10]~46\, UART_timer[10]~46, project, 1
instance = comp, \UART_timer[10]\, UART_timer[10], project, 1
instance = comp, \UART_timer[11]~48\, UART_timer[11]~48, project, 1
instance = comp, \UART_timer[11]\, UART_timer[11], project, 1
instance = comp, \UART_timer[12]~50\, UART_timer[12]~50, project, 1
instance = comp, \UART_timer[12]\, UART_timer[12], project, 1
instance = comp, \UART_timer[13]~52\, UART_timer[13]~52, project, 1
instance = comp, \UART_timer[13]\, UART_timer[13], project, 1
instance = comp, \UART_timer[14]~54\, UART_timer[14]~54, project, 1
instance = comp, \UART_timer[14]\, UART_timer[14], project, 1
instance = comp, \UART_timer[15]~56\, UART_timer[15]~56, project, 1
instance = comp, \UART_timer[15]\, UART_timer[15], project, 1
instance = comp, \UART_timer[17]~60\, UART_timer[17]~60, project, 1
instance = comp, \UART_timer[17]\, UART_timer[17], project, 1
instance = comp, \UART_timer[18]~62\, UART_timer[18]~62, project, 1
instance = comp, \UART_timer[19]~64\, UART_timer[19]~64, project, 1
instance = comp, \UART_timer[20]~66\, UART_timer[20]~66, project, 1
instance = comp, \UART_timer[20]\, UART_timer[20], project, 1
instance = comp, \UART_timer[22]~70\, UART_timer[22]~70, project, 1
instance = comp, \UART_timer[22]\, UART_timer[22], project, 1
instance = comp, \UART_timer[23]~72\, UART_timer[23]~72, project, 1
instance = comp, \UART_timer[24]~74\, UART_timer[24]~74, project, 1
instance = comp, \UART_timer[24]\, UART_timer[24], project, 1
instance = comp, \UART_timer[25]~76\, UART_timer[25]~76, project, 1
instance = comp, \UART_timer[25]\, UART_timer[25], project, 1
instance = comp, \always0~7\, always0~7, project, 1
instance = comp, \UART_timer[18]\, UART_timer[18], project, 1
instance = comp, \UART_timer[19]\, UART_timer[19], project, 1
instance = comp, \always0~5\, always0~5, project, 1
instance = comp, \UART_timer[23]\, UART_timer[23], project, 1
instance = comp, \always0~6\, always0~6, project, 1
instance = comp, \always0~8\, always0~8, project, 1
instance = comp, \top_state[2]~5\, top_state[2]~5, project, 1
instance = comp, \top_state[2]\, top_state[2], project, 1
instance = comp, \PUSH_BUTTON_I[0]~I\, PUSH_BUTTON_I[0], project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][0]~0\, PB_unit|debounce_shift_reg[0][0]~0, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[0]~16\, PB_unit|clock_1kHz_div_count[0]~16, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[13]~42\, PB_unit|clock_1kHz_div_count[13]~42, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[14]~44\, PB_unit|clock_1kHz_div_count[14]~44, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[14]\, PB_unit|clock_1kHz_div_count[14], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[15]~46\, PB_unit|clock_1kHz_div_count[15]~46, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[15]\, PB_unit|clock_1kHz_div_count[15], project, 1
instance = comp, \PB_unit|LessThan0~3\, PB_unit|LessThan0~3, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[0]\, PB_unit|clock_1kHz_div_count[0], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[1]~18\, PB_unit|clock_1kHz_div_count[1]~18, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[1]\, PB_unit|clock_1kHz_div_count[1], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[2]~20\, PB_unit|clock_1kHz_div_count[2]~20, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[2]\, PB_unit|clock_1kHz_div_count[2], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[4]~24\, PB_unit|clock_1kHz_div_count[4]~24, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[4]\, PB_unit|clock_1kHz_div_count[4], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[6]~28\, PB_unit|clock_1kHz_div_count[6]~28, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[7]~30\, PB_unit|clock_1kHz_div_count[7]~30, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[7]\, PB_unit|clock_1kHz_div_count[7], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[9]~34\, PB_unit|clock_1kHz_div_count[9]~34, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[9]\, PB_unit|clock_1kHz_div_count[9], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[11]~38\, PB_unit|clock_1kHz_div_count[11]~38, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[11]\, PB_unit|clock_1kHz_div_count[11], project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[13]\, PB_unit|clock_1kHz_div_count[13], project, 1
instance = comp, \PB_unit|Equal0~4\, PB_unit|Equal0~4, project, 1
instance = comp, \PB_unit|clock_1kHz_div_count[6]\, PB_unit|clock_1kHz_div_count[6], project, 1
instance = comp, \PB_unit|Equal0~3\, PB_unit|Equal0~3, project, 1
instance = comp, \PB_unit|clock_1kHz~0\, PB_unit|clock_1kHz~0, project, 1
instance = comp, \PB_unit|clock_1kHz\, PB_unit|clock_1kHz, project, 1
instance = comp, \PB_unit|clock_1kHz_buf\, PB_unit|clock_1kHz_buf, project, 1
instance = comp, \PB_unit|always3~0\, PB_unit|always3~0, project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][0]\, PB_unit|debounce_shift_reg[0][0], project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][1]~feeder\, PB_unit|debounce_shift_reg[0][1]~feeder, project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][1]\, PB_unit|debounce_shift_reg[0][1], project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][2]~feeder\, PB_unit|debounce_shift_reg[0][2]~feeder, project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][2]\, PB_unit|debounce_shift_reg[0][2], project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][3]~feeder\, PB_unit|debounce_shift_reg[0][3]~feeder, project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][3]\, PB_unit|debounce_shift_reg[0][3], project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][4]\, PB_unit|debounce_shift_reg[0][4], project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][5]\, PB_unit|debounce_shift_reg[0][5], project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][6]\, PB_unit|debounce_shift_reg[0][6], project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][7]~feeder\, PB_unit|debounce_shift_reg[0][7]~feeder, project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][7]\, PB_unit|debounce_shift_reg[0][7], project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][8]~feeder\, PB_unit|debounce_shift_reg[0][8]~feeder, project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][8]\, PB_unit|debounce_shift_reg[0][8], project, 1
instance = comp, \PB_unit|debounce_shift_reg[0][9]\, PB_unit|debounce_shift_reg[0][9], project, 1
instance = comp, \PB_unit|WideOr0~0\, PB_unit|WideOr0~0, project, 1
instance = comp, \PB_unit|WideOr0~2\, PB_unit|WideOr0~2, project, 1
instance = comp, \PB_unit|push_button_status[0]\, PB_unit|push_button_status[0], project, 1
instance = comp, \PB_unit|push_button_status_buf[0]\, PB_unit|push_button_status_buf[0], project, 1
instance = comp, \UART_RX_I~I\, UART_RX_I, project, 1
instance = comp, \top_state[1]~2\, top_state[1]~2, project, 1
instance = comp, \Selector4~1\, Selector4~1, project, 1
instance = comp, \Selector4~2\, Selector4~2, project, 1
instance = comp, \top_state[0]\, top_state[0], project, 1
instance = comp, \UART_unit|UART_SRAM_state~13\, UART_unit|UART_SRAM_state~13, project, 1
instance = comp, \UART_unit|Selector7~0\, UART_unit|Selector7~0, project, 1
instance = comp, \UART_unit|Add1~1\, UART_unit|Add1~1, project, 1
instance = comp, \UART_unit|Add1~54\, UART_unit|Add1~54, project, 1
instance = comp, \UART_unit|SRAM_address[0]~0\, UART_unit|SRAM_address[0]~0, project, 1
instance = comp, \UART_unit|SRAM_address[0]~1\, UART_unit|SRAM_address[0]~1, project, 1
instance = comp, \UART_unit|SRAM_address[0]\, UART_unit|SRAM_address[0], project, 1
instance = comp, \UART_unit|Add1~3\, UART_unit|Add1~3, project, 1
instance = comp, \UART_unit|Add1~5\, UART_unit|Add1~5, project, 1
instance = comp, \UART_unit|Add1~52\, UART_unit|Add1~52, project, 1
instance = comp, \UART_unit|SRAM_address[2]\, UART_unit|SRAM_address[2], project, 1
instance = comp, \UART_unit|Add1~7\, UART_unit|Add1~7, project, 1
instance = comp, \UART_unit|Add1~51\, UART_unit|Add1~51, project, 1
instance = comp, \UART_unit|SRAM_address[3]\, UART_unit|SRAM_address[3], project, 1
instance = comp, \UART_unit|Add1~9\, UART_unit|Add1~9, project, 1
instance = comp, \UART_unit|Add1~12\, UART_unit|Add1~12, project, 1
instance = comp, \UART_unit|Add1~14\, UART_unit|Add1~14, project, 1
instance = comp, \UART_unit|SRAM_address[5]\, UART_unit|SRAM_address[5], project, 1
instance = comp, \UART_unit|Add1~15\, UART_unit|Add1~15, project, 1
instance = comp, \UART_unit|Add1~17\, UART_unit|Add1~17, project, 1
instance = comp, \UART_unit|SRAM_address[6]\, UART_unit|SRAM_address[6], project, 1
instance = comp, \UART_unit|Add1~18\, UART_unit|Add1~18, project, 1
instance = comp, \UART_unit|Add1~24\, UART_unit|Add1~24, project, 1
instance = comp, \UART_unit|Add1~26\, UART_unit|Add1~26, project, 1
instance = comp, \UART_unit|SRAM_address[9]\, UART_unit|SRAM_address[9], project, 1
instance = comp, \UART_unit|Add1~27\, UART_unit|Add1~27, project, 1
instance = comp, \UART_unit|Add1~29\, UART_unit|Add1~29, project, 1
instance = comp, \UART_unit|SRAM_address[10]\, UART_unit|SRAM_address[10], project, 1
instance = comp, \UART_unit|Add1~33\, UART_unit|Add1~33, project, 1
instance = comp, \UART_unit|Add1~35\, UART_unit|Add1~35, project, 1
instance = comp, \UART_unit|SRAM_address[12]\, UART_unit|SRAM_address[12], project, 1
instance = comp, \UART_unit|Add1~38\, UART_unit|Add1~38, project, 1
instance = comp, \UART_unit|SRAM_address[13]\, UART_unit|SRAM_address[13], project, 1
instance = comp, \UART_unit|LessThan1~1\, UART_unit|LessThan1~1, project, 1
instance = comp, \UART_unit|Add1~44\, UART_unit|Add1~44, project, 1
instance = comp, \UART_unit|SRAM_address[15]\, UART_unit|SRAM_address[15], project, 1
instance = comp, \UART_unit|Add1~41\, UART_unit|Add1~41, project, 1
instance = comp, \UART_unit|SRAM_address[14]\, UART_unit|SRAM_address[14], project, 1
instance = comp, \UART_unit|Add1~45\, UART_unit|Add1~45, project, 1
instance = comp, \UART_unit|Add1~47\, UART_unit|Add1~47, project, 1
instance = comp, \UART_unit|SRAM_address[16]\, UART_unit|SRAM_address[16], project, 1
instance = comp, \UART_unit|LessThan1~0\, UART_unit|LessThan1~0, project, 1
instance = comp, \UART_unit|Add1~11\, UART_unit|Add1~11, project, 1
instance = comp, \UART_unit|SRAM_address[4]\, UART_unit|SRAM_address[4], project, 1
instance = comp, \UART_unit|LessThan1~3\, UART_unit|LessThan1~3, project, 1
instance = comp, \UART_unit|LessThan1~4\, UART_unit|LessThan1~4, project, 1
instance = comp, \UART_unit|LessThan1~5\, UART_unit|LessThan1~5, project, 1
instance = comp, \UART_unit|UART_SRAM_state~20\, UART_unit|UART_SRAM_state~20, project, 1
instance = comp, \UART_unit|UART_SRAM_state~11\, UART_unit|UART_SRAM_state~11, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[0]~10\, UART_unit|UART_RX|clock_count[0]~10, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[8]~12\, UART_unit|UART_RX|clock_count[8]~12, project, 1
instance = comp, \UART_unit|UART_RX|RX_data_in\, UART_unit|UART_RX|RX_data_in, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[8]~13\, UART_unit|UART_RX|clock_count[8]~13, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[8]~14\, UART_unit|UART_RX|clock_count[8]~14, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[0]\, UART_unit|UART_RX|clock_count[0], project, 1
instance = comp, \UART_unit|UART_RX|clock_count[1]~15\, UART_unit|UART_RX|clock_count[1]~15, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[1]\, UART_unit|UART_RX|clock_count[1], project, 1
instance = comp, \UART_unit|UART_RX|clock_count[3]~19\, UART_unit|UART_RX|clock_count[3]~19, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[3]\, UART_unit|UART_RX|clock_count[3], project, 1
instance = comp, \UART_unit|UART_RX|clock_count[5]~23\, UART_unit|UART_RX|clock_count[5]~23, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[5]\, UART_unit|UART_RX|clock_count[5], project, 1
instance = comp, \UART_unit|UART_RX|clock_count[7]~27\, UART_unit|UART_RX|clock_count[7]~27, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[7]\, UART_unit|UART_RX|clock_count[7], project, 1
instance = comp, \UART_unit|UART_RX|Equal2~0\, UART_unit|UART_RX|Equal2~0, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[8]~29\, UART_unit|UART_RX|clock_count[8]~29, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[9]~31\, UART_unit|UART_RX|clock_count[9]~31, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[9]\, UART_unit|UART_RX|clock_count[9], project, 1
instance = comp, \UART_unit|UART_RX|always0~0\, UART_unit|UART_RX|always0~0, project, 1
instance = comp, \UART_unit|UART_RX|always0~2\, UART_unit|UART_RX|always0~2, project, 1
instance = comp, \UART_unit|UART_RX|Selector16~4\, UART_unit|UART_RX|Selector16~4, project, 1
instance = comp, \UART_unit|UART_RX|Frame_error[1]~6\, UART_unit|UART_RX|Frame_error[1]~6, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[8]~33\, UART_unit|UART_RX|clock_count[8]~33, project, 1
instance = comp, \UART_unit|UART_RX|data_count[1]~0\, UART_unit|UART_RX|data_count[1]~0, project, 1
instance = comp, \UART_unit|UART_RX|data_count[0]\, UART_unit|UART_RX|data_count[0], project, 1
instance = comp, \UART_unit|UART_RX|Selector14~0\, UART_unit|UART_RX|Selector14~0, project, 1
instance = comp, \UART_unit|UART_RX|data_count[2]\, UART_unit|UART_RX|data_count[2], project, 1
instance = comp, \UART_unit|UART_RX|Selector15~2\, UART_unit|UART_RX|Selector15~2, project, 1
instance = comp, \UART_unit|UART_RX|data_count[1]\, UART_unit|UART_RX|data_count[1], project, 1
instance = comp, \UART_unit|UART_RX|Equal1~0\, UART_unit|UART_RX|Equal1~0, project, 1
instance = comp, \UART_unit|UART_RX|Selector3~0\, UART_unit|UART_RX|Selector3~0, project, 1
instance = comp, \UART_unit|UART_RX|RXC_state~13\, UART_unit|UART_RX|RXC_state~13, project, 1
instance = comp, \UART_unit|UART_RX|Frame_error[1]~14\, UART_unit|UART_RX|Frame_error[1]~14, project, 1
instance = comp, \UART_unit|UART_RX|RXC_state~14\, UART_unit|UART_RX|RXC_state~14, project, 1
instance = comp, \UART_unit|UART_RX|RXC_state~9\, UART_unit|UART_RX|RXC_state~9, project, 1
instance = comp, \UART_unit|UART_RX|clock_count[8]\, UART_unit|UART_RX|clock_count[8], project, 1
instance = comp, \UART_unit|UART_RX|Equal2~2\, UART_unit|UART_RX|Equal2~2, project, 1
instance = comp, \UART_unit|UART_RX|RXC_state~15\, UART_unit|UART_RX|RXC_state~15, project, 1
instance = comp, \UART_unit|UART_RX|RXC_state~8\, UART_unit|UART_RX|RXC_state~8, project, 1
instance = comp, \UART_unit|UART_RX|Selector22~0\, UART_unit|UART_RX|Selector22~0, project, 1
instance = comp, \UART_unit|UART_RX|data_buffer[7]\, UART_unit|UART_RX|data_buffer[7], project, 1
instance = comp, \UART_unit|UART_RX|Selector23~0\, UART_unit|UART_RX|Selector23~0, project, 1
instance = comp, \UART_unit|UART_RX|data_buffer[6]\, UART_unit|UART_RX|data_buffer[6], project, 1
instance = comp, \UART_unit|UART_RX|Selector24~0\, UART_unit|UART_RX|Selector24~0, project, 1
instance = comp, \UART_unit|UART_RX|data_buffer[5]\, UART_unit|UART_RX|data_buffer[5], project, 1
instance = comp, \UART_unit|UART_RX|Selector25~0\, UART_unit|UART_RX|Selector25~0, project, 1
instance = comp, \UART_unit|UART_RX|data_buffer[4]\, UART_unit|UART_RX|data_buffer[4], project, 1
instance = comp, \UART_unit|UART_RX|Selector26~0\, UART_unit|UART_RX|Selector26~0, project, 1
instance = comp, \UART_unit|UART_RX|data_buffer[3]\, UART_unit|UART_RX|data_buffer[3], project, 1
instance = comp, \UART_unit|UART_RX|Selector27~0\, UART_unit|UART_RX|Selector27~0, project, 1
instance = comp, \UART_unit|UART_RX|data_buffer[2]\, UART_unit|UART_RX|data_buffer[2], project, 1
instance = comp, \UART_unit|UART_RX|Selector28~0\, UART_unit|UART_RX|Selector28~0, project, 1
instance = comp, \UART_unit|UART_RX|data_buffer[1]\, UART_unit|UART_RX|data_buffer[1], project, 1
instance = comp, \UART_unit|UART_RX|Selector29~0\, UART_unit|UART_RX|Selector29~0, project, 1
instance = comp, \UART_unit|UART_RX|data_buffer[0]\, UART_unit|UART_RX|data_buffer[0], project, 1
instance = comp, \UART_unit|UART_RX|RX_data[0]~feeder\, UART_unit|UART_RX|RX_data[0]~feeder, project, 1
instance = comp, \UART_unit|UART_RX|RX_data[7]~0\, UART_unit|UART_RX|RX_data[7]~0, project, 1
instance = comp, \UART_unit|UART_RX|RX_data[0]\, UART_unit|UART_RX|RX_data[0], project, 1
instance = comp, \UART_unit|UART_RX|RX_data[1]\, UART_unit|UART_RX|RX_data[1], project, 1
instance = comp, \UART_unit|UART_RX|RX_data[5]~feeder\, UART_unit|UART_RX|RX_data[5]~feeder, project, 1
instance = comp, \UART_unit|UART_RX|RX_data[5]\, UART_unit|UART_RX|RX_data[5], project, 1
instance = comp, \UART_unit|UART_RX|RX_data[2]\, UART_unit|UART_RX|RX_data[2], project, 1
instance = comp, \UART_unit|UART_RX|RX_data[4]\, UART_unit|UART_RX|RX_data[4], project, 1
instance = comp, \UART_unit|always0~1\, UART_unit|always0~1, project, 1
instance = comp, \UART_unit|always0~2\, UART_unit|always0~2, project, 1
instance = comp, \UART_unit|Add0~1\, UART_unit|Add0~1, project, 1
instance = comp, \UART_unit|UART_RX|Empty~0\, UART_unit|UART_RX|Empty~0, project, 1
instance = comp, \UART_unit|UART_RX|Empty\, UART_unit|UART_RX|Empty, project, 1
instance = comp, \UART_unit|new_line_count[1]~0\, UART_unit|new_line_count[1]~0, project, 1
instance = comp, \UART_unit|new_line_count[0]\, UART_unit|new_line_count[0], project, 1
instance = comp, \UART_unit|Selector3~0\, UART_unit|Selector3~0, project, 1
instance = comp, \UART_unit|Selector3~1\, UART_unit|Selector3~1, project, 1
instance = comp, \UART_unit|UART_SRAM_state~14\, UART_unit|UART_SRAM_state~14, project, 1
instance = comp, \UART_unit|UART_SRAM_state~15\, UART_unit|UART_SRAM_state~15, project, 1
instance = comp, \UART_unit|UART_SRAM_state~12\, UART_unit|UART_SRAM_state~12, project, 1
instance = comp, \UART_unit|Add1~0\, UART_unit|Add1~0, project, 1
instance = comp, \UART_unit|Add1~53\, UART_unit|Add1~53, project, 1
instance = comp, \UART_unit|SRAM_address[1]\, UART_unit|SRAM_address[1], project, 1
instance = comp, \Equal1~0\, Equal1~0, project, 1
instance = comp, \Equal1~1\, Equal1~1, project, 1
instance = comp, \Equal1~3\, Equal1~3, project, 1
instance = comp, \Equal1~4\, Equal1~4, project, 1
instance = comp, \Equal1~5\, Equal1~5, project, 1
instance = comp, \top_state[1]~3\, top_state[1]~3, project, 1
instance = comp, \top_state[1]~4\, top_state[1]~4, project, 1
instance = comp, \top_state[1]~6\, top_state[1]~6, project, 1
instance = comp, \top_state[1]\, top_state[1], project, 1
instance = comp, \UART_unit|SRAM_write_data~0\, UART_unit|SRAM_write_data~0, project, 1
instance = comp, \UART_unit|SRAM_write_data[0]~feeder\, UART_unit|SRAM_write_data[0]~feeder, project, 1
instance = comp, \UART_unit|SRAM_write_data[1]~1\, UART_unit|SRAM_write_data[1]~1, project, 1
instance = comp, \UART_unit|SRAM_write_data[0]\, UART_unit|SRAM_write_data[0], project, 1
instance = comp, \SRAM_write_data[0]~0\, SRAM_write_data[0]~0, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[0]\, SRAM_unit|SRAM_write_data_buf[0], project, 1
instance = comp, \SRAM_we_n~0\, SRAM_we_n~0, project, 1
instance = comp, \SRAM_unit|SRAM_WE_N_O~0\, SRAM_unit|SRAM_WE_N_O~0, project, 1
instance = comp, \SRAM_unit|SRAM_WE_N_O\, SRAM_unit|SRAM_WE_N_O, project, 1
instance = comp, \UART_unit|SRAM_write_data~2\, UART_unit|SRAM_write_data~2, project, 1
instance = comp, \UART_unit|SRAM_write_data[1]\, UART_unit|SRAM_write_data[1], project, 1
instance = comp, \SRAM_write_data[1]~1\, SRAM_write_data[1]~1, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[1]\, SRAM_unit|SRAM_write_data_buf[1], project, 1
instance = comp, \UART_unit|SRAM_write_data~3\, UART_unit|SRAM_write_data~3, project, 1
instance = comp, \UART_unit|SRAM_write_data[2]\, UART_unit|SRAM_write_data[2], project, 1
instance = comp, \SRAM_write_data[2]~2\, SRAM_write_data[2]~2, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[2]\, SRAM_unit|SRAM_write_data_buf[2], project, 1
instance = comp, \UART_unit|UART_RX|RX_data[3]~feeder\, UART_unit|UART_RX|RX_data[3]~feeder, project, 1
instance = comp, \UART_unit|UART_RX|RX_data[3]\, UART_unit|UART_RX|RX_data[3], project, 1
instance = comp, \UART_unit|SRAM_write_data~4\, UART_unit|SRAM_write_data~4, project, 1
instance = comp, \UART_unit|SRAM_write_data[3]~feeder\, UART_unit|SRAM_write_data[3]~feeder, project, 1
instance = comp, \UART_unit|SRAM_write_data[3]\, UART_unit|SRAM_write_data[3], project, 1
instance = comp, \SRAM_write_data[3]~3\, SRAM_write_data[3]~3, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[3]\, SRAM_unit|SRAM_write_data_buf[3], project, 1
instance = comp, \UART_unit|SRAM_write_data~5\, UART_unit|SRAM_write_data~5, project, 1
instance = comp, \UART_unit|SRAM_write_data[4]\, UART_unit|SRAM_write_data[4], project, 1
instance = comp, \SRAM_write_data[4]~4\, SRAM_write_data[4]~4, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[4]\, SRAM_unit|SRAM_write_data_buf[4], project, 1
instance = comp, \UART_unit|SRAM_write_data~6\, UART_unit|SRAM_write_data~6, project, 1
instance = comp, \UART_unit|SRAM_write_data[5]~feeder\, UART_unit|SRAM_write_data[5]~feeder, project, 1
instance = comp, \UART_unit|SRAM_write_data[5]\, UART_unit|SRAM_write_data[5], project, 1
instance = comp, \SRAM_write_data[5]~5\, SRAM_write_data[5]~5, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[5]\, SRAM_unit|SRAM_write_data_buf[5], project, 1
instance = comp, \UART_unit|UART_RX|RX_data[6]\, UART_unit|UART_RX|RX_data[6], project, 1
instance = comp, \UART_unit|SRAM_write_data~7\, UART_unit|SRAM_write_data~7, project, 1
instance = comp, \UART_unit|SRAM_write_data[6]~feeder\, UART_unit|SRAM_write_data[6]~feeder, project, 1
instance = comp, \UART_unit|SRAM_write_data[6]\, UART_unit|SRAM_write_data[6], project, 1
instance = comp, \SRAM_write_data[6]~6\, SRAM_write_data[6]~6, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[6]\, SRAM_unit|SRAM_write_data_buf[6], project, 1
instance = comp, \UART_unit|SRAM_write_data~8\, UART_unit|SRAM_write_data~8, project, 1
instance = comp, \UART_unit|SRAM_write_data[7]~feeder\, UART_unit|SRAM_write_data[7]~feeder, project, 1
instance = comp, \UART_unit|SRAM_write_data[7]\, UART_unit|SRAM_write_data[7], project, 1
instance = comp, \SRAM_write_data[7]~7\, SRAM_write_data[7]~7, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[7]\, SRAM_unit|SRAM_write_data_buf[7], project, 1
instance = comp, \UART_unit|SRAM_write_data[10]~9\, UART_unit|SRAM_write_data[10]~9, project, 1
instance = comp, \UART_unit|SRAM_write_data[8]\, UART_unit|SRAM_write_data[8], project, 1
instance = comp, \SRAM_write_data[8]~8\, SRAM_write_data[8]~8, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[8]\, SRAM_unit|SRAM_write_data_buf[8], project, 1
instance = comp, \UART_unit|SRAM_write_data[9]~feeder\, UART_unit|SRAM_write_data[9]~feeder, project, 1
instance = comp, \UART_unit|SRAM_write_data[9]\, UART_unit|SRAM_write_data[9], project, 1
instance = comp, \SRAM_write_data[9]~9\, SRAM_write_data[9]~9, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[9]\, SRAM_unit|SRAM_write_data_buf[9], project, 1
instance = comp, \UART_unit|SRAM_write_data[10]~feeder\, UART_unit|SRAM_write_data[10]~feeder, project, 1
instance = comp, \UART_unit|SRAM_write_data[10]\, UART_unit|SRAM_write_data[10], project, 1
instance = comp, \SRAM_write_data[10]~10\, SRAM_write_data[10]~10, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[10]\, SRAM_unit|SRAM_write_data_buf[10], project, 1
instance = comp, \UART_unit|SRAM_write_data[11]\, UART_unit|SRAM_write_data[11], project, 1
instance = comp, \SRAM_write_data[11]~11\, SRAM_write_data[11]~11, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[11]\, SRAM_unit|SRAM_write_data_buf[11], project, 1
instance = comp, \SRAM_write_data[12]~12\, SRAM_write_data[12]~12, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[12]\, SRAM_unit|SRAM_write_data_buf[12], project, 1
instance = comp, \UART_unit|SRAM_write_data[13]\, UART_unit|SRAM_write_data[13], project, 1
instance = comp, \SRAM_write_data[13]~13\, SRAM_write_data[13]~13, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[13]\, SRAM_unit|SRAM_write_data_buf[13], project, 1
instance = comp, \UART_unit|SRAM_write_data[14]\, UART_unit|SRAM_write_data[14], project, 1
instance = comp, \SRAM_write_data[14]~14\, SRAM_write_data[14]~14, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[14]\, SRAM_unit|SRAM_write_data_buf[14], project, 1
instance = comp, \UART_unit|SRAM_write_data[15]\, UART_unit|SRAM_write_data[15], project, 1
instance = comp, \SRAM_write_data[15]~15\, SRAM_write_data[15]~15, project, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[15]\, SRAM_unit|SRAM_write_data_buf[15], project, 1
instance = comp, \Equal2~0\, Equal2~0, project, 1
instance = comp, \VGA_enable~0\, VGA_enable~0, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~33\, VGA_unit|VGA_SRAM_state~33, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[0]~10\, VGA_unit|VGA_unit|V_Cont[0]~10, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[1]~12\, VGA_unit|VGA_unit|V_Cont[1]~12, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[5]~20\, VGA_unit|VGA_unit|V_Cont[5]~20, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[0]~10\, VGA_unit|VGA_unit|H_Cont[0]~10, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[1]~12\, VGA_unit|VGA_unit|H_Cont[1]~12, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[5]~20\, VGA_unit|VGA_unit|H_Cont[5]~20, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[6]~22\, VGA_unit|VGA_unit|H_Cont[6]~22, project, 1
instance = comp, \VGA_unit|VGA_unit|counter_enable~0\, VGA_unit|VGA_unit|counter_enable~0, project, 1
instance = comp, \VGA_unit|VGA_unit|counter_enable\, VGA_unit|VGA_unit|counter_enable, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[6]\, VGA_unit|VGA_unit|H_Cont[6], project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[7]~24\, VGA_unit|VGA_unit|H_Cont[7]~24, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[8]~26\, VGA_unit|VGA_unit|H_Cont[8]~26, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[8]\, VGA_unit|VGA_unit|H_Cont[8], project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[7]\, VGA_unit|VGA_unit|H_Cont[7], project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[3]~16\, VGA_unit|VGA_unit|H_Cont[3]~16, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[3]\, VGA_unit|VGA_unit|H_Cont[3], project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[2]~14\, VGA_unit|VGA_unit|H_Cont[2]~14, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[2]\, VGA_unit|VGA_unit|H_Cont[2], project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan0~0\, VGA_unit|VGA_unit|LessThan0~0, project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan0~1\, VGA_unit|VGA_unit|LessThan0~1, project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan0~2\, VGA_unit|VGA_unit|LessThan0~2, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[1]\, VGA_unit|VGA_unit|H_Cont[1], project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[4]~18\, VGA_unit|VGA_unit|H_Cont[4]~18, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[4]\, VGA_unit|VGA_unit|H_Cont[4], project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[5]\, VGA_unit|VGA_unit|H_Cont[5], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_V_SYNC~1\, VGA_unit|VGA_unit|oVGA_V_SYNC~1, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[9]~28\, VGA_unit|VGA_unit|H_Cont[9]~28, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[9]\, VGA_unit|VGA_unit|H_Cont[9], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_V_SYNC~0\, VGA_unit|VGA_unit|oVGA_V_SYNC~0, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_V_SYNC~3\, VGA_unit|VGA_unit|oVGA_V_SYNC~3, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[5]\, VGA_unit|VGA_unit|V_Cont[5], project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[7]~24\, VGA_unit|VGA_unit|V_Cont[7]~24, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[8]~26\, VGA_unit|VGA_unit|V_Cont[8]~26, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[8]\, VGA_unit|VGA_unit|V_Cont[8], project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[9]~28\, VGA_unit|VGA_unit|V_Cont[9]~28, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[9]\, VGA_unit|VGA_unit|V_Cont[9], project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan2~0\, VGA_unit|VGA_unit|LessThan2~0, project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan2~2\, VGA_unit|VGA_unit|LessThan2~2, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[1]\, VGA_unit|VGA_unit|V_Cont[1], project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[2]~14\, VGA_unit|VGA_unit|V_Cont[2]~14, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[3]~16\, VGA_unit|VGA_unit|V_Cont[3]~16, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[4]~18\, VGA_unit|VGA_unit|V_Cont[4]~18, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[4]\, VGA_unit|VGA_unit|V_Cont[4], project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[6]~22\, VGA_unit|VGA_unit|V_Cont[6]~22, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[6]\, VGA_unit|VGA_unit|V_Cont[6], project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[7]\, VGA_unit|VGA_unit|V_Cont[7], project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[3]\, VGA_unit|VGA_unit|V_Cont[3], project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[0]\, VGA_unit|VGA_unit|V_Cont[0], project, 1
instance = comp, \VGA_unit|VGA_unit|Add1~0\, VGA_unit|VGA_unit|Add1~0, project, 1
instance = comp, \VGA_unit|VGA_unit|Add1~2\, VGA_unit|VGA_unit|Add1~2, project, 1
instance = comp, \VGA_unit|VGA_unit|Add1~4\, VGA_unit|VGA_unit|Add1~4, project, 1
instance = comp, \VGA_unit|VGA_unit|Add1~6\, VGA_unit|VGA_unit|Add1~6, project, 1
instance = comp, \VGA_unit|VGA_unit|Add1~8\, VGA_unit|VGA_unit|Add1~8, project, 1
instance = comp, \VGA_unit|VGA_unit|Add1~10\, VGA_unit|VGA_unit|Add1~10, project, 1
instance = comp, \VGA_unit|VGA_unit|Add1~12\, VGA_unit|VGA_unit|Add1~12, project, 1
instance = comp, \VGA_unit|VGA_unit|Add1~14\, VGA_unit|VGA_unit|Add1~14, project, 1
instance = comp, \VGA_unit|always0~0\, VGA_unit|always0~0, project, 1
instance = comp, \VGA_unit|always0~1\, VGA_unit|always0~1, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~21\, VGA_unit|VGA_SRAM_state~21, project, 1
instance = comp, \VGA_unit|VGA_unit|Add0~0\, VGA_unit|VGA_unit|Add0~0, project, 1
instance = comp, \VGA_unit|Equal0~0\, VGA_unit|Equal0~0, project, 1
instance = comp, \VGA_unit|Equal0~1\, VGA_unit|Equal0~1, project, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[0]\, VGA_unit|VGA_unit|H_Cont[0], project, 1
instance = comp, \VGA_unit|Equal0~2\, VGA_unit|Equal0~2, project, 1
instance = comp, \VGA_unit|VGA_unit|Add0~1\, VGA_unit|VGA_unit|Add0~1, project, 1
instance = comp, \VGA_unit|Equal0~3\, VGA_unit|Equal0~3, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~22\, VGA_unit|VGA_SRAM_state~22, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~23\, VGA_unit|VGA_SRAM_state~23, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~14\, VGA_unit|VGA_SRAM_state~14, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~26\, VGA_unit|VGA_SRAM_state~26, project, 1
instance = comp, \VGA_unit|LessThan2~1\, VGA_unit|LessThan2~1, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~28\, VGA_unit|VGA_SRAM_state~28, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~29\, VGA_unit|VGA_SRAM_state~29, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~35\, VGA_unit|VGA_SRAM_state~35, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~16\, VGA_unit|VGA_SRAM_state~16, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~31\, VGA_unit|VGA_SRAM_state~31, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~30\, VGA_unit|VGA_SRAM_state~30, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~32\, VGA_unit|VGA_SRAM_state~32, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~15\, VGA_unit|VGA_SRAM_state~15, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~24\, VGA_unit|VGA_SRAM_state~24, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~25\, VGA_unit|VGA_SRAM_state~25, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~17\, VGA_unit|VGA_SRAM_state~17, project, 1
instance = comp, \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0\, VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0, project, 1
instance = comp, \VGA_unit|Equal1~0\, VGA_unit|Equal1~0, project, 1
instance = comp, \VGA_unit|Equal2~0\, VGA_unit|Equal2~0, project, 1
instance = comp, \VGA_unit|Equal1~1\, VGA_unit|Equal1~1, project, 1
instance = comp, \VGA_unit|Add0~0\, VGA_unit|Add0~0, project, 1
instance = comp, \VGA_unit|Add0~4\, VGA_unit|Add0~4, project, 1
instance = comp, \VGA_unit|Add1~10\, VGA_unit|Add1~10, project, 1
instance = comp, \VGA_unit|SRAM_address[4]~0\, VGA_unit|SRAM_address[4]~0, project, 1
instance = comp, \VGA_unit|VGA_unit|Add1~18\, VGA_unit|VGA_unit|Add1~18, project, 1
instance = comp, \VGA_unit|SRAM_address[4]~1\, VGA_unit|SRAM_address[4]~1, project, 1
instance = comp, \VGA_unit|SRAM_address[4]~2\, VGA_unit|SRAM_address[4]~2, project, 1
instance = comp, \VGA_unit|SRAM_address[4]\, VGA_unit|SRAM_address[4], project, 1
instance = comp, \VGA_unit|Add1~0\, VGA_unit|Add1~0, project, 1
instance = comp, \VGA_unit|Add1~53\, VGA_unit|Add1~53, project, 1
instance = comp, \VGA_unit|SRAM_address[1]~3\, VGA_unit|SRAM_address[1]~3, project, 1
instance = comp, \VGA_unit|SRAM_address[0]\, VGA_unit|SRAM_address[0], project, 1
instance = comp, \VGA_unit|Add1~2\, VGA_unit|Add1~2, project, 1
instance = comp, \VGA_unit|Add1~52\, VGA_unit|Add1~52, project, 1
instance = comp, \VGA_unit|SRAM_address[1]\, VGA_unit|SRAM_address[1], project, 1
instance = comp, \VGA_unit|Add1~4\, VGA_unit|Add1~4, project, 1
instance = comp, \VGA_unit|Add1~51\, VGA_unit|Add1~51, project, 1
instance = comp, \VGA_unit|SRAM_address[2]\, VGA_unit|SRAM_address[2], project, 1
instance = comp, \VGA_unit|Add1~6\, VGA_unit|Add1~6, project, 1
instance = comp, \VGA_unit|Add1~11\, VGA_unit|Add1~11, project, 1
instance = comp, \VGA_unit|Add1~13\, VGA_unit|Add1~13, project, 1
instance = comp, \VGA_unit|SRAM_address[5]\, VGA_unit|SRAM_address[5], project, 1
instance = comp, \VGA_unit|Add1~14\, VGA_unit|Add1~14, project, 1
instance = comp, \VGA_unit|Add1~16\, VGA_unit|Add1~16, project, 1
instance = comp, \VGA_unit|SRAM_address[6]\, VGA_unit|SRAM_address[6], project, 1
instance = comp, \SRAM_address~0\, SRAM_address~0, project, 1
instance = comp, \Selector5~0\, Selector5~0, project, 1
instance = comp, \M1_unit|state~15\, M1_unit|state~15, project, 1
instance = comp, \M1_unit|state~11\, M1_unit|state~11, project, 1
instance = comp, \M1_unit|state~17\, M1_unit|state~17, project, 1
instance = comp, \M1_unit|state~10\, M1_unit|state~10, project, 1
instance = comp, \M1_unit|Yaddr[0]~51\, M1_unit|Yaddr[0]~51, project, 1
instance = comp, \M1_unit|Yaddr[0]\, M1_unit|Yaddr[0], project, 1
instance = comp, \M1_unit|Yaddr[1]~17\, M1_unit|Yaddr[1]~17, project, 1
instance = comp, \M1_unit|Yaddr[2]~19\, M1_unit|Yaddr[2]~19, project, 1
instance = comp, \M1_unit|state.LI0~0\, M1_unit|state.LI0~0, project, 1
instance = comp, \M1_unit|Yaddr[2]\, M1_unit|Yaddr[2], project, 1
instance = comp, \M1_unit|Yaddr[4]~23\, M1_unit|Yaddr[4]~23, project, 1
instance = comp, \M1_unit|Yaddr[4]\, M1_unit|Yaddr[4], project, 1
instance = comp, \M1_unit|Yaddr[5]~25\, M1_unit|Yaddr[5]~25, project, 1
instance = comp, \M1_unit|Yaddr[6]~27\, M1_unit|Yaddr[6]~27, project, 1
instance = comp, \M1_unit|Yaddr[6]\, M1_unit|Yaddr[6], project, 1
instance = comp, \M1_unit|WideOr4\, M1_unit|WideOr4, project, 1
instance = comp, \M1_unit|Selector17~0\, M1_unit|Selector17~0, project, 1
instance = comp, \M1_unit|Vaddr[0]~51\, M1_unit|Vaddr[0]~51, project, 1
instance = comp, \M1_unit|Vaddr[0]\, M1_unit|Vaddr[0], project, 1
instance = comp, \M1_unit|Vaddr[1]~17\, M1_unit|Vaddr[1]~17, project, 1
instance = comp, \M1_unit|Vaddr[2]~19\, M1_unit|Vaddr[2]~19, project, 1
instance = comp, \M1_unit|state.LI4~0\, M1_unit|state.LI4~0, project, 1
instance = comp, \M1_unit|Vaddr[2]\, M1_unit|Vaddr[2], project, 1
instance = comp, \M1_unit|Vaddr[4]~23\, M1_unit|Vaddr[4]~23, project, 1
instance = comp, \M1_unit|Vaddr[4]\, M1_unit|Vaddr[4], project, 1
instance = comp, \M1_unit|Vaddr[5]~25\, M1_unit|Vaddr[5]~25, project, 1
instance = comp, \M1_unit|Vaddr[6]~27\, M1_unit|Vaddr[6]~27, project, 1
instance = comp, \M1_unit|Vaddr[6]\, M1_unit|Vaddr[6], project, 1
instance = comp, \M1_unit|state.IDLE~0\, M1_unit|state.IDLE~0, project, 1
instance = comp, \M1_unit|SRAM_address[6]\, M1_unit|SRAM_address[6], project, 1
instance = comp, \SRAM_address[6]~6\, SRAM_address[6]~6, project, 1
instance = comp, \SRAM_address~1\, SRAM_address~1, project, 1
instance = comp, \SRAM_address[6]~7\, SRAM_address[6]~7, project, 1
instance = comp, \M1_unit|Yaddr[5]\, M1_unit|Yaddr[5], project, 1
instance = comp, \M1_unit|Selector18~0\, M1_unit|Selector18~0, project, 1
instance = comp, \M1_unit|Vaddr[5]\, M1_unit|Vaddr[5], project, 1
instance = comp, \M1_unit|SRAM_address[5]\, M1_unit|SRAM_address[5], project, 1
instance = comp, \SRAM_address[5]~4\, SRAM_address[5]~4, project, 1
instance = comp, \SRAM_address[5]~5\, SRAM_address[5]~5, project, 1
instance = comp, \VGA_unit|Add1~17\, VGA_unit|Add1~17, project, 1
instance = comp, \VGA_unit|Add1~19\, VGA_unit|Add1~19, project, 1
instance = comp, \VGA_unit|SRAM_address[7]\, VGA_unit|SRAM_address[7], project, 1
instance = comp, \M1_unit|Yaddr[7]~29\, M1_unit|Yaddr[7]~29, project, 1
instance = comp, \M1_unit|Yaddr[7]\, M1_unit|Yaddr[7], project, 1
instance = comp, \M1_unit|Uaddr[0]~18\, M1_unit|Uaddr[0]~18, project, 1
instance = comp, \M1_unit|Uaddr[0]\, M1_unit|Uaddr[0], project, 1
instance = comp, \M1_unit|Uaddr[2]~22\, M1_unit|Uaddr[2]~22, project, 1
instance = comp, \M1_unit|Uaddr[2]\, M1_unit|Uaddr[2], project, 1
instance = comp, \M1_unit|Uaddr[4]~26\, M1_unit|Uaddr[4]~26, project, 1
instance = comp, \M1_unit|Uaddr[4]\, M1_unit|Uaddr[4], project, 1
instance = comp, \M1_unit|Uaddr[6]~30\, M1_unit|Uaddr[6]~30, project, 1
instance = comp, \M1_unit|Uaddr[6]\, M1_unit|Uaddr[6], project, 1
instance = comp, \M1_unit|Uaddr[7]~32\, M1_unit|Uaddr[7]~32, project, 1
instance = comp, \M1_unit|Uaddr[7]\, M1_unit|Uaddr[7], project, 1
instance = comp, \M1_unit|Selector16~0\, M1_unit|Selector16~0, project, 1
instance = comp, \M1_unit|Vaddr[7]~29\, M1_unit|Vaddr[7]~29, project, 1
instance = comp, \M1_unit|Vaddr[7]\, M1_unit|Vaddr[7], project, 1
instance = comp, \M1_unit|SRAM_address[7]\, M1_unit|SRAM_address[7], project, 1
instance = comp, \SRAM_address[7]~8\, SRAM_address[7]~8, project, 1
instance = comp, \UART_unit|Add1~20\, UART_unit|Add1~20, project, 1
instance = comp, \UART_unit|SRAM_address[7]\, UART_unit|SRAM_address[7], project, 1
instance = comp, \SRAM_address[7]~9\, SRAM_address[7]~9, project, 1
instance = comp, \M1_unit|Selector19~0\, M1_unit|Selector19~0, project, 1
instance = comp, \M1_unit|SRAM_address[4]\, M1_unit|SRAM_address[4], project, 1
instance = comp, \SRAM_address[4]~2\, SRAM_address[4]~2, project, 1
instance = comp, \SRAM_address[4]~3\, SRAM_address[4]~3, project, 1
instance = comp, \unit0|WideOr6~0\, unit0|WideOr6~0, project, 1
instance = comp, \unit0|WideOr5~0\, unit0|WideOr5~0, project, 1
instance = comp, \unit0|WideOr4~0\, unit0|WideOr4~0, project, 1
instance = comp, \unit0|WideOr3~0\, unit0|WideOr3~0, project, 1
instance = comp, \unit0|WideOr2~0\, unit0|WideOr2~0, project, 1
instance = comp, \unit0|WideOr1~0\, unit0|WideOr1~0, project, 1
instance = comp, \unit0|WideOr0~0\, unit0|WideOr0~0, project, 1
instance = comp, \VGA_unit|Add1~20\, VGA_unit|Add1~20, project, 1
instance = comp, \VGA_unit|Add1~22\, VGA_unit|Add1~22, project, 1
instance = comp, \VGA_unit|SRAM_address[8]\, VGA_unit|SRAM_address[8], project, 1
instance = comp, \SRAM_address[8]~10\, SRAM_address[8]~10, project, 1
instance = comp, \SRAM_address[8]~11\, SRAM_address[8]~11, project, 1
instance = comp, \SRAM_address[10]~15\, SRAM_address[10]~15, project, 1
instance = comp, \VGA_unit|Add1~23\, VGA_unit|Add1~23, project, 1
instance = comp, \VGA_unit|Add1~25\, VGA_unit|Add1~25, project, 1
instance = comp, \VGA_unit|SRAM_address[9]\, VGA_unit|SRAM_address[9], project, 1
instance = comp, \M1_unit|Uaddr[8]~34\, M1_unit|Uaddr[8]~34, project, 1
instance = comp, \M1_unit|Uaddr[8]\, M1_unit|Uaddr[8], project, 1
instance = comp, \M1_unit|Uaddr[9]~36\, M1_unit|Uaddr[9]~36, project, 1
instance = comp, \M1_unit|Uaddr[9]\, M1_unit|Uaddr[9], project, 1
instance = comp, \M1_unit|Selector14~0\, M1_unit|Selector14~0, project, 1
instance = comp, \M1_unit|Vaddr[8]~31\, M1_unit|Vaddr[8]~31, project, 1
instance = comp, \M1_unit|Vaddr[8]\, M1_unit|Vaddr[8], project, 1
instance = comp, \M1_unit|Vaddr[9]~33\, M1_unit|Vaddr[9]~33, project, 1
instance = comp, \M1_unit|Vaddr[9]\, M1_unit|Vaddr[9], project, 1
instance = comp, \M1_unit|SRAM_address[9]\, M1_unit|SRAM_address[9], project, 1
instance = comp, \SRAM_address[9]~12\, SRAM_address[9]~12, project, 1
instance = comp, \SRAM_address[9]~13\, SRAM_address[9]~13, project, 1
instance = comp, \VGA_unit|Add0~18\, VGA_unit|Add0~18, project, 1
instance = comp, \VGA_unit|Add1~29\, VGA_unit|Add1~29, project, 1
instance = comp, \VGA_unit|Add1~31\, VGA_unit|Add1~31, project, 1
instance = comp, \VGA_unit|SRAM_address[11]\, VGA_unit|SRAM_address[11], project, 1
instance = comp, \SRAM_address[11]~16\, SRAM_address[11]~16, project, 1
instance = comp, \SRAM_address[11]~17\, SRAM_address[11]~17, project, 1
instance = comp, \unit1|WideOr6~0\, unit1|WideOr6~0, project, 1
instance = comp, \unit1|WideOr5~0\, unit1|WideOr5~0, project, 1
instance = comp, \unit1|WideOr4~0\, unit1|WideOr4~0, project, 1
instance = comp, \unit1|WideOr3~0\, unit1|WideOr3~0, project, 1
instance = comp, \unit1|WideOr2~0\, unit1|WideOr2~0, project, 1
instance = comp, \unit1|WideOr1~0\, unit1|WideOr1~0, project, 1
instance = comp, \unit1|WideOr0~0\, unit1|WideOr0~0, project, 1
instance = comp, \VGA_unit|Add0~20\, VGA_unit|Add0~20, project, 1
instance = comp, \VGA_unit|Add0~22\, VGA_unit|Add0~22, project, 1
instance = comp, \VGA_unit|Add1~32\, VGA_unit|Add1~32, project, 1
instance = comp, \VGA_unit|Add1~35\, VGA_unit|Add1~35, project, 1
instance = comp, \VGA_unit|Add1~37\, VGA_unit|Add1~37, project, 1
instance = comp, \VGA_unit|SRAM_address[13]\, VGA_unit|SRAM_address[13], project, 1
instance = comp, \SRAM_address[13]~20\, SRAM_address[13]~20, project, 1
instance = comp, \SRAM_address[13]~21\, SRAM_address[13]~21, project, 1
instance = comp, \VGA_unit|Add1~34\, VGA_unit|Add1~34, project, 1
instance = comp, \VGA_unit|SRAM_address[12]\, VGA_unit|SRAM_address[12], project, 1
instance = comp, \SRAM_address[12]~18\, SRAM_address[12]~18, project, 1
instance = comp, \SRAM_address[12]~19\, SRAM_address[12]~19, project, 1
instance = comp, \VGA_unit|Add0~24\, VGA_unit|Add0~24, project, 1
instance = comp, \VGA_unit|Add1~40\, VGA_unit|Add1~40, project, 1
instance = comp, \VGA_unit|SRAM_address[14]\, VGA_unit|SRAM_address[14], project, 1
instance = comp, \M1_unit|Yaddr[8]~31\, M1_unit|Yaddr[8]~31, project, 1
instance = comp, \M1_unit|Yaddr[8]\, M1_unit|Yaddr[8], project, 1
instance = comp, \M1_unit|Yaddr[9]~33\, M1_unit|Yaddr[9]~33, project, 1
instance = comp, \M1_unit|Yaddr[9]\, M1_unit|Yaddr[9], project, 1
instance = comp, \M1_unit|Yaddr[10]~35\, M1_unit|Yaddr[10]~35, project, 1
instance = comp, \M1_unit|Yaddr[10]\, M1_unit|Yaddr[10], project, 1
instance = comp, \M1_unit|Yaddr[11]~37\, M1_unit|Yaddr[11]~37, project, 1
instance = comp, \M1_unit|Yaddr[11]\, M1_unit|Yaddr[11], project, 1
instance = comp, \M1_unit|Yaddr[13]~41\, M1_unit|Yaddr[13]~41, project, 1
instance = comp, \M1_unit|Yaddr[13]\, M1_unit|Yaddr[13], project, 1
instance = comp, \M1_unit|Yaddr[14]~43\, M1_unit|Yaddr[14]~43, project, 1
instance = comp, \M1_unit|Yaddr[14]\, M1_unit|Yaddr[14], project, 1
instance = comp, \M1_unit|Uaddr[10]~38\, M1_unit|Uaddr[10]~38, project, 1
instance = comp, \M1_unit|Uaddr[10]\, M1_unit|Uaddr[10], project, 1
instance = comp, \M1_unit|Uaddr[11]~40\, M1_unit|Uaddr[11]~40, project, 1
instance = comp, \M1_unit|Uaddr[11]\, M1_unit|Uaddr[11], project, 1
instance = comp, \M1_unit|Uaddr[13]~44\, M1_unit|Uaddr[13]~44, project, 1
instance = comp, \M1_unit|Uaddr[13]\, M1_unit|Uaddr[13], project, 1
instance = comp, \M1_unit|Uaddr[14]\, M1_unit|Uaddr[14], project, 1
instance = comp, \M1_unit|Selector9~0\, M1_unit|Selector9~0, project, 1
instance = comp, \M1_unit|Vaddr[10]~35\, M1_unit|Vaddr[10]~35, project, 1
instance = comp, \M1_unit|Vaddr[10]\, M1_unit|Vaddr[10], project, 1
instance = comp, \M1_unit|Vaddr[11]~37\, M1_unit|Vaddr[11]~37, project, 1
instance = comp, \M1_unit|Vaddr[11]\, M1_unit|Vaddr[11], project, 1
instance = comp, \M1_unit|Vaddr[13]~41\, M1_unit|Vaddr[13]~41, project, 1
instance = comp, \M1_unit|Vaddr[13]\, M1_unit|Vaddr[13], project, 1
instance = comp, \M1_unit|Vaddr[14]~43\, M1_unit|Vaddr[14]~43, project, 1
instance = comp, \M1_unit|Vaddr[14]\, M1_unit|Vaddr[14], project, 1
instance = comp, \M1_unit|Vaddr[14]~_wirecell\, M1_unit|Vaddr[14]~_wirecell, project, 1
instance = comp, \M1_unit|SRAM_address[14]\, M1_unit|SRAM_address[14], project, 1
instance = comp, \SRAM_address[14]~22\, SRAM_address[14]~22, project, 1
instance = comp, \SRAM_address[14]~23\, SRAM_address[14]~23, project, 1
instance = comp, \VGA_unit|Add0~26\, VGA_unit|Add0~26, project, 1
instance = comp, \VGA_unit|Add1~41\, VGA_unit|Add1~41, project, 1
instance = comp, \VGA_unit|Add1~43\, VGA_unit|Add1~43, project, 1
instance = comp, \VGA_unit|SRAM_address[15]\, VGA_unit|SRAM_address[15], project, 1
instance = comp, \SRAM_address[15]~24\, SRAM_address[15]~24, project, 1
instance = comp, \SRAM_address[15]~25\, SRAM_address[15]~25, project, 1
instance = comp, \unit2|WideOr6~0\, unit2|WideOr6~0, project, 1
instance = comp, \unit2|WideOr5~0\, unit2|WideOr5~0, project, 1
instance = comp, \unit2|WideOr4~0\, unit2|WideOr4~0, project, 1
instance = comp, \unit2|WideOr3~0\, unit2|WideOr3~0, project, 1
instance = comp, \unit2|WideOr2~0\, unit2|WideOr2~0, project, 1
instance = comp, \unit2|WideOr1~0\, unit2|WideOr1~0, project, 1
instance = comp, \unit2|WideOr0~0\, unit2|WideOr0~0, project, 1
instance = comp, \UART_unit|Add1~48\, UART_unit|Add1~48, project, 1
instance = comp, \UART_unit|Add1~50\, UART_unit|Add1~50, project, 1
instance = comp, \UART_unit|SRAM_address[17]\, UART_unit|SRAM_address[17], project, 1
instance = comp, \VGA_unit|Add1~44\, VGA_unit|Add1~44, project, 1
instance = comp, \VGA_unit|Add0~28\, VGA_unit|Add0~28, project, 1
instance = comp, \VGA_unit|Add1~46\, VGA_unit|Add1~46, project, 1
instance = comp, \VGA_unit|SRAM_address[16]\, VGA_unit|SRAM_address[16], project, 1
instance = comp, \VGA_unit|Add1~47\, VGA_unit|Add1~47, project, 1
instance = comp, \VGA_unit|Add0~30\, VGA_unit|Add0~30, project, 1
instance = comp, \VGA_unit|Add1~49\, VGA_unit|Add1~49, project, 1
instance = comp, \VGA_unit|SRAM_address[17]\, VGA_unit|SRAM_address[17], project, 1
instance = comp, \M1_unit|Yaddr[16]~47\, M1_unit|Yaddr[16]~47, project, 1
instance = comp, \M1_unit|Yaddr[16]\, M1_unit|Yaddr[16], project, 1
instance = comp, \M1_unit|Yaddr[17]~49\, M1_unit|Yaddr[17]~49, project, 1
instance = comp, \M1_unit|Yaddr[17]\, M1_unit|Yaddr[17], project, 1
instance = comp, \M1_unit|Selector6~0\, M1_unit|Selector6~0, project, 1
instance = comp, \M1_unit|Vaddr[16]~47\, M1_unit|Vaddr[16]~47, project, 1
instance = comp, \M1_unit|Vaddr[16]\, M1_unit|Vaddr[16], project, 1
instance = comp, \M1_unit|Vaddr[17]~49\, M1_unit|Vaddr[17]~49, project, 1
instance = comp, \M1_unit|Vaddr[17]\, M1_unit|Vaddr[17], project, 1
instance = comp, \M1_unit|SRAM_address[17]\, M1_unit|SRAM_address[17], project, 1
instance = comp, \SRAM_address[17]~28\, SRAM_address[17]~28, project, 1
instance = comp, \SRAM_address[17]~29\, SRAM_address[17]~29, project, 1
instance = comp, \M1_unit|Selector7~0\, M1_unit|Selector7~0, project, 1
instance = comp, \M1_unit|SRAM_address[16]\, M1_unit|SRAM_address[16], project, 1
instance = comp, \SRAM_address[16]~26\, SRAM_address[16]~26, project, 1
instance = comp, \unit3|Decoder0~12\, unit3|Decoder0~12, project, 1
instance = comp, \SRAM_address[16]~27\, SRAM_address[16]~27, project, 1
instance = comp, \unit3|Decoder0~13\, unit3|Decoder0~13, project, 1
instance = comp, \unit3|Decoder0~14\, unit3|Decoder0~14, project, 1
instance = comp, \SRAM_unit|SRAM_read_data[0]\, SRAM_unit|SRAM_read_data[0], project, 1
instance = comp, \SRAM_unit|SRAM_read_data[3]\, SRAM_unit|SRAM_read_data[3], project, 1
instance = comp, \SRAM_unit|SRAM_read_data[1]\, SRAM_unit|SRAM_read_data[1], project, 1
instance = comp, \SRAM_unit|SRAM_read_data[2]\, SRAM_unit|SRAM_read_data[2], project, 1
instance = comp, \unit4|WideOr6~0\, unit4|WideOr6~0, project, 1
instance = comp, \unit4|WideOr5~0\, unit4|WideOr5~0, project, 1
instance = comp, \unit4|WideOr4~0\, unit4|WideOr4~0, project, 1
instance = comp, \unit4|WideOr3~0\, unit4|WideOr3~0, project, 1
instance = comp, \unit4|WideOr2~0\, unit4|WideOr2~0, project, 1
instance = comp, \unit4|WideOr1~0\, unit4|WideOr1~0, project, 1
instance = comp, \unit4|WideOr0~0\, unit4|WideOr0~0, project, 1
instance = comp, \SRAM_unit|SRAM_read_data[4]\, SRAM_unit|SRAM_read_data[4], project, 1
instance = comp, \SRAM_unit|SRAM_read_data[7]\, SRAM_unit|SRAM_read_data[7], project, 1
instance = comp, \SRAM_unit|SRAM_read_data[6]\, SRAM_unit|SRAM_read_data[6], project, 1
instance = comp, \SRAM_unit|SRAM_read_data[5]\, SRAM_unit|SRAM_read_data[5], project, 1
instance = comp, \unit5|WideOr6~0\, unit5|WideOr6~0, project, 1
instance = comp, \unit5|WideOr5~0\, unit5|WideOr5~0, project, 1
instance = comp, \unit5|WideOr4~0\, unit5|WideOr4~0, project, 1
instance = comp, \unit5|WideOr3~0\, unit5|WideOr3~0, project, 1
instance = comp, \unit5|WideOr2~0\, unit5|WideOr2~0, project, 1
instance = comp, \unit5|WideOr1~0\, unit5|WideOr1~0, project, 1
instance = comp, \unit5|WideOr0~0\, unit5|WideOr0~0, project, 1
instance = comp, \SRAM_unit|SRAM_read_data[10]\, SRAM_unit|SRAM_read_data[10], project, 1
instance = comp, \SRAM_unit|SRAM_read_data[8]\, SRAM_unit|SRAM_read_data[8], project, 1
instance = comp, \SRAM_unit|SRAM_read_data[11]\, SRAM_unit|SRAM_read_data[11], project, 1
instance = comp, \SRAM_unit|SRAM_read_data[9]\, SRAM_unit|SRAM_read_data[9], project, 1
instance = comp, \unit6|WideOr6~0\, unit6|WideOr6~0, project, 1
instance = comp, \unit6|WideOr5~0\, unit6|WideOr5~0, project, 1
instance = comp, \unit6|WideOr4~0\, unit6|WideOr4~0, project, 1
instance = comp, \unit6|WideOr3~0\, unit6|WideOr3~0, project, 1
instance = comp, \unit6|WideOr2~0\, unit6|WideOr2~0, project, 1
instance = comp, \unit6|WideOr1~0\, unit6|WideOr1~0, project, 1
instance = comp, \unit6|WideOr0~0\, unit6|WideOr0~0, project, 1
instance = comp, \SRAM_unit|SRAM_read_data[12]\, SRAM_unit|SRAM_read_data[12], project, 1
instance = comp, \SRAM_unit|SRAM_read_data[13]\, SRAM_unit|SRAM_read_data[13], project, 1
instance = comp, \SRAM_unit|SRAM_read_data[14]\, SRAM_unit|SRAM_read_data[14], project, 1
instance = comp, \SRAM_unit|SRAM_read_data[15]\, SRAM_unit|SRAM_read_data[15], project, 1
instance = comp, \unit7|WideOr6~0\, unit7|WideOr6~0, project, 1
instance = comp, \unit7|WideOr5~0\, unit7|WideOr5~0, project, 1
instance = comp, \unit7|WideOr4~0\, unit7|WideOr4~0, project, 1
instance = comp, \unit7|WideOr3~0\, unit7|WideOr3~0, project, 1
instance = comp, \unit7|WideOr2~0\, unit7|WideOr2~0, project, 1
instance = comp, \unit7|WideOr1~0\, unit7|WideOr1~0, project, 1
instance = comp, \unit7|WideOr0~0\, unit7|WideOr0~0, project, 1
instance = comp, \UART_unit|UART_RX|Frame_error[0]~4\, UART_unit|UART_RX|Frame_error[0]~4, project, 1
instance = comp, \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0\, UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0, project, 1
instance = comp, \UART_unit|UART_RX|Frame_error[1]~7\, UART_unit|UART_RX|Frame_error[1]~7, project, 1
instance = comp, \UART_unit|UART_RX|Frame_error[0]\, UART_unit|UART_RX|Frame_error[0], project, 1
instance = comp, \UART_unit|UART_RX|Frame_error[1]~8\, UART_unit|UART_RX|Frame_error[1]~8, project, 1
instance = comp, \UART_unit|UART_RX|Frame_error[1]\, UART_unit|UART_RX|Frame_error[1], project, 1
instance = comp, \UART_unit|UART_RX|Frame_error[2]~10\, UART_unit|UART_RX|Frame_error[2]~10, project, 1
instance = comp, \UART_unit|UART_RX|Frame_error[2]\, UART_unit|UART_RX|Frame_error[2], project, 1
instance = comp, \UART_unit|UART_RX|Frame_error[3]~12\, UART_unit|UART_RX|Frame_error[3]~12, project, 1
instance = comp, \UART_unit|UART_RX|Frame_error[3]\, UART_unit|UART_RX|Frame_error[3], project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan1~0\, VGA_unit|VGA_unit|LessThan1~0, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_H_SYNC\, VGA_unit|VGA_unit|oVGA_H_SYNC, project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan6~1\, VGA_unit|VGA_unit|LessThan6~1, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_V_SYNC~4\, VGA_unit|VGA_unit|oVGA_V_SYNC~4, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_V_SYNC\, VGA_unit|VGA_unit|oVGA_V_SYNC, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_BLANK\, VGA_unit|VGA_unit|oVGA_BLANK, project, 1
instance = comp, \VGA_unit|Equal3~1\, VGA_unit|Equal3~1, project, 1
instance = comp, \VGA_unit|Equal3~0\, VGA_unit|Equal3~0, project, 1
instance = comp, \VGA_unit|Equal3~2\, VGA_unit|Equal3~2, project, 1
instance = comp, \VGA_unit|VGA_red~0\, VGA_unit|VGA_red~0, project, 1
instance = comp, \VGA_unit|VGA_red~1\, VGA_unit|VGA_red~1, project, 1
instance = comp, \VGA_unit|VGA_unit|Add0~2\, VGA_unit|VGA_unit|Add0~2, project, 1
instance = comp, \VGA_unit|always0~6\, VGA_unit|always0~6, project, 1
instance = comp, \VGA_unit|VGA_red~2\, VGA_unit|VGA_red~2, project, 1
instance = comp, \VGA_unit|VGA_red~3\, VGA_unit|VGA_red~3, project, 1
instance = comp, \VGA_unit|VGA_red[1]\, VGA_unit|VGA_red[1], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~0\, VGA_unit|VGA_unit|oVGA_R~0, project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan6~3\, VGA_unit|VGA_unit|LessThan6~3, project, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[2]\, VGA_unit|VGA_unit|V_Cont[2], project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan6~0\, VGA_unit|VGA_unit|LessThan6~0, project, 1
instance = comp, \VGA_unit|VGA_unit|LessThan6~2\, VGA_unit|VGA_unit|LessThan6~2, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~1\, VGA_unit|VGA_unit|oVGA_R~1, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~2\, VGA_unit|VGA_unit|oVGA_R~2, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[0]\, VGA_unit|VGA_unit|oVGA_R[0], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[1]\, VGA_unit|VGA_unit|oVGA_R[1], project, 1
instance = comp, \VGA_unit|VGA_red~4\, VGA_unit|VGA_red~4, project, 1
instance = comp, \VGA_unit|always0~4\, VGA_unit|always0~4, project, 1
instance = comp, \VGA_unit|always0~2\, VGA_unit|always0~2, project, 1
instance = comp, \VGA_unit|always0~5\, VGA_unit|always0~5, project, 1
instance = comp, \VGA_unit|VGA_red~6\, VGA_unit|VGA_red~6, project, 1
instance = comp, \VGA_unit|Equal2~1\, VGA_unit|Equal2~1, project, 1
instance = comp, \VGA_unit|Equal2~2\, VGA_unit|Equal2~2, project, 1
instance = comp, \VGA_unit|VGA_red~7\, VGA_unit|VGA_red~7, project, 1
instance = comp, \VGA_unit|VGA_green[7]~27\, VGA_unit|VGA_green[7]~27, project, 1
instance = comp, \VGA_unit|VGA_green[7]~2\, VGA_unit|VGA_green[7]~2, project, 1
instance = comp, \VGA_unit|VGA_red[2]\, VGA_unit|VGA_red[2], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~3\, VGA_unit|VGA_unit|oVGA_R~3, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[2]\, VGA_unit|VGA_unit|oVGA_R[2], project, 1
instance = comp, \VGA_unit|VGA_red~9\, VGA_unit|VGA_red~9, project, 1
instance = comp, \VGA_unit|VGA_red~10\, VGA_unit|VGA_red~10, project, 1
instance = comp, \VGA_unit|VGA_red[3]\, VGA_unit|VGA_red[3], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~4\, VGA_unit|VGA_unit|oVGA_R~4, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[3]\, VGA_unit|VGA_unit|oVGA_R[3], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~5\, VGA_unit|VGA_unit|oVGA_R~5, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[4]\, VGA_unit|VGA_unit|oVGA_R[4], project, 1
instance = comp, \VGA_unit|VGA_SRAM_state~34\, VGA_unit|VGA_SRAM_state~34, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][0]~1\, VGA_unit|VGA_sram_data[1][0]~1, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][3]\, VGA_unit|VGA_sram_data[1][3], project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][11]~feeder\, VGA_unit|VGA_sram_data[2][11]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][8]~0\, VGA_unit|VGA_sram_data[2][8]~0, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][11]\, VGA_unit|VGA_sram_data[2][11], project, 1
instance = comp, \VGA_unit|VGA_red~14\, VGA_unit|VGA_red~14, project, 1
instance = comp, \VGA_unit|VGA_red~15\, VGA_unit|VGA_red~15, project, 1
instance = comp, \VGA_unit|VGA_red~16\, VGA_unit|VGA_red~16, project, 1
instance = comp, \VGA_unit|VGA_red[5]\, VGA_unit|VGA_red[5], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~6\, VGA_unit|VGA_unit|oVGA_R~6, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[5]\, VGA_unit|VGA_unit|oVGA_R[5], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~7\, VGA_unit|VGA_unit|oVGA_R~7, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[6]\, VGA_unit|VGA_unit|oVGA_R[6], project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][5]\, VGA_unit|VGA_sram_data[1][5], project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][13]~feeder\, VGA_unit|VGA_sram_data[2][13]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][13]\, VGA_unit|VGA_sram_data[2][13], project, 1
instance = comp, \VGA_unit|VGA_red~20\, VGA_unit|VGA_red~20, project, 1
instance = comp, \VGA_unit|VGA_red~21\, VGA_unit|VGA_red~21, project, 1
instance = comp, \VGA_unit|VGA_red~22\, VGA_unit|VGA_red~22, project, 1
instance = comp, \VGA_unit|VGA_red[7]\, VGA_unit|VGA_red[7], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~8\, VGA_unit|VGA_unit|oVGA_R~8, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[7]\, VGA_unit|VGA_unit|oVGA_R[7], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~9\, VGA_unit|VGA_unit|oVGA_R~9, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[8]\, VGA_unit|VGA_unit|oVGA_R[8], project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][7]\, VGA_unit|VGA_sram_data[1][7], project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][15]~feeder\, VGA_unit|VGA_sram_data[2][15]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][15]\, VGA_unit|VGA_sram_data[2][15], project, 1
instance = comp, \VGA_unit|VGA_red~26\, VGA_unit|VGA_red~26, project, 1
instance = comp, \VGA_unit|VGA_red~27\, VGA_unit|VGA_red~27, project, 1
instance = comp, \VGA_unit|VGA_red~28\, VGA_unit|VGA_red~28, project, 1
instance = comp, \VGA_unit|VGA_red[9]\, VGA_unit|VGA_red[9], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~10\, VGA_unit|VGA_unit|oVGA_R~10, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[9]\, VGA_unit|VGA_unit|oVGA_R[9], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[0]\, VGA_unit|VGA_unit|oVGA_G[0], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[1]\, VGA_unit|VGA_unit|oVGA_G[1], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G~0\, VGA_unit|VGA_unit|oVGA_G~0, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[2]\, VGA_unit|VGA_unit|oVGA_G[2], project, 1
instance = comp, \VGA_unit|VGA_green~7\, VGA_unit|VGA_green~7, project, 1
instance = comp, \VGA_unit|VGA_green~8\, VGA_unit|VGA_green~8, project, 1
instance = comp, \VGA_unit|VGA_green[3]\, VGA_unit|VGA_green[3], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G~1\, VGA_unit|VGA_unit|oVGA_G~1, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[3]\, VGA_unit|VGA_unit|oVGA_G[3], project, 1
instance = comp, \VGA_unit|VGA_green~10\, VGA_unit|VGA_green~10, project, 1
instance = comp, \VGA_unit|VGA_green~11\, VGA_unit|VGA_green~11, project, 1
instance = comp, \VGA_unit|VGA_green[4]\, VGA_unit|VGA_green[4], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G~2\, VGA_unit|VGA_unit|oVGA_G~2, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[4]\, VGA_unit|VGA_unit|oVGA_G[4], project, 1
instance = comp, \VGA_unit|VGA_green~13\, VGA_unit|VGA_green~13, project, 1
instance = comp, \VGA_unit|VGA_green~14\, VGA_unit|VGA_green~14, project, 1
instance = comp, \VGA_unit|VGA_green[5]\, VGA_unit|VGA_green[5], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G~3\, VGA_unit|VGA_unit|oVGA_G~3, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[5]\, VGA_unit|VGA_unit|oVGA_G[5], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G~4\, VGA_unit|VGA_unit|oVGA_G~4, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[6]\, VGA_unit|VGA_unit|oVGA_G[6], project, 1
instance = comp, \VGA_unit|VGA_green~19\, VGA_unit|VGA_green~19, project, 1
instance = comp, \VGA_unit|VGA_green~20\, VGA_unit|VGA_green~20, project, 1
instance = comp, \VGA_unit|VGA_green[7]\, VGA_unit|VGA_green[7], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G~5\, VGA_unit|VGA_unit|oVGA_G~5, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[7]\, VGA_unit|VGA_unit|oVGA_G[7], project, 1
instance = comp, \VGA_unit|VGA_sram_data[2][6]\, VGA_unit|VGA_sram_data[2][6], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][8]~2\, VGA_unit|VGA_sram_data[0][8]~2, project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][14]\, VGA_unit|VGA_sram_data[0][14], project, 1
instance = comp, \VGA_unit|VGA_green~21\, VGA_unit|VGA_green~21, project, 1
instance = comp, \VGA_unit|VGA_green~22\, VGA_unit|VGA_green~22, project, 1
instance = comp, \VGA_unit|VGA_green~23\, VGA_unit|VGA_green~23, project, 1
instance = comp, \VGA_unit|VGA_green[8]\, VGA_unit|VGA_green[8], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G~6\, VGA_unit|VGA_unit|oVGA_G~6, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[8]\, VGA_unit|VGA_unit|oVGA_G[8], project, 1
instance = comp, \VGA_unit|VGA_green~25\, VGA_unit|VGA_green~25, project, 1
instance = comp, \VGA_unit|VGA_green~26\, VGA_unit|VGA_green~26, project, 1
instance = comp, \VGA_unit|VGA_green[9]\, VGA_unit|VGA_green[9], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G~7\, VGA_unit|VGA_unit|oVGA_G~7, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[9]\, VGA_unit|VGA_unit|oVGA_G[9], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[0]\, VGA_unit|VGA_unit|oVGA_B[0], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[1]\, VGA_unit|VGA_unit|oVGA_B[1], project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][8]~feeder\, VGA_unit|VGA_sram_data[1][8]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][8]\, VGA_unit|VGA_sram_data[1][8], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][0]\, VGA_unit|VGA_sram_data[0][0], project, 1
instance = comp, \VGA_unit|VGA_blue~0\, VGA_unit|VGA_blue~0, project, 1
instance = comp, \VGA_unit|VGA_blue~1\, VGA_unit|VGA_blue~1, project, 1
instance = comp, \VGA_unit|VGA_blue~2\, VGA_unit|VGA_blue~2, project, 1
instance = comp, \VGA_unit|VGA_blue[2]\, VGA_unit|VGA_blue[2], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B~0\, VGA_unit|VGA_unit|oVGA_B~0, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[2]\, VGA_unit|VGA_unit|oVGA_B[2], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B~1\, VGA_unit|VGA_unit|oVGA_B~1, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[3]\, VGA_unit|VGA_unit|oVGA_B[3], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B~2\, VGA_unit|VGA_unit|oVGA_B~2, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[4]\, VGA_unit|VGA_unit|oVGA_B[4], project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][11]~feeder\, VGA_unit|VGA_sram_data[1][11]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][11]\, VGA_unit|VGA_sram_data[1][11], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][3]\, VGA_unit|VGA_sram_data[0][3], project, 1
instance = comp, \VGA_unit|VGA_blue~9\, VGA_unit|VGA_blue~9, project, 1
instance = comp, \VGA_unit|VGA_blue~10\, VGA_unit|VGA_blue~10, project, 1
instance = comp, \VGA_unit|VGA_blue~11\, VGA_unit|VGA_blue~11, project, 1
instance = comp, \VGA_unit|VGA_blue[5]\, VGA_unit|VGA_blue[5], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B~3\, VGA_unit|VGA_unit|oVGA_B~3, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[5]\, VGA_unit|VGA_unit|oVGA_B[5], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B~4\, VGA_unit|VGA_unit|oVGA_B~4, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[6]\, VGA_unit|VGA_unit|oVGA_B[6], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B~5\, VGA_unit|VGA_unit|oVGA_B~5, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[7]\, VGA_unit|VGA_unit|oVGA_B[7], project, 1
instance = comp, \VGA_unit|VGA_blue~20\, VGA_unit|VGA_blue~20, project, 1
instance = comp, \VGA_unit|VGA_blue[8]\, VGA_unit|VGA_blue[8], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B~6\, VGA_unit|VGA_unit|oVGA_B~6, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[8]\, VGA_unit|VGA_unit|oVGA_B[8], project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][15]~feeder\, VGA_unit|VGA_sram_data[1][15]~feeder, project, 1
instance = comp, \VGA_unit|VGA_sram_data[1][15]\, VGA_unit|VGA_sram_data[1][15], project, 1
instance = comp, \VGA_unit|VGA_sram_data[0][7]\, VGA_unit|VGA_sram_data[0][7], project, 1
instance = comp, \VGA_unit|VGA_blue~21\, VGA_unit|VGA_blue~21, project, 1
instance = comp, \VGA_unit|VGA_blue~22\, VGA_unit|VGA_blue~22, project, 1
instance = comp, \VGA_unit|VGA_blue~23\, VGA_unit|VGA_blue~23, project, 1
instance = comp, \VGA_unit|VGA_blue[9]\, VGA_unit|VGA_blue[9], project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B~7\, VGA_unit|VGA_unit|oVGA_B~7, project, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[9]\, VGA_unit|VGA_unit|oVGA_B[9], project, 1
instance = comp, \M1_unit|Selector23~0\, M1_unit|Selector23~0, project, 1
instance = comp, \M1_unit|SRAM_address[0]\, M1_unit|SRAM_address[0], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[0]~0\, SRAM_unit|SRAM_ADDRESS_O[0]~0, project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[0]\, SRAM_unit|SRAM_ADDRESS_O[0], project, 1
instance = comp, \M1_unit|Yaddr[1]\, M1_unit|Yaddr[1], project, 1
instance = comp, \M1_unit|Selector22~0\, M1_unit|Selector22~0, project, 1
instance = comp, \M1_unit|Vaddr[1]\, M1_unit|Vaddr[1], project, 1
instance = comp, \M1_unit|SRAM_address[1]\, M1_unit|SRAM_address[1], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[1]~1\, SRAM_unit|SRAM_ADDRESS_O[1]~1, project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[1]\, SRAM_unit|SRAM_ADDRESS_O[1], project, 1
instance = comp, \M1_unit|Selector21~0\, M1_unit|Selector21~0, project, 1
instance = comp, \M1_unit|SRAM_address[2]\, M1_unit|SRAM_address[2], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[2]~2\, SRAM_unit|SRAM_ADDRESS_O[2]~2, project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[2]\, SRAM_unit|SRAM_ADDRESS_O[2], project, 1
instance = comp, \VGA_unit|Add1~50\, VGA_unit|Add1~50, project, 1
instance = comp, \VGA_unit|SRAM_address[3]\, VGA_unit|SRAM_address[3], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[3]~3\, SRAM_unit|SRAM_ADDRESS_O[3]~3, project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[3]\, SRAM_unit|SRAM_ADDRESS_O[3], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[4]\, SRAM_unit|SRAM_ADDRESS_O[4], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[5]\, SRAM_unit|SRAM_ADDRESS_O[5], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[6]\, SRAM_unit|SRAM_ADDRESS_O[6], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[7]\, SRAM_unit|SRAM_ADDRESS_O[7], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[8]\, SRAM_unit|SRAM_ADDRESS_O[8], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[9]\, SRAM_unit|SRAM_ADDRESS_O[9], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[10]\, SRAM_unit|SRAM_ADDRESS_O[10], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[11]\, SRAM_unit|SRAM_ADDRESS_O[11], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[12]\, SRAM_unit|SRAM_ADDRESS_O[12], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[13]\, SRAM_unit|SRAM_ADDRESS_O[13], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[14]\, SRAM_unit|SRAM_ADDRESS_O[14], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[15]\, SRAM_unit|SRAM_ADDRESS_O[15], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[16]\, SRAM_unit|SRAM_ADDRESS_O[16], project, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[17]\, SRAM_unit|SRAM_ADDRESS_O[17], project, 1
instance = comp, \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl\, SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl, project, 1
instance = comp, \SRAM_unit|SRAM_LB_N_O~0\, SRAM_unit|SRAM_LB_N_O~0, project, 1
instance = comp, \SRAM_unit|SRAM_LB_N_O\, SRAM_unit|SRAM_LB_N_O, project, 1
instance = comp, \SRAM_unit|SRAM_CE_N_O~feeder\, SRAM_unit|SRAM_CE_N_O~feeder, project, 1
instance = comp, \SRAM_unit|SRAM_CE_N_O\, SRAM_unit|SRAM_CE_N_O, project, 1
instance = comp, \PUSH_BUTTON_I[1]~I\, PUSH_BUTTON_I[1], project, 1
instance = comp, \PUSH_BUTTON_I[2]~I\, PUSH_BUTTON_I[2], project, 1
instance = comp, \PUSH_BUTTON_I[3]~I\, PUSH_BUTTON_I[3], project, 1
instance = comp, \SWITCH_I[0]~I\, SWITCH_I[0], project, 1
instance = comp, \SWITCH_I[1]~I\, SWITCH_I[1], project, 1
instance = comp, \SWITCH_I[2]~I\, SWITCH_I[2], project, 1
instance = comp, \SWITCH_I[3]~I\, SWITCH_I[3], project, 1
instance = comp, \SWITCH_I[4]~I\, SWITCH_I[4], project, 1
instance = comp, \SWITCH_I[5]~I\, SWITCH_I[5], project, 1
instance = comp, \SWITCH_I[6]~I\, SWITCH_I[6], project, 1
instance = comp, \SWITCH_I[7]~I\, SWITCH_I[7], project, 1
instance = comp, \SWITCH_I[8]~I\, SWITCH_I[8], project, 1
instance = comp, \SWITCH_I[9]~I\, SWITCH_I[9], project, 1
instance = comp, \SWITCH_I[10]~I\, SWITCH_I[10], project, 1
instance = comp, \SWITCH_I[11]~I\, SWITCH_I[11], project, 1
instance = comp, \SWITCH_I[12]~I\, SWITCH_I[12], project, 1
instance = comp, \SWITCH_I[13]~I\, SWITCH_I[13], project, 1
instance = comp, \SWITCH_I[14]~I\, SWITCH_I[14], project, 1
instance = comp, \SWITCH_I[15]~I\, SWITCH_I[15], project, 1
instance = comp, \SWITCH_I[16]~I\, SWITCH_I[16], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][0]~I\, SEVEN_SEGMENT_N_O[0][0], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][1]~I\, SEVEN_SEGMENT_N_O[0][1], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][2]~I\, SEVEN_SEGMENT_N_O[0][2], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][3]~I\, SEVEN_SEGMENT_N_O[0][3], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][4]~I\, SEVEN_SEGMENT_N_O[0][4], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][5]~I\, SEVEN_SEGMENT_N_O[0][5], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][6]~I\, SEVEN_SEGMENT_N_O[0][6], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][0]~I\, SEVEN_SEGMENT_N_O[1][0], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][1]~I\, SEVEN_SEGMENT_N_O[1][1], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][2]~I\, SEVEN_SEGMENT_N_O[1][2], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][3]~I\, SEVEN_SEGMENT_N_O[1][3], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][4]~I\, SEVEN_SEGMENT_N_O[1][4], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][5]~I\, SEVEN_SEGMENT_N_O[1][5], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][6]~I\, SEVEN_SEGMENT_N_O[1][6], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][0]~I\, SEVEN_SEGMENT_N_O[2][0], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][1]~I\, SEVEN_SEGMENT_N_O[2][1], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][2]~I\, SEVEN_SEGMENT_N_O[2][2], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][3]~I\, SEVEN_SEGMENT_N_O[2][3], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][4]~I\, SEVEN_SEGMENT_N_O[2][4], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][5]~I\, SEVEN_SEGMENT_N_O[2][5], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][6]~I\, SEVEN_SEGMENT_N_O[2][6], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][0]~I\, SEVEN_SEGMENT_N_O[3][0], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][1]~I\, SEVEN_SEGMENT_N_O[3][1], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][2]~I\, SEVEN_SEGMENT_N_O[3][2], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][3]~I\, SEVEN_SEGMENT_N_O[3][3], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][4]~I\, SEVEN_SEGMENT_N_O[3][4], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][5]~I\, SEVEN_SEGMENT_N_O[3][5], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][6]~I\, SEVEN_SEGMENT_N_O[3][6], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][0]~I\, SEVEN_SEGMENT_N_O[4][0], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][1]~I\, SEVEN_SEGMENT_N_O[4][1], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][2]~I\, SEVEN_SEGMENT_N_O[4][2], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][3]~I\, SEVEN_SEGMENT_N_O[4][3], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][4]~I\, SEVEN_SEGMENT_N_O[4][4], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][5]~I\, SEVEN_SEGMENT_N_O[4][5], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][6]~I\, SEVEN_SEGMENT_N_O[4][6], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][0]~I\, SEVEN_SEGMENT_N_O[5][0], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][1]~I\, SEVEN_SEGMENT_N_O[5][1], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][2]~I\, SEVEN_SEGMENT_N_O[5][2], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][3]~I\, SEVEN_SEGMENT_N_O[5][3], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][4]~I\, SEVEN_SEGMENT_N_O[5][4], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][5]~I\, SEVEN_SEGMENT_N_O[5][5], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][6]~I\, SEVEN_SEGMENT_N_O[5][6], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][0]~I\, SEVEN_SEGMENT_N_O[6][0], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][1]~I\, SEVEN_SEGMENT_N_O[6][1], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][2]~I\, SEVEN_SEGMENT_N_O[6][2], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][3]~I\, SEVEN_SEGMENT_N_O[6][3], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][4]~I\, SEVEN_SEGMENT_N_O[6][4], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][5]~I\, SEVEN_SEGMENT_N_O[6][5], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][6]~I\, SEVEN_SEGMENT_N_O[6][6], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][0]~I\, SEVEN_SEGMENT_N_O[7][0], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][1]~I\, SEVEN_SEGMENT_N_O[7][1], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][2]~I\, SEVEN_SEGMENT_N_O[7][2], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][3]~I\, SEVEN_SEGMENT_N_O[7][3], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][4]~I\, SEVEN_SEGMENT_N_O[7][4], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][5]~I\, SEVEN_SEGMENT_N_O[7][5], project, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][6]~I\, SEVEN_SEGMENT_N_O[7][6], project, 1
instance = comp, \LED_GREEN_O[0]~I\, LED_GREEN_O[0], project, 1
instance = comp, \LED_GREEN_O[1]~I\, LED_GREEN_O[1], project, 1
instance = comp, \LED_GREEN_O[2]~I\, LED_GREEN_O[2], project, 1
instance = comp, \LED_GREEN_O[3]~I\, LED_GREEN_O[3], project, 1
instance = comp, \LED_GREEN_O[4]~I\, LED_GREEN_O[4], project, 1
instance = comp, \LED_GREEN_O[5]~I\, LED_GREEN_O[5], project, 1
instance = comp, \LED_GREEN_O[6]~I\, LED_GREEN_O[6], project, 1
instance = comp, \LED_GREEN_O[7]~I\, LED_GREEN_O[7], project, 1
instance = comp, \LED_GREEN_O[8]~I\, LED_GREEN_O[8], project, 1
instance = comp, \VGA_CLOCK_O~I\, VGA_CLOCK_O, project, 1
instance = comp, \VGA_HSYNC_O~I\, VGA_HSYNC_O, project, 1
instance = comp, \VGA_VSYNC_O~I\, VGA_VSYNC_O, project, 1
instance = comp, \VGA_BLANK_O~I\, VGA_BLANK_O, project, 1
instance = comp, \VGA_SYNC_O~I\, VGA_SYNC_O, project, 1
instance = comp, \VGA_RED_O[0]~I\, VGA_RED_O[0], project, 1
instance = comp, \VGA_RED_O[1]~I\, VGA_RED_O[1], project, 1
instance = comp, \VGA_RED_O[2]~I\, VGA_RED_O[2], project, 1
instance = comp, \VGA_RED_O[3]~I\, VGA_RED_O[3], project, 1
instance = comp, \VGA_RED_O[4]~I\, VGA_RED_O[4], project, 1
instance = comp, \VGA_RED_O[5]~I\, VGA_RED_O[5], project, 1
instance = comp, \VGA_RED_O[6]~I\, VGA_RED_O[6], project, 1
instance = comp, \VGA_RED_O[7]~I\, VGA_RED_O[7], project, 1
instance = comp, \VGA_RED_O[8]~I\, VGA_RED_O[8], project, 1
instance = comp, \VGA_RED_O[9]~I\, VGA_RED_O[9], project, 1
instance = comp, \VGA_GREEN_O[0]~I\, VGA_GREEN_O[0], project, 1
instance = comp, \VGA_GREEN_O[1]~I\, VGA_GREEN_O[1], project, 1
instance = comp, \VGA_GREEN_O[2]~I\, VGA_GREEN_O[2], project, 1
instance = comp, \VGA_GREEN_O[3]~I\, VGA_GREEN_O[3], project, 1
instance = comp, \VGA_GREEN_O[4]~I\, VGA_GREEN_O[4], project, 1
instance = comp, \VGA_GREEN_O[5]~I\, VGA_GREEN_O[5], project, 1
instance = comp, \VGA_GREEN_O[6]~I\, VGA_GREEN_O[6], project, 1
instance = comp, \VGA_GREEN_O[7]~I\, VGA_GREEN_O[7], project, 1
instance = comp, \VGA_GREEN_O[8]~I\, VGA_GREEN_O[8], project, 1
instance = comp, \VGA_GREEN_O[9]~I\, VGA_GREEN_O[9], project, 1
instance = comp, \VGA_BLUE_O[0]~I\, VGA_BLUE_O[0], project, 1
instance = comp, \VGA_BLUE_O[1]~I\, VGA_BLUE_O[1], project, 1
instance = comp, \VGA_BLUE_O[2]~I\, VGA_BLUE_O[2], project, 1
instance = comp, \VGA_BLUE_O[3]~I\, VGA_BLUE_O[3], project, 1
instance = comp, \VGA_BLUE_O[4]~I\, VGA_BLUE_O[4], project, 1
instance = comp, \VGA_BLUE_O[5]~I\, VGA_BLUE_O[5], project, 1
instance = comp, \VGA_BLUE_O[6]~I\, VGA_BLUE_O[6], project, 1
instance = comp, \VGA_BLUE_O[7]~I\, VGA_BLUE_O[7], project, 1
instance = comp, \VGA_BLUE_O[8]~I\, VGA_BLUE_O[8], project, 1
instance = comp, \VGA_BLUE_O[9]~I\, VGA_BLUE_O[9], project, 1
instance = comp, \SRAM_ADDRESS_O[0]~I\, SRAM_ADDRESS_O[0], project, 1
instance = comp, \SRAM_ADDRESS_O[1]~I\, SRAM_ADDRESS_O[1], project, 1
instance = comp, \SRAM_ADDRESS_O[2]~I\, SRAM_ADDRESS_O[2], project, 1
instance = comp, \SRAM_ADDRESS_O[3]~I\, SRAM_ADDRESS_O[3], project, 1
instance = comp, \SRAM_ADDRESS_O[4]~I\, SRAM_ADDRESS_O[4], project, 1
instance = comp, \SRAM_ADDRESS_O[5]~I\, SRAM_ADDRESS_O[5], project, 1
instance = comp, \SRAM_ADDRESS_O[6]~I\, SRAM_ADDRESS_O[6], project, 1
instance = comp, \SRAM_ADDRESS_O[7]~I\, SRAM_ADDRESS_O[7], project, 1
instance = comp, \SRAM_ADDRESS_O[8]~I\, SRAM_ADDRESS_O[8], project, 1
instance = comp, \SRAM_ADDRESS_O[9]~I\, SRAM_ADDRESS_O[9], project, 1
instance = comp, \SRAM_ADDRESS_O[10]~I\, SRAM_ADDRESS_O[10], project, 1
instance = comp, \SRAM_ADDRESS_O[11]~I\, SRAM_ADDRESS_O[11], project, 1
instance = comp, \SRAM_ADDRESS_O[12]~I\, SRAM_ADDRESS_O[12], project, 1
instance = comp, \SRAM_ADDRESS_O[13]~I\, SRAM_ADDRESS_O[13], project, 1
instance = comp, \SRAM_ADDRESS_O[14]~I\, SRAM_ADDRESS_O[14], project, 1
instance = comp, \SRAM_ADDRESS_O[15]~I\, SRAM_ADDRESS_O[15], project, 1
instance = comp, \SRAM_ADDRESS_O[16]~I\, SRAM_ADDRESS_O[16], project, 1
instance = comp, \SRAM_ADDRESS_O[17]~I\, SRAM_ADDRESS_O[17], project, 1
instance = comp, \SRAM_UB_N_O~I\, SRAM_UB_N_O, project, 1
instance = comp, \SRAM_LB_N_O~I\, SRAM_LB_N_O, project, 1
instance = comp, \SRAM_WE_N_O~I\, SRAM_WE_N_O, project, 1
instance = comp, \SRAM_CE_N_O~I\, SRAM_CE_N_O, project, 1
instance = comp, \SRAM_OE_N_O~I\, SRAM_OE_N_O, project, 1
instance = comp, \UART_TX_O~I\, UART_TX_O, project, 1
