<!-- status: draft -->

# IA_RISC_V_NPU_Simulator v2  
**High-Fidelity, Modular, Research-Grade RISCâ€‘V + NPU Architecture Simulator**  
**Full README.md (Ultraâ€‘Long Version)**  

---

## ğŸš€ Introduction

IA_RISC_V_NPU_Simulator v2ëŠ” **PyTorch/ONNX/DSL â†’ IR â†’ Tiling â†’ Scheduling â†’  
xNPU ISA â†’ RISCâ€‘V Host â†’ NPU Runtime â†’ DRAM/NoC â†’ Timeline**ì— ì´ë¥´ëŠ”  
ì „ì²´ AI/LLM ì›Œí¬ë¡œë“œë¥¼ ì‹œë®¬ë ˆì´ì…˜í•˜ëŠ” **í’€ìŠ¤íƒ NPU ì‹œë®¬ë ˆì´í„°**ì…ë‹ˆë‹¤.

Transformer/LLM ê¸°ë°˜ ì›Œí¬ë¡œë“œ(LLaMA, Qwen, Mistral ë“±)ì˜ **KV-cache ì¤‘ì‹¬ ë””ì½”ë”© ë³‘ëª©**,  
MatMul/Conv ì¤‘ì‹¬ì˜ ëŒ€ê·œëª¨ ì—°ì‚° íŒ¨í„´, DRAM/NoC ë³‘ëª©, multi-core ë³‘ë ¬ ì‹¤í–‰ ë“±  
í˜„ëŒ€ NPU ì•„í‚¤í…ì²˜ì˜ ì „ì²´ì ì¸ ì„±ëŠ¥ ìš”êµ¬ì‚¬í•­ì„ ì •í™•í•˜ê²Œ ë¶„ì„í•  ìˆ˜ ìˆë„ë¡ ì„¤ê³„ë˜ì—ˆìŠµë‹ˆë‹¤.

ë³¸ READMEëŠ” ì „ì²´ í”„ë¡œì íŠ¸ì˜ ê°œë…Â·êµ¬ì„±Â·íë¦„Â·ê¸°ëŠ¥Â·ì„¤ì¹˜ë¥¼  
ì•„ì£¼ ìƒì„¸í•˜ê²Œ ì„¤ëª…í•œ **ì™„ì „ì²´(Long-form) ë¬¸ì„œ**ì…ë‹ˆë‹¤.

---

# ğŸ§  1. Key Philosophy

### âœ” ë¶„ì„ì  Compute + Cycle-level Memory
- TE/VE compute: analytic latency ëª¨ë¸  
- DRAM/NoC: cycle-level contention ëª¨ë¸  
- Memoryâ€”íŠ¹íˆ KV-loadâ€”ê°€ latencyë¥¼ ì§€ë°°í•˜ëŠ” í˜„ì‹¤ ë°˜ì˜  

### âœ” Tile-Centric Architecture
- ëª¨ë“  ì—°ì‚°ì€ **TileOpNode** ë‹¨ìœ„ë¡œ êµ¬ì„±  
- íƒ€ì¼ì€ scheduler/ISA/DRAM ëª¨ë¸ì„ ì‡ëŠ” ê¸°ë³¸ ë‹¨ìœ„  

### âœ” End-to-End Consistency
IR â†’ Tiles â†’ TileOpGraph â†’ ISA â†’ Timeline  
ëª¨ë“  ë‹¨ê³„ê°€ ì™„ì „íˆ ì¼ê´€ëœ ì •ë³´ë¥¼ ìœ ì§€í•œë‹¤.

---

# ğŸ—ï¸ 2. System Architecture

```mermaid
flowchart TD
    A[PyTorch / ONNX / DSL] --> B[Frontend Normalizer]
    B --> C[IRGraph]
    C --> D[Tiling Engine]
    D --> E[TileOpGraph<br>Dependency Builder]
    E --> F[Scheduler<br>(Static + Dynamic)]
    F --> G[xNPU ISA Generator]
    G --> H[RISC-V Pyâ€‘V Host]
    H --> I[NPU Command Queue]
    I --> J[NPU Runtime<br>(TE/VE/DMA/SPM)]
    J --> K[DRAM + NoC Model]
    K --> J
    J --> L[Profiler / Timeline / Utilization]
```

---

# ğŸ§© 3. Module Overview

## 3.1 Frontend
- PyTorch FX â†’ IR ë³€í™˜  
- ONNX â†’ IR ë³€í™˜  
- DSL â†’ IR Compiler  
- Normalization, Canonicalization, Fusion íŒ¨ìŠ¤ í¬í•¨  

---

## 3.2 IR System
- `IRNode` (MatMul, Conv2D, LN, Softmax, KVStore, KVLoad ë“±)  
- Shape inference, Dead code pruning  
- Pattern fusion (QKV, FFN ë“±)  

---

## 3.3 Tiling System
íƒ€ì¼ì€ ë‹¤ìŒ ì •ë³´ë¥¼ í¬í•¨:

```
TileDesc {
    tensor_id
    offset
    shape
    dram_base
    dram_size
    spm_required
}
```

### ì§€ì› íƒ€ì¼ë§
- MatMul (M/N/K ì°¨ì› ë¸”ë¡)  
- Conv2D (Cout/H/W/Cin)  
- Q/K/V Attention tiles  
- **KV-cache store / load tiles** (range ê¸°ë°˜)  

---

## 3.4 TileOpGraph
íƒ€ì¼ ë‹¨ìœ„ DAG ìƒì„±:

- MatMul partial-sum dependency  
- Attention QKáµ€ â†’ Softmax â†’ AttnÂ·V â†’ OutputProj  
- KV-store â†’ KV-load dependency  

---

## 3.5 Scheduler

### Static Scheduler
- critical-path ê¸°ë°˜  
- topological ì •ë ¬  
- coarse core assignment  

### Dynamic Scheduler
- DRAM/NoC ìƒíƒœ ê¸°ë°˜ ì‹¤ì‹œê°„ tile dispatch  
- DMA stall, bank conflict, SPM ë¶€ì¡± ê³ ë ¤  

---

## 3.6 xNPU ISA ì‹œìŠ¤í…œ
64-bit ëª…ë ¹ì–´ êµ¬ì¡°:

- DMA_LOAD_TILE  
- DMA_STORE_TILE  
- TE_MATMUL_TILE  
- VE_OP_TILE  
- **KV_STORE_TILE**  
- **KV_LOAD_TILE**  
- SYNC, CONFIG  

---

## 3.7 Py-V Host CPU
- NPU ëª…ë ¹ ìŠ¤íŠ¸ë¦¼ ì œì¶œ  
- doorbell & MMIO ê¸°ë°˜ ì‹¤í–‰  
- completion queue polling  

---

## 3.8 NPU Runtime
**Per-core ì—”ì§„:**
- TE (Tensor Engine)  
- VE (Vector Engine)  
- DMA Engine  
- SPM Allocator  

**Compute â†’ Memory â†’ Compute** ìˆœí™˜ êµ¬ì¡°ë¥¼ cycle-wiseë¡œ ì—…ë°ì´íŠ¸.

---

## 3.9 DRAM + NoC Model
- DRAM channels / banks / row-buffer  
- FR-FCFS arbitration  
- RW-switching í˜ë„í‹°  
- NoC packet routing  
- Bandwidth saturation modeling  

---

## 3.10 KV-cache Engine
Transformer decoderì—ì„œ í•µì‹¬:

- KV-store append (per-head DRAM layout)  
- KV-load range fetch  
- Burst alignment  
- KV tile slicing  

---

## 3.11 Profiler
- TE/VE/DMA timeline  
- DRAM bank timeline  
- NoC traffic heatmap  
- Tile-level latency breakdown  
- Layer-level summary  

---

# ğŸ” 4. LLaMA Attention End-to-End Example

### Complete flow:

1. Q/K/V projection tile ìƒì„±  
2. K_t, V_t KV-store  
3. ëª¨ë“  ê¸°ì¡´ KV range ê°’ KV-load  
4. QKáµ€ tile matmul  
5. Softmax  
6. AttnÂ·V  
7. Output projection  
8. Timeline & stall breakdown  

Timeline ì˜ˆì‹œëŠ” ë‹¤ìŒê³¼ ê°™ë‹¤:

```
Core0: | DMA | ---- TE ---- | VE |
Core1:        | DMA | TE | ---- DMA ---- |
DRAM: |RRR|WW|RRRRR|W|
NoC: congestion â†‘
```

---

# ğŸ§ª 5. Installation & Usage

## 5.1 Install

```bash
git clone https://github.com/.../IA_RISC_V_NPU_Simulator_v2
cd IA_RISC_V_NPU_Simulator_v2
pip install -r requirements.txt
```

---

## 5.2 Run LLaMA Example

```bash
python scripts/run_llama_attention_example.py
```

---

# ğŸ“‚ 6. Directory Structure (Expanded)

```
.
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ frontend/
â”‚   â”œâ”€â”€ ir/
â”‚   â”œâ”€â”€ tiler/
â”‚   â”œâ”€â”€ scheduler/
â”‚   â”œâ”€â”€ isa/
â”‚   â”œâ”€â”€ pyv/
â”‚   â”œâ”€â”€ npu_core/
â”‚   â”œâ”€â”€ memory_noc/
â”‚   â”œâ”€â”€ kv_embedding/
â”‚   â””â”€â”€ viz/
â”‚
â””â”€â”€ docs/
    â”œâ”€â”€ prd/
    â”œâ”€â”€ design/
    â”œâ”€â”€ isa/
    â”œâ”€â”€ examples/
    â””â”€â”€ overview/
```

---

# ğŸ“Š 7. Profiling Output Examples

- **Timeline Gantt Chart**  
- **Per-core utilization**  
- **KV-load stall heatmap**  
- **DRAM bandwidth graph**  
- **NoC link occupancy**  

---

# ğŸ§¬ 8. Extensibility Roadmap

- FlashAttention tiling  
- Grouped-query attention  
- Multi-chip NoC  
- HBM bandwidth scaling  
- Auto-tiling RL optimizer  
- MLIR frontend  

---

# âœ¨ 9. Why This Simulator Matters

í˜„ëŒ€ NPU ì„¤ê³„ëŠ” compute FLOPSë§Œ ë³´ê³  íŒë‹¨í•  ìˆ˜ ì—†ë‹¤.  
ì‹¤ì œ ë³‘ëª©ì€:

- DRAM bandwidth  
- KV-cache memory locality  
- NoC routing delay  
- tile scheduling & DRAM arbitration  
- TE/VE stall time  

ì´ ì‹œë®¬ë ˆì´í„°ëŠ” â€œì™œ ì„±ëŠ¥ì´ ë‚˜ì˜¤ëŠ”ì§€/ì•ˆ ë‚˜ì˜¤ëŠ”ì§€â€ë¥¼ tile-levelë¡œ ë¶„ì„í•œë‹¤.

---

# ğŸ“œ 10. License & Contribution

### Contributions welcome
Fork â†’ PR â†’ Review â†’ Merge

### License
TBD

---

# ğŸ™Œ 11. Contact

For questions, collaboration, research discussions:  
Open GitHub Issues or email the maintainers.

---

# End of README.md
