Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,88
design__inferred_latch__count,0
design__instance__count,4020
design__instance__area,51764.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.033875972032547
power__switching__total,0.037506695836782455
power__leakage__total,9.766639550434775E-7
power__total,0.07138364762067795
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.35733719772373185
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3638984494513777
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09064144136262561
timing__setup__ws__corner:nom_fast_1p32V_m40C,12.699234911985402
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.090641
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,12.699235
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5035090265020236
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5184167686314025
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5779202835420867
timing__setup__ws__corner:nom_slow_1p08V_125C,3.0796415178569942
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.577920
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,3.079642
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.41386398257660345
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.42366175655717164
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27210223733260475
timing__setup__ws__corner:nom_typ_1p20V_25C,9.132307613054847
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.272102
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,9.132308
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.35733719772373185
clock__skew__worst_setup,0.3638984494513777
timing__hold__ws,0.09064144136262561
timing__setup__ws,3.0796415178569942
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.090641
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.079642
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,4020
design__instance__area__stdcell,51764.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.861179
design__instance__utilization__stdcell,0.861179
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,160
design__instance__area__class:inverter,899.942
design__instance__count__class:sequential_cell,261
design__instance__area__class:sequential_cell,12312.5
design__instance__count__class:multi_input_combinational_cell,3160
design__instance__area__class:multi_input_combinational_cell,32613.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,369
design__instance__area__class:timing_repair_buffer,5321.64
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,89504.1
design__violations,0
design__instance__count__class:clock_buffer,53
design__instance__area__class:clock_buffer,469.93
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,128.822
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,256
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
design__instance__area__class:antenna_cell,10.8864
route__net,4277
route__net__special,2
route__drc_errors__iter:0,1934
route__wirelength__iter:0,97696
route__drc_errors__iter:1,1132
route__wirelength__iter:1,96799
route__drc_errors__iter:2,1130
route__wirelength__iter:2,96552
route__drc_errors__iter:3,117
route__wirelength__iter:3,95954
route__drc_errors__iter:4,20
route__wirelength__iter:4,95934
route__drc_errors__iter:5,3
route__wirelength__iter:5,95940
route__drc_errors__iter:6,0
route__wirelength__iter:6,95943
route__drc_errors,0
route__wirelength,95943
route__vias,25597
route__vias__singlecut,25597
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,531.02
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,232
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,232
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,232
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,232
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19813
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19955
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00187415
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00245465
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00044131
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00245465
design_powergrid__voltage__worst,0.00245465
design_powergrid__voltage__worst__net:VPWR,1.19813
design_powergrid__drop__worst,0.00245465
design_powergrid__drop__worst__net:VPWR,0.00187415
design_powergrid__voltage__worst__net:VGND,0.00245465
design_powergrid__drop__worst__net:VGND,0.00245465
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0004530000000000000063941907324505109500023536384105682373046875
ir__drop__worst,0.00186999999999999991749655148254305458976887166500091552734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
