<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p24" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_24{left:110px;bottom:1129px;}
#t2_24{left:475px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t3_24{left:110px;bottom:1082px;letter-spacing:-0.22px;word-spacing:0.93px;}
#t4_24{left:110px;bottom:1062px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t5_24{left:110px;bottom:1041px;letter-spacing:-0.17px;word-spacing:2.39px;}
#t6_24{left:110px;bottom:1020px;letter-spacing:-0.17px;word-spacing:1.69px;}
#t7_24{left:110px;bottom:999px;letter-spacing:-0.17px;word-spacing:2.2px;}
#t8_24{left:110px;bottom:979px;letter-spacing:-0.16px;word-spacing:3.24px;}
#t9_24{left:449px;bottom:979px;letter-spacing:-0.15px;word-spacing:3.21px;}
#ta_24{left:110px;bottom:958px;letter-spacing:-0.15px;word-spacing:0.42px;}
#tb_24{left:110px;bottom:937px;letter-spacing:-0.15px;word-spacing:1.98px;}
#tc_24{left:110px;bottom:917px;letter-spacing:-0.16px;word-spacing:3.82px;}
#td_24{left:110px;bottom:896px;letter-spacing:-0.14px;word-spacing:3.25px;}
#te_24{left:300px;bottom:896px;letter-spacing:-0.18px;word-spacing:3.04px;}
#tf_24{left:110px;bottom:875px;letter-spacing:-0.15px;word-spacing:1.39px;}
#tg_24{left:110px;bottom:839px;letter-spacing:-0.18px;word-spacing:3.1px;}
#th_24{left:110px;bottom:819px;letter-spacing:-0.15px;word-spacing:1.12px;}
#ti_24{left:110px;bottom:798px;letter-spacing:-0.14px;word-spacing:1.42px;}
#tj_24{left:110px;bottom:777px;letter-spacing:-0.14px;word-spacing:1.62px;}
#tk_24{left:110px;bottom:757px;letter-spacing:-0.2px;word-spacing:1.21px;}
#tl_24{left:110px;bottom:736px;letter-spacing:-0.21px;word-spacing:1.17px;}
#tm_24{left:110px;bottom:715px;letter-spacing:-0.19px;word-spacing:2.86px;}
#tn_24{left:110px;bottom:694px;letter-spacing:-0.17px;word-spacing:1.43px;}
#to_24{left:110px;bottom:624px;letter-spacing:-0.04px;}
#tp_24{left:166px;bottom:624px;letter-spacing:-0.06px;}
#tq_24{left:110px;bottom:574px;letter-spacing:-0.16px;word-spacing:0.26px;}
#tr_24{left:563px;bottom:582px;letter-spacing:0.69px;}
#ts_24{left:611px;bottom:574px;letter-spacing:-0.16px;word-spacing:0.28px;}
#tt_24{left:110px;bottom:554px;}
#tu_24{left:128px;bottom:554px;letter-spacing:-0.45px;}
#tv_24{left:167px;bottom:554px;letter-spacing:-0.18px;word-spacing:0.84px;}
#tw_24{left:611px;bottom:554px;letter-spacing:-0.27px;}
#tx_24{left:677px;bottom:554px;letter-spacing:-0.17px;word-spacing:0.16px;}
#ty_24{left:110px;bottom:533px;letter-spacing:-0.25px;}
#tz_24{left:195px;bottom:533px;letter-spacing:-0.17px;word-spacing:0.31px;}
#t10_24{left:381px;bottom:533px;letter-spacing:-0.29px;}
#t11_24{left:454px;bottom:533px;letter-spacing:-0.16px;word-spacing:0.76px;}
#t12_24{left:110px;bottom:512px;letter-spacing:-0.16px;word-spacing:0.46px;}
#t13_24{left:379px;bottom:520px;letter-spacing:0.69px;}
#t14_24{left:423px;bottom:512px;}
#t15_24{left:438px;bottom:512px;letter-spacing:-0.21px;word-spacing:0.8px;}
#t16_24{left:110px;bottom:491px;letter-spacing:-0.2px;word-spacing:3.58px;}
#t17_24{left:110px;bottom:471px;letter-spacing:-0.08px;word-spacing:1.2px;}
#t18_24{left:178px;bottom:479px;letter-spacing:0.69px;}
#t19_24{left:221px;bottom:471px;}
#t1a_24{left:110px;bottom:435px;letter-spacing:-0.18px;word-spacing:2.81px;}
#t1b_24{left:110px;bottom:414px;letter-spacing:-0.19px;word-spacing:2.42px;}
#t1c_24{left:788px;bottom:414px;letter-spacing:-0.18px;}
#t1d_24{left:110px;bottom:393px;letter-spacing:-0.2px;}
#t1e_24{left:169px;bottom:393px;letter-spacing:-0.19px;word-spacing:3.89px;}
#t1f_24{left:395px;bottom:393px;letter-spacing:-0.26px;word-spacing:4.16px;}
#t1g_24{left:481px;bottom:393px;}
#t1h_24{left:500px;bottom:393px;letter-spacing:-0.22px;word-spacing:3.84px;}
#t1i_24{left:110px;bottom:373px;letter-spacing:-0.14px;word-spacing:1.54px;}
#t1j_24{left:110px;bottom:352px;letter-spacing:-0.16px;word-spacing:1.41px;}
#t1k_24{left:110px;bottom:331px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1l_24{left:110px;bottom:295px;letter-spacing:-0.19px;word-spacing:1.55px;}
#t1m_24{left:110px;bottom:275px;letter-spacing:-0.17px;word-spacing:2.95px;}
#t1n_24{left:110px;bottom:254px;letter-spacing:-0.17px;word-spacing:1.42px;}
#t1o_24{left:152px;bottom:209px;letter-spacing:-0.05px;word-spacing:2.64px;}
#t1p_24{left:152px;bottom:191px;letter-spacing:0.02px;word-spacing:1.94px;}
#t1q_24{left:152px;bottom:173px;letter-spacing:0.02px;word-spacing:2.12px;}
#t1r_24{left:152px;bottom:155px;letter-spacing:-0.02px;word-spacing:1.87px;}

.s1_24{font-size:17px;font-family:CMR10_270;color:#000;}
.s2_24{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s3_24{font-size:22px;font-family:CMBX12_26j;color:#000;}
.s4_24{font-size:12px;font-family:CMMI8_26x;color:#000;}
.s5_24{font-size:17px;font-family:CMTI10_27t;color:#000;}
.s6_24{font-size:17px;font-family:CMSY10_27j;color:#000;}
.s7_24{font-size:15px;font-family:CMTI10_27t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts24" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMMI8_26x;
	src: url("fonts/CMMI8_26x.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMSY10_27j;
	src: url("fonts/CMSY10_27j.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg24Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg24" style="-webkit-user-select: none;"><object width="935" height="1210" data="24/24.svg" type="image/svg+xml" id="pdf24" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_24" class="t s1_24">6 </span><span id="t2_24" class="t s2_24">Volume I: RISC-V Unprivileged ISA V20191213 </span>
<span id="t3_24" class="t s1_24" data-mappings='[[45,"fi"]]'>metic. The base integer ISA is named “I” (preﬁxed by RV32 or RV64 depending on integer register </span>
<span id="t4_24" class="t s1_24">width), and contains integer computational instructions, integer loads, integer stores, and control- </span>
<span id="t5_24" class="t s1_24" data-mappings='[[0,"fl"]]'>ﬂow instructions. The standard integer multiplication and division extension is named “M”, and </span>
<span id="t6_24" class="t s1_24">adds instructions to multiply and divide values held in the integer registers. The standard atomic </span>
<span id="t7_24" class="t s1_24">instruction extension, denoted by “A”, adds instructions that atomically read, modify, and write </span>
<span id="t8_24" class="t s1_24">memory for inter-processor synchronization. </span><span id="t9_24" class="t s1_24" data-mappings='[[30,"fl"]]'>The standard single-precision ﬂoating-point exten- </span>
<span id="ta_24" class="t s1_24" data-mappings='[[27,"fl"]]'>sion, denoted by “F”, adds ﬂoating-point registers, single-precision computational instructions, and </span>
<span id="tb_24" class="t s1_24" data-mappings='[[65,"fl"]]'>single-precision loads and stores. The standard double-precision ﬂoating-point extension, denoted </span>
<span id="tc_24" class="t s1_24" data-mappings='[[20,"fl"]]'>by “D”, expands the ﬂoating-point registers, and adds double-precision computational instruc- </span>
<span id="td_24" class="t s1_24">tions, loads, and stores. </span><span id="te_24" class="t s1_24">The standard “C” compressed instruction extension provides narrower </span>
<span id="tf_24" class="t s1_24">16-bit forms of common instructions. </span>
<span id="tg_24" class="t s1_24">Beyond the base integer ISA and the standard GC extensions, we believe it is rare that a new </span>
<span id="th_24" class="t s1_24" data-mappings='[[32,"fi"],[42,"fi"],[95,"fi"]]'>instruction will provide a signiﬁcant beneﬁt for all applications, although it may be very beneﬁcial </span>
<span id="ti_24" class="t s1_24" data-mappings='[[33,"ffi"]]'>for a certain domain. As energy eﬃciency concerns are forcing greater specialization, we believe it </span>
<span id="tj_24" class="t s1_24" data-mappings='[[61,"fi"]]'>is important to simplify the required portion of an ISA speciﬁcation. Whereas other architectures </span>
<span id="tk_24" class="t s1_24">usually treat their ISA as a single entity, which changes to a new version as instructions are added </span>
<span id="tl_24" class="t s1_24">over time, RISC-V will endeavor to keep the base and each standard extension constant over time, </span>
<span id="tm_24" class="t s1_24">and instead layer new instructions as further optional extensions. For example, the base integer </span>
<span id="tn_24" class="t s1_24">ISAs will continue as fully supported standalone ISAs, regardless of any subsequent extensions. </span>
<span id="to_24" class="t s3_24">1.4 </span><span id="tp_24" class="t s3_24">Memory </span>
<span id="tq_24" class="t s1_24">A RISC-V hart has a single byte-addressable address space of 2 </span>
<span id="tr_24" class="t s4_24">XLEN </span>
<span id="ts_24" class="t s1_24">bytes for all memory accesses. </span>
<span id="tt_24" class="t s1_24">A </span><span id="tu_24" class="t s5_24">word </span><span id="tv_24" class="t s1_24" data-mappings='[[15,"fi"]]'>of memory is deﬁned as 32 bits (4 bytes). Correspondingly, a </span><span id="tw_24" class="t s5_24">halfword </span><span id="tx_24" class="t s1_24">is 16 bits (2 bytes), a </span>
<span id="ty_24" class="t s5_24">doubleword </span><span id="tz_24" class="t s1_24">is 64 bits (8 bytes), and a </span><span id="t10_24" class="t s5_24">quadword </span><span id="t11_24" class="t s1_24">is 128 bits (16 bytes). The memory address space is </span>
<span id="t12_24" class="t s1_24">circular, so that the byte at address 2 </span>
<span id="t13_24" class="t s4_24">XLEN </span>
<span id="t14_24" class="t s6_24">− </span><span id="t15_24" class="t s1_24">1 is adjacent to the byte at address zero. Accordingly, </span>
<span id="t16_24" class="t s1_24" data-mappings='[[60,"fl"]]'>memory address computations done by the hardware ignore overﬂow and instead wrap around </span>
<span id="t17_24" class="t s1_24">modulo 2 </span>
<span id="t18_24" class="t s4_24">XLEN </span>
<span id="t19_24" class="t s1_24">. </span>
<span id="t1a_24" class="t s1_24">The execution environment determines the mapping of hardware resources into a hart’s address </span>
<span id="t1b_24" class="t s1_24" data-mappings='[[9,"ff"]]'>space. Diﬀerent address ranges of a hart’s address space may (1) be vacant, or (2) contain </span><span id="t1c_24" class="t s5_24">main </span>
<span id="t1d_24" class="t s5_24">memory</span><span id="t1e_24" class="t s1_24">, or (3) contain one or more </span><span id="t1f_24" class="t s5_24">I/O devices</span><span id="t1g_24" class="t s1_24">. </span><span id="t1h_24" class="t s1_24">Reads and writes of I/O devices may have </span>
<span id="t1i_24" class="t s1_24" data-mappings='[[14,"ff"]]'>visible side eﬀects, but accesses to main memory cannot. Although it is possible for the execution </span>
<span id="t1j_24" class="t s1_24">environment to call everything in a hart’s address space an I/O device, it is usually expected that </span>
<span id="t1k_24" class="t s1_24" data-mappings='[[26,"fi"]]'>some portion will be speciﬁed as main memory. </span>
<span id="t1l_24" class="t s1_24">When a RISC-V platform has multiple harts, the address spaces of any two harts may be entirely </span>
<span id="t1m_24" class="t s1_24" data-mappings='[[24,"ff"],[51,"ff"]]'>the same, or entirely diﬀerent, or may be partly diﬀerent but sharing some subset of resources, </span>
<span id="t1n_24" class="t s1_24" data-mappings='[[26,"ff"]]'>mapped into the same or diﬀerent address ranges. </span>
<span id="t1o_24" class="t s7_24">For a purely “bare metal” environment, all harts may see an identical address space, accessed </span>
<span id="t1p_24" class="t s7_24">entirely by physical addresses. However, when the execution environment includes an operating </span>
<span id="t1q_24" class="t s7_24">system employing address translation, it is common for each hart to be given a virtual address </span>
<span id="t1r_24" class="t s7_24">space that is largely or entirely its own. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
