-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     10.0a/269363 Production Release                     
-- Build Date:                  Wed Nov  9 17:38:00 PST 2016                        
                                                                                    
-- Generated by:                xph3sei702@cimeld95                                 
-- Generated date:              Wed Jan 24 16:08:27 CET 2018                        

Solution Settings: apply_conv.v2
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/testbench.cpp
    $PROJECT_HOME/image.cpp
    $PROJECT_HOME/kernel.cpp
      $PROJECT_HOME/kernel.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/convolution.cpp
      $PROJECT_HOME/convolution.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/kernel.h
  
  Processes/Blocks in Design
    Process          Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------- ----------------------- ------- ---------- ------------ -- --------
    /apply_conv/core                     263 2023495    2023502            0  0          
    Design Total:                        263 2023495    2023502            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                                   Area Score Area(DSP48E1s) Area(DSP48Es) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------------------- ---------- -------------- ------------- ---------- ---------------- ----- ---------- -----------
    [Lib: mgc_Xilinx-ARTIX-7-2_beh_psr]                                                                                                                               
    mgc_add(10,1,2,1,11)                                                 10.000          0.000         0.000     10.000            9.000 1.415         18           1 
    mgc_add(11,0,11,0,11)                                                11.000          0.000         0.000     11.000           10.000 1.440         27           9 
    mgc_add(12,0,10,0,12)                                                12.000          0.000         0.000     12.000           11.000 1.465          0           9 
    mgc_add(13,0,13,0,14)                                                13.000          0.000         0.000     13.000           12.000 1.490          0           9 
    mgc_add(14,0,13,0,14)                                                14.000          0.000         0.000     14.000           13.000 1.515          0           1 
    mgc_add(14,0,7,0,14)                                                 14.000          0.000         0.000     14.000           13.000 1.515         27           7 
    mgc_add(15,0,14,0,15)                                                15.000          0.000         0.000     15.000           14.000 1.540         18           0 
    mgc_add(2,0,2,0,2)                                                    2.000          0.000         0.000      2.000            1.000 1.215          2           2 
    mgc_add(2,0,2,1,3)                                                    2.000          0.000         0.000      2.000            1.000 1.215          1           0 
    mgc_add(3,0,1,0,3)                                                    3.000          0.000         0.000      3.000            2.000 1.240          0           1 
    mgc_add(3,0,2,1,3)                                                    3.000          0.000         0.000      3.000            2.000 1.240          1           1 
    mgc_add(3,0,3,0,3)                                                    3.000          0.000         0.000      3.000            2.000 1.240          3           1 
    mgc_add(4,0,1,0,4)                                                    4.000          0.000         0.000      4.000            3.000 1.265          1           1 
    mgc_add(4,0,2,0,4)                                                    4.000          0.000         0.000      4.000            3.000 1.265          0           1 
    mgc_add(4,0,4,0,4)                                                    4.000          0.000         0.000      4.000            3.000 1.265          1           1 
    mgc_add(5,0,3,0,5)                                                    5.000          0.000         0.000      5.000            4.000 1.290          2           0 
    mgc_add(5,0,5,0,5)                                                    5.000          0.000         0.000      5.000            4.000 1.290          1           0 
    mgc_add(6,0,2,1,6)                                                    6.000          0.000         0.000      6.000            5.000 1.315          1           1 
    mgc_add(7,0,1,1,8)                                                    7.000          0.000         0.000      7.000            6.000 1.340          1           1 
    mgc_add(7,0,4,1,8)                                                    7.000          0.000         0.000      7.000            6.000 1.340          3           3 
    mgc_add(7,0,5,0,8)                                                    7.000          0.000         0.000      7.000            6.000 1.340          0           1 
    mgc_add(7,0,6,0,7)                                                    7.000          0.000         0.000      7.000            6.000 1.340          1           0 
    mgc_add(7,0,6,1,9)                                                    7.000          0.000         0.000      7.000            6.000 1.340          0           1 
    mgc_add(8,0,1,1,9)                                                    8.000          0.000         0.000      8.000            7.000 1.365          2           2 
    mgc_add(8,0,2,1,8)                                                    8.000          0.000         0.000      8.000            7.000 1.365          2           2 
    mgc_add(8,0,7,0,8)                                                    8.000          0.000         0.000      8.000            7.000 1.365          2           2 
    mgc_add(9,0,8,0,10)                                                   9.000          0.000         0.000      9.000            8.000 1.390          1           0 
    mgc_add(9,0,8,0,9)                                                    9.000          0.000         0.000      9.000            8.000 1.390          1           1 
    mgc_add(9,0,8,1,11)                                                   9.000          0.000         0.000      9.000            8.000 1.390          1           0 
    mgc_and(1,2)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0          10 
    mgc_and(1,3)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           1 
    mgc_and(10,2)                                                        10.000          0.000         0.000     10.000            0.000 0.610          0           1 
    mgc_and(11,2)                                                        11.000          0.000         0.000     11.000            0.000 0.610         19           9 
    mgc_and(2,2)                                                          2.000          0.000         0.000      2.000            0.000 0.610          0           3 
    mgc_and(7,2)                                                          7.000          0.000         0.000      7.000            0.000 0.610          0           3 
    mgc_and(8,2)                                                          8.000          0.000         0.000      8.000            0.000 0.610          0           3 
    mgc_mul(2,0,13,0,14)                                                 18.000          2.781         0.000     18.000            0.000 3.405          1           2 
    mgc_mul(4,1,10,1,11)                                                 18.000          1.721         0.000     18.000            0.000 3.296          1           1 
    mgc_mul(7,0,7,0,14)                                                 692.000          1.238         1.000      0.000            0.000 2.838          1           2 
    mgc_mux(1,1,2)                                                        1.000          0.000         0.000      1.000            0.000 0.140          0           2 
    mgc_mux(1,4,16)                                                       4.000          0.000         0.000      4.000            0.000 0.960          6           5 
    mgc_mux(1,5,32)                                                       8.000          0.000         0.000      8.000            0.000 1.828         12           4 
    mgc_mux(11,1,2)                                                      11.000          0.000         0.000     11.000            0.000 0.140          1           8 
    mgc_mux(2,1,2)                                                        2.000          0.000         0.000      2.000            0.000 0.140          0           2 
    mgc_mux(4,4,16)                                                      16.000          0.000         0.000     16.000            0.000 0.960          3           5 
    mgc_mux(4,5,32)                                                      32.000          0.000         0.000     32.000            0.000 1.882          6           4 
    mgc_mux(7,1,2)                                                        7.000          0.000         0.000      7.000            0.000 0.140          0           2 
    mgc_mux(8,1,2)                                                        8.000          0.000         0.000      8.000            0.000 0.140          0           3 
    mgc_mux1hot(1,12)                                                     4.939          0.000         0.000      4.939            0.000 1.620          0           2 
    mgc_mux1hot(1,21)                                                     8.451          0.000         0.000      8.451            0.000 3.030          0           1 
    mgc_mux1hot(1,3)                                                      1.426          0.000         0.000      1.426            0.000 0.610          0           2 
    mgc_mux1hot(1,5)                                                      2.207          0.000         0.000      2.207            0.000 1.620          0           1 
    mgc_mux1hot(11,3)                                                    15.688          0.000         0.000     15.688            0.000 0.610          0           2 
    mgc_mux1hot(11,6)                                                    28.568          0.000         0.000     28.568            0.000 1.620          0           1 
    mgc_mux1hot(11,8)                                                    37.154          0.000         0.000     37.154            0.000 1.620          0           1 
    mgc_mux1hot(12,30)                                                  143.567          0.000         0.000    143.567            0.000 3.030          0           1 
    mgc_mux1hot(3,3)                                                      4.279          0.000         0.000      4.279            0.000 0.610          0           1 
    mgc_mux1hot(4,9)                                                     15.072          0.000         0.000     15.072            0.000 1.620          0           1 
    mgc_mux1hot(6,3)                                                      8.557          0.000         0.000      8.557            0.000 0.610          0           1 
    mgc_nand(1,2)                                                         1.000          0.000         0.000      1.000            0.000 0.610          0           1 
    mgc_nor(1,2)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           4 
    mgc_nor(1,3)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           4 
    mgc_nor(1,9)                                                          2.000          0.000         0.000      2.000            0.000 1.620          0           2 
    mgc_not(1)                                                            0.000          0.000         0.000      0.000            0.000 0.000          0          18 
    mgc_not(10)                                                           0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_not(2)                                                            0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_not(3)                                                            0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,10)                                                          2.000          0.000         0.000      2.000            0.000 1.620          0           1 
    mgc_or(1,11)                                                          2.000          0.000         0.000      2.000            0.000 1.620          0           1 
    mgc_or(1,18)                                                          4.000          0.000         0.000      4.000            0.000 1.620          0           1 
    mgc_or(1,2)                                                           1.000          0.000         0.000      1.000            0.000 0.610          0          24 
    mgc_or(1,3)                                                           1.000          0.000         0.000      1.000            0.000 0.610          0          10 
    mgc_or(1,4)                                                           1.000          0.000         0.000      1.000            0.000 0.610          0           3 
    mgc_or(1,9)                                                           2.000          0.000         0.000      2.000            0.000 1.620          0           1 
    mgc_or(11,2)                                                         11.000          0.000         0.000     11.000            0.000 0.610          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           6 
    mgc_reg_pos(1,0,0,1,1,1,1)                                            0.000          0.000         0.000      0.000            0.000 0.530          0          13 
    mgc_reg_pos(11,0,0,1,1,0,0)                                           0.000          0.000         0.000      0.000            0.000 0.530          0          10 
    mgc_reg_pos(11,0,0,1,1,1,1)                                           0.000          0.000         0.000      0.000            0.000 0.530          0          13 
    mgc_reg_pos(12,0,0,1,1,1,1)                                           0.000          0.000         0.000      0.000            0.000 0.530          0           9 
    mgc_reg_pos(14,0,0,1,1,0,0)                                           0.000          0.000         0.000      0.000            0.000 0.530          0           2 
    mgc_reg_pos(14,0,0,1,1,1,1)                                           0.000          0.000         0.000      0.000            0.000 0.530          0          18 
    mgc_reg_pos(2,0,0,1,1,1,1)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           4 
    mgc_reg_pos(3,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           1 
    mgc_reg_pos(4,0,0,1,1,1,1)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           9 
    mgc_reg_pos(5,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           1 
    mgc_reg_pos(6,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           1 
    mgc_reg_pos(7,0,0,1,1,1,1)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           4 
    mgc_reg_pos(8,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           2 
    mgc_reg_pos(8,0,0,1,1,1,1)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           5 
    mgc_xor(1,2)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           1 
    [Lib: mgc_ioport]                                                                                                                                                 
    mgc_io_sync(0)                                                        0.000          0.000         0.000      0.000            0.000 0.000          2           2 
    [Lib: ram_Xilinx-ARTIX-7-2_RAMSB]                                                                                                                                 
    singleport(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1)                0.000          0.000         0.000      0.000            0.000 2.130          0           1 
    singleport_rport(1,57600,10,16,0,1,0,0,0,1,1,1,0,57600,10,1)          0.000          0.000         0.000      0.000            0.000 2.130          1           0 
    singleport_rwport_en(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1)      0.000          0.000         0.000      0.000            0.000 2.130          1           0 
    singleport_wport(2,57600,11,16,0,1,0,0,0,1,1,1,0,57600,11,1)          0.000          0.000         0.000      0.000            0.000 0.100          1           0 
                                                                                                                                                                      
    TOTAL AREA (After Assignment):                                     2940.961         10.000         2.000   1557.000          518.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   2590.0          4579.2          2944.0        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           2590.0 (100%)   4576.2 (100%)   2941.0 (100%) 
      MUX:               371.0  (14%)    622.2  (14%)    684.0  (23%) 
      FUNC:             2010.0  (78%)   3743.0  (82%)   2014.0  (68%) 
      LOGIC:             209.0   (8%)    211.0   (5%)    243.0   (8%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             3.0   (0%)      3.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             3.0 (100%)      3.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                                              Size(bits) Gated Register CG Opt Done Variables                                                             
    --------------------------------------------------------------------- ---------- -------------- ----------- ---------------------------------------------------------------------
    CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm                                   14         Y           Y      CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm                           
    CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm                                   14         Y           Y      CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm                           
    CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm                                   14         Y           Y      CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm                           
    CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm                                   14         Y           Y      CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm                           
    CONV_K_W:acc#26.sdt                                                           14         Y           Y      CONV_K_W:acc#26.sdt                                                   
    CONV_K_W:acc#27.sdt                                                           14         Y           Y      CONV_K_W:acc#27.sdt                                                   
    CONV_K_W:acc#28.sdt                                                           14         Y           Y      CONV_K_W:acc#28.sdt                                                   
    CONV_K_W:acc#29.sdt                                                           14         Y           Y      CONV_K_W:acc#29.sdt                                                   
    CONV_K_W:acc#30.sdt                                                           14         Y           Y      CONV_K_W:acc#30.sdt                                                   
    CONV_K_W:acc#71.psp                                                           14         Y           Y      CONV_K_W:acc#71.psp                                                   
    CONV_K_W:acc#72.psp                                                           14         Y           Y      CONV_K_W:acc#72.psp                                                   
    CONV_K_W:acc#73.psp                                                           14         Y           Y      CONV_K_W:acc#73.psp                                                   
    CONV_K_W:acc#77.psp                                                           14         Y           Y      CONV_K_W:acc#77.psp                                                   
    CONV_K_W:acc#78.psp                                                           14         Y           Y      CONV_K_W:acc#78.psp                                                   
    CONV_K_W:acc#79.psp                                                           14         Y           Y      CONV_K_W:acc#79.psp                                                   
    CONV_K_W:acc#83.psp                                                           14         Y           Y      CONV_K_W:acc#83.psp                                                   
    CONV_K_W:acc#84.psp                                                           14         Y           Y      CONV_K_W:acc#84.psp                                                   
    CONV_K_W:acc#85.psp                                                           14         Y           Y      CONV_K_W:acc#85.psp                                                   
    PAD:for:for:else:else:acc.itm(14:1)#1                                         14                            PAD:for:for:else:else:acc.itm(14:1)#1                                 
    PAD:for:for:if:acc.ncse#2                                                     14                            PAD:for:for:if:acc.ncse#2                                             
    CONV_K_W:acc#74.psp(11:0)                                                     12         Y           Y      CONV_K_W:acc#74.psp(11:0)                                             
    CONV_K_W:acc#75.psp(11:0)                                                     12         Y           Y      CONV_K_W:acc#75.psp(11:0)                                             
    CONV_K_W:acc#76.psp(11:0)                                                     12         Y           Y      CONV_K_W:acc#76.psp(11:0)                                             
    CONV_K_W:acc#80.psp(11:0)                                                     12         Y           Y      CONV_K_W:acc#80.psp(11:0)                                             
    CONV_K_W:acc#81.psp(11:0)                                                     12         Y           Y      CONV_K_W:acc#81.psp(11:0)                                             
    CONV_K_W:acc#82.psp(11:0)                                                     12         Y           Y      CONV_K_W:acc#82.psp(11:0)                                             
    CONV_K_W:acc#86.psp(11:0)                                                     12         Y           Y      CONV_K_W:acc#86.psp(11:0)                                             
    CONV_K_W:acc#87.psp(11:0)                                                     12         Y           Y      CONV_K_W:acc#87.psp(11:0)                                             
    CONV_K_W:acc#88.psp(11:0)                                                     12         Y           Y      CONV_K_W:acc#88.psp(11:0)                                             
    CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm                             11         Y           Y      CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm                     
    CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1                           11                            CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1                   
    CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1                           11                            CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1                   
    CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1                           11                            CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1                   
    CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1                           11                            CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1                   
    CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1                           11                            CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1                   
    CONV_K_W:acc#45.itm                                                           11         Y           Y      CONV_K_W:acc#45.itm                                                   
    CONV_K_W:acc#47.itm                                                           11         Y           Y      CONV_K_W:acc#47.itm                                                   
    CONV_K_W:acc#49.itm                                                           11         Y           Y      CONV_K_W:acc#49.itm                                                   
    CONV_K_W:acc#51.itm                                                           11         Y           Y      CONV_K_W:acc#51.itm                                                   
    CONV_K_W:acc#53.itm                                                           11         Y           Y      CONV_K_W:acc#53.itm                                                   
    CONV_K_W:acc#55.itm                                                           11         Y           Y      CONV_K_W:acc#55.itm                                                   
    CONV_K_W:acc#56.itm#1                                                         11                            CONV_K_W:acc#56.itm#1                                                 
    CONV_K_W:acc#57.itm                                                           11         Y           Y      CONV_K_W:acc#57.itm                                                   
    CONV_K_W:acc#58.itm#1                                                         11                            CONV_K_W:acc#58.itm#1                                                 
    CONV_K_W:acc#59.itm                                                           11         Y           Y      CONV_K_W:acc#59.itm                                                   
    CONV_K_W:acc#61.itm                                                           11         Y           Y      CONV_K_W:acc#61.itm                                                   
    CONV_K_W:acc#62.itm#1                                                         11                            CONV_K_W:acc#62.itm#1                                                 
    CONV_K_W:acc#63.itm                                                           11         Y           Y      CONV_K_W:acc#63.itm                                                   
    CONV_K_W:acc#65.itm                                                           11         Y           Y      CONV_K_W:acc#65.itm                                                   
    CONV_K_W:acc#67.itm                                                           11         Y           Y      CONV_K_W:acc#67.itm                                                   
    reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse                              11                            reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse                      
    reg(CONV_K_W:acc#44).cse                                                      11                            reg(CONV_K_W:acc#44).cse                                              
    CONV_H_SLIDE:acc#15.psp#1                                                      8         Y           Y      CONV_H_SLIDE:acc#15.psp#1                                             
    CONV_H_SLIDE:acc#5.itm#1                                                       8         Y           Y      CONV_H_SLIDE:acc#5.itm#1                                              
    CONV_H_SLIDE:k(7:0).sva#1                                                      8         Y           Y      CONV_H_SLIDE:k(7:0).sva#1                                             
    CONV_K_W:acc#2.psp#5.sva                                                       8                            CONV_K_W:acc#2.psp#5.sva                                              
    PAD:for:for:c(7:0).sva#3                                                       8                            PAD:for:for:c(7:0).sva#3                                              
    PAD:for:for:c(7:0).sva#4                                                       8         Y           Y      PAD:for:for:c(7:0).sva#4                                              
    o_c(7:0).lpi#4                                                                 8         Y           Y      o_c(7:0).lpi#4                                                        
    CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva                                           7         Y           Y      CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva                                  
    CONV_V_SLIDE:j(6:0).sva#2                                                      7         Y           Y      CONV_V_SLIDE:j(6:0).sva#2                                             
    PAD:for:r(6:0).sva#4                                                           7         Y           Y      PAD:for:r(6:0).sva#4                                                  
    o_r(6:0).lpi#4                                                                 7         Y           Y      o_r(6:0).lpi#4                                                        
    CONV_K_D-1:CONV_K_W:acc.itm#1                                                  6                            CONV_K_D-1:CONV_K_W:acc.itm#1                                         
    PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3          5                            PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3 
    CONV_K_W:mux#11.itm                                                            4         Y           Y      CONV_K_W:mux#11.itm                                                   
    CONV_K_W:mux#14.itm                                                            4         Y           Y      CONV_K_W:mux#14.itm                                                   
    CONV_K_W:mux#17.itm                                                            4         Y           Y      CONV_K_W:mux#17.itm                                                   
    CONV_K_W:mux#2.itm                                                             4         Y           Y      CONV_K_W:mux#2.itm                                                    
    CONV_K_W:mux#20.itm                                                            4         Y           Y      CONV_K_W:mux#20.itm                                                   
    CONV_K_W:mux#23.itm                                                            4         Y           Y      CONV_K_W:mux#23.itm                                                   
    CONV_K_W:mux#26.itm                                                            4         Y           Y      CONV_K_W:mux#26.itm                                                   
    CONV_K_W:mux#5.itm                                                             4         Y           Y      CONV_K_W:mux#5.itm                                                    
    CONV_K_W:mux#8.itm                                                             4         Y           Y      CONV_K_W:mux#8.itm                                                    
    PAD:for:for:else:else:acc#5.psp.sva#2(7:5)                                     3                            PAD:for:for:else:else:acc#5.psp.sva#2(7:5)                            
    CONV_NB_K:i(1:0).sva#3                                                         2         Y           Y      CONV_NB_K:i(1:0).sva#3                                                
    PAD:d(1:0).sva#3                                                               2         Y           Y      PAD:d(1:0).sva#3                                                      
    o_d(1:0).sva#1                                                                 2         Y           Y      o_d(1:0).sva#1                                                        
    reg(CONV_H_SLIDE:acc#12.psp).tmp#5                                             2         Y           Y      reg(CONV_H_SLIDE:acc#12.psp).tmp#5                                    
    CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3).itm                                      1         Y           Y      CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3).itm                             
    CONV_K_W:mux#1.itm                                                             1         Y           Y      CONV_K_W:mux#1.itm                                                    
    CONV_K_W:mux#10.itm                                                            1         Y           Y      CONV_K_W:mux#10.itm                                                   
    CONV_K_W:mux#13.itm                                                            1         Y           Y      CONV_K_W:mux#13.itm                                                   
    CONV_K_W:mux#16.itm                                                            1         Y           Y      CONV_K_W:mux#16.itm                                                   
    CONV_K_W:mux#19.itm                                                            1         Y           Y      CONV_K_W:mux#19.itm                                                   
    CONV_K_W:mux#22.itm                                                            1         Y           Y      CONV_K_W:mux#22.itm                                                   
    CONV_K_W:mux#4.itm                                                             1         Y           Y      CONV_K_W:mux#4.itm                                                    
    CONV_K_W:mux#7.itm                                                             1         Y           Y      CONV_K_W:mux#7.itm                                                    
    CONV_K_W:mux.itm                                                               1         Y           Y      CONV_K_W:mux.itm                                                      
    PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1.itm#1                               1                            PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1.itm#1                      
    PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm                                 1                            PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm                        
    PAD:for:for:else:else:acc.itm(0)#2                                             1                            PAD:for:for:else:else:acc.itm(0)#2                                    
    PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1                               1                            PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1                      
    PAD:for:for:if:PAD:for:for:if:or.itm                                           1         Y           Y      PAD:for:for:if:PAD:for:for:if:or.itm                                  
    PAD:for:for:slc(PAD:for:for:acc)(7).itm                                        1         Y           Y      PAD:for:for:slc(PAD:for:for:acc)(7).itm                               
    reg(CONV_H_SLIDE:acc#14.sdt).tmp#7                                             1         Y           Y      reg(CONV_H_SLIDE:acc#14.sdt).tmp#7                                    
    reg(PAD:for:for:if:acc#3.ncse).cse                                             1                            reg(PAD:for:for:if:acc#3.ncse).cse                                    
    reg(conv_out:rsc.triosy:obj.ld).cse                                            1                            reg(conv_out:rsc.triosy:obj.ld).cse                                   
                                                                                                                                                                                      
    Total:                                                                       802            628         628 (Total Gating Ratio: 0.78, CG Opt Gating Ratio: 0.78)                 
    
  Timing Report
    Critical Path
      Max Delay:  10.43
      Slack:      -0.4299999999999997
      
      Path                                                                    Startpoint                           Endpoint                                Delay   Slack   
      ----------------------------------------------------------------------- ------------------------------------ --------------------------------------- ------- -------
      1                                                                       apply_conv:core/reg(CONV_K_W:acc#62) apply_conv:core/conv_out:rsci.data_in_d 10.4300 -0.4300 
                                                                                                                                                                           
        Instance                                                              Component                                                                    Delta   Delay   
        --------                                                              ---------                                                                    -----   -----   
        apply_conv:core/reg(CONV_K_W:acc#62)                                  mgc_reg_pos_11_0_0_1_1_0_0                                                   0.5300  0.5300  
        apply_conv:core/CONV_K_W:acc#62.itm#1                                                                                                              0.0000  0.5300  
        apply_conv:core/CONV_K_W:acc#66                                       mgc_addc_11_0_11_0_11                                                        1.4400  1.9700  
        apply_conv:core/CONV_K_W:acc#68                                       mgc_addc_11_0_11_0_11                                                        1.4400  3.4100  
        apply_conv:core/CONV_K_W:mux1h#2                                      mgc_mux1hot_11_6                                                             1.6200  5.0300  
        apply_conv:core/CONV_K_W:or                                           mgc_or_11_2                                                                  0.6100  5.6400  
        apply_conv:core/mux                                                   mgc_mux_11_1_2                                                               0.1400  5.7800  
        apply_conv:core/and                                                   mgc_and_11_2                                                                 0.6100  6.3900  
        apply_conv:core/and.tmpw                                                                                                                           0.0000  6.3900  
        apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg            mgc_addc_11_0_11_0_11                                                        1.4400  7.8300  
        apply_conv:core/z.out#6                                                                                                                            0.0000  7.8300  
        apply_conv:core/temp:slc(temp#4.sva)(9-8)                                                                                                          0.0000  7.8300  
        apply_conv:core/CONV_H_SLIDE:else:not                                 mgc_not_2                                                                    0.0000  7.8300  
        apply_conv:core/CONV_H_SLIDE:else:if:conc#1                                                                                                        0.0000  7.8300  
        apply_conv:core/CONV_H_SLIDE:else:if:acc                              mgc_addc_3_0_2_1_3                                                           1.2400  9.0700  
        apply_conv:core/CONV_H_SLIDE:else:if:slc(CONV_H_SLIDE:else:if:acc)(2)                                                                              0.0000  9.0700  
        apply_conv:core/CONV_H_SLIDE:and                                      mgc_and_1_2                                                                  0.6100  9.6800  
        apply_conv:core/CONV_H_SLIDE:mux                                      mgc_mux_11_1_2                                                               0.1400  9.8200  
        apply_conv:core/CONV_H_SLIDE:CONV_H_SLIDE:and                         mgc_and_11_2                                                                 0.6100  10.4300 
        apply_conv:core/conv_out:rsci.data_in_d                                                                                                            0.0000  10.4300 
                                                                                                                                                                           
      2                                                                       apply_conv:core/reg(CONV_K_W:acc#61) apply_conv:core/conv_out:rsci.data_in_d 10.4300 -0.4300 
                                                                                                                                                                           
        Instance                                                              Component                                                                    Delta   Delay   
        --------                                                              ---------                                                                    -----   -----   
        apply_conv:core/reg(CONV_K_W:acc#61)                                  mgc_reg_pos_11_0_0_1_1_1_1                                                   0.5300  0.5300  
        apply_conv:core/CONV_K_W:acc#61.itm                                                                                                                0.0000  0.5300  
        apply_conv:core/CONV_K_W:acc#66                                       mgc_addc_11_0_11_0_11                                                        1.4400  1.9700  
        apply_conv:core/CONV_K_W:acc#68                                       mgc_addc_11_0_11_0_11                                                        1.4400  3.4100  
        apply_conv:core/CONV_K_W:mux1h#2                                      mgc_mux1hot_11_6                                                             1.6200  5.0300  
        apply_conv:core/CONV_K_W:or                                           mgc_or_11_2                                                                  0.6100  5.6400  
        apply_conv:core/mux                                                   mgc_mux_11_1_2                                                               0.1400  5.7800  
        apply_conv:core/and                                                   mgc_and_11_2                                                                 0.6100  6.3900  
        apply_conv:core/and.tmpw                                                                                                                           0.0000  6.3900  
        apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg            mgc_addc_11_0_11_0_11                                                        1.4400  7.8300  
        apply_conv:core/z.out#6                                                                                                                            0.0000  7.8300  
        apply_conv:core/temp:slc(temp#4.sva)(9-8)                                                                                                          0.0000  7.8300  
        apply_conv:core/CONV_H_SLIDE:else:not                                 mgc_not_2                                                                    0.0000  7.8300  
        apply_conv:core/CONV_H_SLIDE:else:if:conc#1                                                                                                        0.0000  7.8300  
        apply_conv:core/CONV_H_SLIDE:else:if:acc                              mgc_addc_3_0_2_1_3                                                           1.2400  9.0700  
        apply_conv:core/CONV_H_SLIDE:else:if:slc(CONV_H_SLIDE:else:if:acc)(2)                                                                              0.0000  9.0700  
        apply_conv:core/CONV_H_SLIDE:and                                      mgc_and_1_2                                                                  0.6100  9.6800  
        apply_conv:core/CONV_H_SLIDE:mux                                      mgc_mux_11_1_2                                                               0.1400  9.8200  
        apply_conv:core/CONV_H_SLIDE:CONV_H_SLIDE:and                         mgc_and_11_2                                                                 0.6100  10.4300 
        apply_conv:core/conv_out:rsci.data_in_d                                                                                                            0.0000  10.4300 
                                                                                                                                                                           
      3                                                                       apply_conv:core/reg(CONV_K_W:acc#62) apply_conv:core/reg(CONV_K_W:acc#67)    9.4100  0.5900  
                                                                                                                                                                           
        Instance                                                              Component                                                                    Delta   Delay   
        --------                                                              ---------                                                                    -----   -----   
        apply_conv:core/reg(CONV_K_W:acc#62)                                  mgc_reg_pos_11_0_0_1_1_0_0                                                   0.5300  0.5300  
        apply_conv:core/CONV_K_W:acc#62.itm#1                                                                                                              0.0000  0.5300  
        apply_conv:core/CONV_K_W:acc#66                                       mgc_addc_11_0_11_0_11                                                        1.4400  1.9700  
        apply_conv:core/CONV_K_W:acc#68                                       mgc_addc_11_0_11_0_11                                                        1.4400  3.4100  
        apply_conv:core/CONV_K_W:mux1h#2                                      mgc_mux1hot_11_6                                                             1.6200  5.0300  
        apply_conv:core/CONV_K_W:or                                           mgc_or_11_2                                                                  0.6100  5.6400  
        apply_conv:core/mux                                                   mgc_mux_11_1_2                                                               0.1400  5.7800  
        apply_conv:core/and                                                   mgc_and_11_2                                                                 0.6100  6.3900  
        apply_conv:core/and.tmpw                                                                                                                           0.0000  6.3900  
        apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg            mgc_addc_11_0_11_0_11                                                        1.4400  7.8300  
        apply_conv:core/z.out#6                                                                                                                            0.0000  7.8300  
        apply_conv:core/CONV_K_W:mux#83                                       mgc_mux_11_1_2                                                               0.1400  7.9700  
        apply_conv:core/CONV_K_W:mux#83.tmpw                                                                                                               0.0000  7.9700  
        apply_conv:core/CONV_K_W:acc#47:rg                                    mgc_addc_11_0_11_0_11                                                        1.4400  9.4100  
        apply_conv:core/z.out#11                                                                                                                           0.0000  9.4100  
        apply_conv:core/reg(CONV_K_W:acc#67)                                  mgc_reg_pos_11_0_0_1_1_1_1                                                   0.0000  9.4100  
                                                                                                                                                                           
      4                                                                       apply_conv:core/reg(CONV_K_W:acc#62) apply_conv:core/reg(CONV_K_W:acc#56)    9.4100  0.5900  
                                                                                                                                                                           
        Instance                                                              Component                                                                    Delta   Delay   
        --------                                                              ---------                                                                    -----   -----   
        apply_conv:core/reg(CONV_K_W:acc#62)                                  mgc_reg_pos_11_0_0_1_1_0_0                                                   0.5300  0.5300  
        apply_conv:core/CONV_K_W:acc#62.itm#1                                                                                                              0.0000  0.5300  
        apply_conv:core/CONV_K_W:acc#66                                       mgc_addc_11_0_11_0_11                                                        1.4400  1.9700  
        apply_conv:core/CONV_K_W:acc#68                                       mgc_addc_11_0_11_0_11                                                        1.4400  3.4100  
        apply_conv:core/CONV_K_W:mux1h#2                                      mgc_mux1hot_11_6                                                             1.6200  5.0300  
        apply_conv:core/CONV_K_W:or                                           mgc_or_11_2                                                                  0.6100  5.6400  
        apply_conv:core/mux                                                   mgc_mux_11_1_2                                                               0.1400  5.7800  
        apply_conv:core/and                                                   mgc_and_11_2                                                                 0.6100  6.3900  
        apply_conv:core/and.tmpw                                                                                                                           0.0000  6.3900  
        apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg            mgc_addc_11_0_11_0_11                                                        1.4400  7.8300  
        apply_conv:core/z.out#6                                                                                                                            0.0000  7.8300  
        apply_conv:core/CONV_K_W:CONV_K_W:mux                                 mgc_mux_11_1_2                                                               0.1400  7.9700  
        apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw                                                                                                         0.0000  7.9700  
        apply_conv:core/CONV_K_W:acc#53:rg                                    mgc_addc_11_0_11_0_11                                                        1.4400  9.4100  
        apply_conv:core/z.out#7                                                                                                                            0.0000  9.4100  
        apply_conv:core/reg(CONV_K_W:acc#56)                                  mgc_reg_pos_11_0_0_1_1_0_0                                                   0.0000  9.4100  
                                                                                                                                                                           
      5                                                                       apply_conv:core/reg(CONV_K_W:acc#61) apply_conv:core/reg(CONV_K_W:acc#56)    9.4100  0.5900  
                                                                                                                                                                           
        Instance                                                              Component                                                                    Delta   Delay   
        --------                                                              ---------                                                                    -----   -----   
        apply_conv:core/reg(CONV_K_W:acc#61)                                  mgc_reg_pos_11_0_0_1_1_1_1                                                   0.5300  0.5300  
        apply_conv:core/CONV_K_W:acc#61.itm                                                                                                                0.0000  0.5300  
        apply_conv:core/CONV_K_W:acc#66                                       mgc_addc_11_0_11_0_11                                                        1.4400  1.9700  
        apply_conv:core/CONV_K_W:acc#68                                       mgc_addc_11_0_11_0_11                                                        1.4400  3.4100  
        apply_conv:core/CONV_K_W:mux1h#2                                      mgc_mux1hot_11_6                                                             1.6200  5.0300  
        apply_conv:core/CONV_K_W:or                                           mgc_or_11_2                                                                  0.6100  5.6400  
        apply_conv:core/mux                                                   mgc_mux_11_1_2                                                               0.1400  5.7800  
        apply_conv:core/and                                                   mgc_and_11_2                                                                 0.6100  6.3900  
        apply_conv:core/and.tmpw                                                                                                                           0.0000  6.3900  
        apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg            mgc_addc_11_0_11_0_11                                                        1.4400  7.8300  
        apply_conv:core/z.out#6                                                                                                                            0.0000  7.8300  
        apply_conv:core/CONV_K_W:CONV_K_W:mux                                 mgc_mux_11_1_2                                                               0.1400  7.9700  
        apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw                                                                                                         0.0000  7.9700  
        apply_conv:core/CONV_K_W:acc#53:rg                                    mgc_addc_11_0_11_0_11                                                        1.4400  9.4100  
        apply_conv:core/z.out#7                                                                                                                            0.0000  9.4100  
        apply_conv:core/reg(CONV_K_W:acc#56)                                  mgc_reg_pos_11_0_0_1_1_0_0                                                   0.0000  9.4100  
                                                                                                                                                                           
      6                                                                       apply_conv:core/reg(CONV_K_W:acc#62) apply_conv:core/reg(CONV_K_W:acc#58)    9.2700  0.7300  
                                                                                                                                                                           
        Instance                                                              Component                                                                    Delta   Delay   
        --------                                                              ---------                                                                    -----   -----   
        apply_conv:core/reg(CONV_K_W:acc#62)                                  mgc_reg_pos_11_0_0_1_1_0_0                                                   0.5300  0.5300  
        apply_conv:core/CONV_K_W:acc#62.itm#1                                                                                                              0.0000  0.5300  
        apply_conv:core/CONV_K_W:acc#66                                       mgc_addc_11_0_11_0_11                                                        1.4400  1.9700  
        apply_conv:core/CONV_K_W:acc#68                                       mgc_addc_11_0_11_0_11                                                        1.4400  3.4100  
        apply_conv:core/CONV_K_W:mux1h#2                                      mgc_mux1hot_11_6                                                             1.6200  5.0300  
        apply_conv:core/CONV_K_W:or                                           mgc_or_11_2                                                                  0.6100  5.6400  
        apply_conv:core/mux                                                   mgc_mux_11_1_2                                                               0.1400  5.7800  
        apply_conv:core/and                                                   mgc_and_11_2                                                                 0.6100  6.3900  
        apply_conv:core/and.tmpw                                                                                                                           0.0000  6.3900  
        apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg            mgc_addc_11_0_11_0_11                                                        1.4400  7.8300  
        apply_conv:core/z.out#6                                                                                                                            0.0000  7.8300  
        apply_conv:core/CONV_K_W:acc#58:rg                                    mgc_addc_11_0_11_0_11                                                        1.4400  9.2700  
        apply_conv:core/z.out#10                                                                                                                           0.0000  9.2700  
        apply_conv:core/reg(CONV_K_W:acc#58)                                  mgc_reg_pos_11_0_0_1_1_0_0                                                   0.0000  9.2700  
                                                                                                                                                                           
      7                                                                       apply_conv:core/reg(CONV_K_W:acc#62) apply_conv:core/reg(CONV_K_W:acc#59)    9.2700  0.7300  
                                                                                                                                                                           
        Instance                                                              Component                                                                    Delta   Delay   
        --------                                                              ---------                                                                    -----   -----   
        apply_conv:core/reg(CONV_K_W:acc#62)                                  mgc_reg_pos_11_0_0_1_1_0_0                                                   0.5300  0.5300  
        apply_conv:core/CONV_K_W:acc#62.itm#1                                                                                                              0.0000  0.5300  
        apply_conv:core/CONV_K_W:acc#66                                       mgc_addc_11_0_11_0_11                                                        1.4400  1.9700  
        apply_conv:core/CONV_K_W:acc#68                                       mgc_addc_11_0_11_0_11                                                        1.4400  3.4100  
        apply_conv:core/CONV_K_W:mux1h#2                                      mgc_mux1hot_11_6                                                             1.6200  5.0300  
        apply_conv:core/CONV_K_W:or                                           mgc_or_11_2                                                                  0.6100  5.6400  
        apply_conv:core/mux                                                   mgc_mux_11_1_2                                                               0.1400  5.7800  
        apply_conv:core/and                                                   mgc_and_11_2                                                                 0.6100  6.3900  
        apply_conv:core/and.tmpw                                                                                                                           0.0000  6.3900  
        apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg            mgc_addc_11_0_11_0_11                                                        1.4400  7.8300  
        apply_conv:core/z.out#6                                                                                                                            0.0000  7.8300  
        apply_conv:core/CONV_K_W:acc#59:rg                                    mgc_addc_11_0_11_0_11                                                        1.4400  9.2700  
        apply_conv:core/z.out#9                                                                                                                            0.0000  9.2700  
        apply_conv:core/reg(CONV_K_W:acc#59)                                  mgc_reg_pos_11_0_0_1_1_1_1                                                   0.0000  9.2700  
                                                                                                                                                                           
      8                                                                       apply_conv:core/reg(CONV_K_W:acc#61) apply_conv:core/reg(CONV_K_W:acc#59)    9.2700  0.7300  
                                                                                                                                                                           
        Instance                                                              Component                                                                    Delta   Delay   
        --------                                                              ---------                                                                    -----   -----   
        apply_conv:core/reg(CONV_K_W:acc#61)                                  mgc_reg_pos_11_0_0_1_1_1_1                                                   0.5300  0.5300  
        apply_conv:core/CONV_K_W:acc#61.itm                                                                                                                0.0000  0.5300  
        apply_conv:core/CONV_K_W:acc#66                                       mgc_addc_11_0_11_0_11                                                        1.4400  1.9700  
        apply_conv:core/CONV_K_W:acc#68                                       mgc_addc_11_0_11_0_11                                                        1.4400  3.4100  
        apply_conv:core/CONV_K_W:mux1h#2                                      mgc_mux1hot_11_6                                                             1.6200  5.0300  
        apply_conv:core/CONV_K_W:or                                           mgc_or_11_2                                                                  0.6100  5.6400  
        apply_conv:core/mux                                                   mgc_mux_11_1_2                                                               0.1400  5.7800  
        apply_conv:core/and                                                   mgc_and_11_2                                                                 0.6100  6.3900  
        apply_conv:core/and.tmpw                                                                                                                           0.0000  6.3900  
        apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg            mgc_addc_11_0_11_0_11                                                        1.4400  7.8300  
        apply_conv:core/z.out#6                                                                                                                            0.0000  7.8300  
        apply_conv:core/CONV_K_W:acc#59:rg                                    mgc_addc_11_0_11_0_11                                                        1.4400  9.2700  
        apply_conv:core/z.out#9                                                                                                                            0.0000  9.2700  
        apply_conv:core/reg(CONV_K_W:acc#59)                                  mgc_reg_pos_11_0_0_1_1_1_1                                                   0.0000  9.2700  
                                                                                                                                                                           
      9                                                                       apply_conv:core/reg(CONV_K_W:acc#62) apply_conv:core/conv_out:rsci.data_in_d 9.1900  0.8100  
                                                                                                                                                                           
        Instance                                                              Component                                                                    Delta   Delay   
        --------                                                              ---------                                                                    -----   -----   
        apply_conv:core/reg(CONV_K_W:acc#62)                                  mgc_reg_pos_11_0_0_1_1_0_0                                                   0.5300  0.5300  
        apply_conv:core/CONV_K_W:acc#62.itm#1                                                                                                              0.0000  0.5300  
        apply_conv:core/CONV_K_W:acc#66                                       mgc_addc_11_0_11_0_11                                                        1.4400  1.9700  
        apply_conv:core/CONV_K_W:acc#68                                       mgc_addc_11_0_11_0_11                                                        1.4400  3.4100  
        apply_conv:core/CONV_K_W:mux1h#2                                      mgc_mux1hot_11_6                                                             1.6200  5.0300  
        apply_conv:core/CONV_K_W:or                                           mgc_or_11_2                                                                  0.6100  5.6400  
        apply_conv:core/mux                                                   mgc_mux_11_1_2                                                               0.1400  5.7800  
        apply_conv:core/and                                                   mgc_and_11_2                                                                 0.6100  6.3900  
        apply_conv:core/and.tmpw                                                                                                                           0.0000  6.3900  
        apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg            mgc_addc_11_0_11_0_11                                                        1.4400  7.8300  
        apply_conv:core/z.out#6                                                                                                                            0.0000  7.8300  
        apply_conv:core/temp:slc(temp#4.sva)(10)#1                                                                                                         0.0000  7.8300  
        apply_conv:core/CONV_H_SLIDE:not#4                                    mgc_not_1                                                                    0.0000  7.8300  
        apply_conv:core/CONV_H_SLIDE:and                                      mgc_and_1_2                                                                  0.6100  8.4400  
        apply_conv:core/CONV_H_SLIDE:mux                                      mgc_mux_11_1_2                                                               0.1400  8.5800  
        apply_conv:core/CONV_H_SLIDE:CONV_H_SLIDE:and                         mgc_and_11_2                                                                 0.6100  9.1900  
        apply_conv:core/conv_out:rsci.data_in_d                                                                                                            0.0000  9.1900  
                                                                                                                                                                           
      10                                                                      apply_conv:core/reg(CONV_K_W:acc#61) apply_conv:core/conv_out:rsci.data_in_d 9.1900  0.8100  
                                                                                                                                                                           
        Instance                                                              Component                                                                    Delta   Delay   
        --------                                                              ---------                                                                    -----   -----   
        apply_conv:core/reg(CONV_K_W:acc#61)                                  mgc_reg_pos_11_0_0_1_1_1_1                                                   0.5300  0.5300  
        apply_conv:core/CONV_K_W:acc#61.itm                                                                                                                0.0000  0.5300  
        apply_conv:core/CONV_K_W:acc#66                                       mgc_addc_11_0_11_0_11                                                        1.4400  1.9700  
        apply_conv:core/CONV_K_W:acc#68                                       mgc_addc_11_0_11_0_11                                                        1.4400  3.4100  
        apply_conv:core/CONV_K_W:mux1h#2                                      mgc_mux1hot_11_6                                                             1.6200  5.0300  
        apply_conv:core/CONV_K_W:or                                           mgc_or_11_2                                                                  0.6100  5.6400  
        apply_conv:core/mux                                                   mgc_mux_11_1_2                                                               0.1400  5.7800  
        apply_conv:core/and                                                   mgc_and_11_2                                                                 0.6100  6.3900  
        apply_conv:core/and.tmpw                                                                                                                           0.0000  6.3900  
        apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg            mgc_addc_11_0_11_0_11                                                        1.4400  7.8300  
        apply_conv:core/z.out#6                                                                                                                            0.0000  7.8300  
        apply_conv:core/temp:slc(temp#4.sva)(10)#1                                                                                                         0.0000  7.8300  
        apply_conv:core/CONV_H_SLIDE:not#4                                    mgc_not_1                                                                    0.0000  7.8300  
        apply_conv:core/CONV_H_SLIDE:and                                      mgc_and_1_2                                                                  0.6100  8.4400  
        apply_conv:core/CONV_H_SLIDE:mux                                      mgc_mux_11_1_2                                                               0.1400  8.5800  
        apply_conv:core/CONV_H_SLIDE:CONV_H_SLIDE:and                         mgc_and_11_2                                                                 0.6100  9.1900  
        apply_conv:core/conv_out:rsci.data_in_d                                                                                                            0.0000  9.1900  
                                                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                               Port                                                                   Slack (Delay) Messages                
      -------------------------------------------------------------------------------------- ------------------------------------------------------------------- -------- ------- -----------------------
      apply_conv:core/reg(PAD:for:for:c(7:0))                                                PAD:for:for:c:PAD:for:for:c:and                                      -1.2200  1.2200 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:r(6:0))                                                    PAD:for:r:PAD:for:r:PAD:for:r:and#1                                  -3.1700  3.1700 (clock period exceeded) 
      apply_conv:core/reg(PAD:d(1:0))                                                        PAD:d:PAD:d:PAD:d:and#1                                              -3.0450  3.0450 (clock period exceeded) 
      apply_conv:core/reg(o_d(1:0))                                                          PAD:d:PAD:d:PAD:d:and                                                -3.0450  3.0450 (clock period exceeded) 
      apply_conv:core/reg(conv_out:rsc.triosy:obj.ld)                                        and#77                                                               -3.7350  3.7350 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:if:acc.ncse)                                           PAD:for:for:if:acc.ncse                                             -10.2481 10.2481 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:if:acc#3.ncse)                                         PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(0)#1                   -4.8831  4.8831 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)                        PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(0)#2                       -0.5300  0.5300 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)                        PAD:for:for:c:mux#1                                                  -0.6700  0.6700 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1 PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(4-0)  -1.8950  1.8950 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:else:else:acc#5.psp)                                   PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(7-5)  -1.8950  1.8950 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:else:if:PAD:for:for:else:if:or)                        PAD:for:for:else:if:mux                                              -2.6700  2.6700 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:slc(PAD:for:for:acc)(7))                               PAD:for:for:slc(z.out#1)(7)                                          -5.5805  5.5805 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:if:PAD:for:for:if:or)                                  or#9.cse                                                             -3.7250  3.7250 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:c(7:0))#1                                              z.out#4                                                              -3.5400  3.5400 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:else:else:acc.itm(14:1))                               PAD:for:for:if:acc.ncse#2                                            -4.3800  4.3800 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:else:else:acc.itm(0))                                  reg(PAD:for:for:if:acc#3.ncse).cse                                   -2.1500  2.1500 (clock period exceeded) 
      apply_conv:core/reg(CONV_NB_K:i(1:0))                                                  CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and                              -2.3550  2.3550 (clock period exceeded) 
      apply_conv:core/reg(CONV_V_SLIDE:j(6:0))                                               PAD:for:r:PAD:for:r:PAD:for:r:and                                    -2.4800  2.4800 (clock period exceeded) 
      apply_conv:core/reg(o_c(7:0))                                                          o_c:o_c:o_c:and                                                      -1.1400  1.1400 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:k(7:0))                                               PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and                        -1.1400  1.1400 (clock period exceeded) 
      apply_conv:core/reg(o_r(6:0))                                                          o_r:o_r:o_r:and                                                      -3.1700  3.1700 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))                             CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3)                                -3.1600  3.1600 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:acc#15.psp)#1                                         z.out#1                                                              -5.5805  5.5805 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux)                                                      CONV_K_W:mux#1                                                       -2.1000  2.1000 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#1)                                                    CONV_K_W:mux#3                                                       -4.2630  4.2630 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)                           CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0                    -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#2)                                                    CONV_K_W:mux#6                                                       -4.3170  4.3170 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#2.psp#5)                                              CONV_K_W:mux#8                                                       -2.3700  2.3700 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#4)                                                    CONV_K_W:mux#9                                                       -4.9530  4.9530 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#5)                                                    CONV_K_W:mux#11                                                      -5.0070  5.0070 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#7)                                                    CONV_K_W:mux#13                                                      -1.4900  1.4900 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#8)                                                    CONV_K_W:mux#15                                                      -1.4900  1.4900 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#71.psp)                                               CONV_K_W:acc#71                                                      -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#29.sdt)                                               CONV_K_W:acc#29.sdt:mx0w0                                            -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#72.psp)                                               CONV_K_W:acc#72                                                      -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#30.sdt)                                               CONV_K_W:acc#30.sdt:mx0w0                                            -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#10)                                                   CONV_K_W:mux#21                                                      -5.3500  5.3500 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#73.psp)                                               CONV_K_W:acc#73                                                      -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#11)                                                   CONV_K_W:mux#24                                                      -5.3500  5.3500 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#13)                                                   CONV_K_W:mux#26                                                      -3.6230  3.6230 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#14)                                                   CONV_K_W:mux#28                                                      -3.6770  3.6770 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#16)                                                   CONV_K_W:mux#30                                                      -6.1930  6.1930 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#17)                                                   CONV_K_W:mux#32                                                      -6.2470  6.2470 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#74.psp(11:0))                                         CONV_K_W:acc#74                                                      -8.2981  8.2981 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#75.psp(11:0))                                         CONV_K_W:acc#75                                                      -8.2981  8.2981 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#19)                                                   CONV_K_W:mux#36                                                      -2.7050  2.7050 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#76.psp(11:0))                                         CONV_K_W:acc#76                                                      -8.2981  8.2981 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#20)                                                   CONV_K_W:mux#39                                                      -2.7050  2.7050 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#22)                                                   CONV_K_W:mux#41                                                      -1.4900  1.4900 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#23)                                                   CONV_K_W:mux#43                                                      -1.4900  1.4900 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#26)                                                   CONV_K_W:mux#45                                                      -2.1000  2.1000 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_H-1:CONV_K_W:acc#17)                                        CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0                           -4.8750  4.8750 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D-1:CONV_K_W:acc)                                           CONV_K_D-1:CONV_K_W:acc                                              -1.8450  1.8450 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:acc#5)                                                z.out#4                                                              -3.5400  3.5400 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)                           z.out#13                                                             -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)                           z.out#14                                                             -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)                           z.out#15                                                             -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#77.psp)                                               CONV_K_W:acc#77                                                      -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#78.psp)                                               CONV_K_W:acc#78                                                      -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#79.psp)                                               CONV_K_W:acc#79                                                      -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#80.psp(11:0))                                         CONV_K_W:acc#80                                                      -8.2981  8.2981 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#81.psp(11:0))                                         CONV_K_W:acc#81                                                      -8.2981  8.2981 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#82.psp(11:0))                                         CONV_K_W:acc#82                                                      -8.2981  8.2981 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#83.psp)                                               CONV_K_W:acc#83                                                      -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#26.sdt)                                               z.out#13                                                             -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#84.psp)                                               CONV_K_W:acc#84                                                      -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#27.sdt)                                               z.out#14                                                             -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#85.psp)                                               CONV_K_W:acc#85                                                      -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#28.sdt)                                               z.out#15                                                             -8.3231  8.3231 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#86.psp(11:0))                                         CONV_K_W:acc#86                                                      -8.2981  8.2981 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#87.psp(11:0))                                         CONV_K_W:acc#87                                                      -8.2981  8.2981 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#88.psp(11:0))                                         CONV_K_W:acc#88                                                      -8.2981  8.2981 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)                           z.out#5                                                              -7.4959  7.4959 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#55)                                                   z.out#6                                                             -10.4300 10.4300 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)                     CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm                    -2.0250  2.0250 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#56)                                                   z.out#7                                                              -9.4100  9.4100 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#63)                                                   z.out#6                                                             -10.4300 10.4300 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)                     CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm                    -2.0250  2.0250 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)                     CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and                        -2.0250  2.0250 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#44)                                                   z.out#8                                                              -7.4959  7.4959 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#57)                                                   z.out#6                                                             -10.4300 10.4300 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#45)                                                   z.out#8                                                              -7.4959  7.4959 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#58)                                                   z.out#10                                                             -9.2700  9.2700 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#67)                                                   z.out#11                                                             -9.4100  9.4100 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)                     CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and                        -2.0250  2.0250 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#47)                                                   z.out#11                                                             -9.4100  9.4100 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#59)                                                   z.out#9                                                              -9.2700  9.2700 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#49)                                                   z.out#6                                                             -10.4300 10.4300 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)                     CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and                        -2.0250  2.0250 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#65)                                                   z.out#10                                                             -9.2700  9.2700 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#51)                                                   z.out#8                                                              -7.4959  7.4959 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#61)                                                   z.out#7                                                              -9.4100  9.4100 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)                     CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and                        -2.0250  2.0250 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#53)                                                   z.out#7                                                              -9.4100  9.4100 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#62)                                                   z.out#9                                                              -9.2700  9.2700 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:acc#12.psp)#5                                         CONV_V_SLIDE:slc(z.out#2)(6-0)#2                                     -2.5600  2.5600 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:acc#14.sdt)#7                                         CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt:mx0w0)(0)                   -3.9000  3.9000 (clock period exceeded) 
      apply_conv                                                                             conv_in:rsc.addr                                                     10.0000  0.0000                         
      apply_conv                                                                             conv_in:rsc.re                                                       10.0000  0.0000                         
      apply_conv                                                                             conv_in:rsc.triosy.lz                                                 9.4700  0.5300                         
      apply_conv                                                                             conv_out:rsc.data_in                                                 10.0000  0.0000                         
      apply_conv                                                                             conv_out:rsc.addr                                                    10.0000  0.0000                         
      apply_conv                                                                             conv_out:rsc.we                                                      10.0000  0.0000                         
      apply_conv                                                                             conv_out:rsc.triosy.lz                                                9.4700  0.5300                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
                                
    -                   0     1 
    add                         
    -                   9     4 
    -                   8     9 
    -                   6     1 
    -                   4     3 
    -                   3     3 
    -                   2     2 
    -                  14    17 
    -                  12     9 
    -                  11    10 
    and                         
    -                   8     3 
    -                   7     3 
    -                   2     3 
    -                  11     9 
    -                  10     1 
    -                   1    11 
    mul                         
    -                  14     4 
    -                  11     1 
    mux                         
    -                   8     3 
    -                   7     2 
    -                   4     9 
    -                   2     2 
    -                  11     8 
    -                   1    11 
    mux1h                       
    -                   6     1 
    -                   4     1 
    -                   3     1 
    -                  12     1 
    -                  11     4 
    -                   1     6 
    nand                        
    -                   1     1 
    nor                         
    -                   1    10 
    not                         
    -                   3     1 
    -                   2     1 
    -                  10     1 
    -                   1    18 
    or                          
    -                  11     1 
    -                   1    41 
    read_sync                   
    -                   0     2 
    reg                         
    -                   8     7 
    -                   7     4 
    -                   6     1 
    -                   5     1 
    -                   4     9 
    -                   3     1 
    -                   2     4 
    -                  14    20 
    -                  12     9 
    -                  11    23 
    -                   1    19 
    xor                         
    -                   1     1 
    
  End of Report
