<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="master_clock_sim/master_clock.vo" type="VERILOG" />
 <topLevel name="master_clock" />
 <deviceFamily name="cyclonev" />
</simPackage>
