

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1'
================================================================
* Date:           Sun Feb 15 20:08:55 2026

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bgn_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.290 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     3237|     3237|  32.370 us|  32.370 us|  3201|  3201|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYER1_VITIS_LOOP_42_1  |     3235|     3235|        37|          1|          1|  3200|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 1, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.61>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%total_popcount = alloca i32 1" [top.cpp:39]   --->   Operation 40 'alloca' 'total_popcount' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:42]   --->   Operation 41 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:38]   --->   Operation 42 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 43 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %hidden_out, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bn_var, i64 666, i64 33, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bn_mean, i64 666, i64 33, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %layer1_w, i64 666, i64 33, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_img, i64 666, i64 207, i64 1"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln38 = store i8 0, i8 %i" [top.cpp:38]   --->   Operation 51 'store' 'store_ln38' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln42 = store i5 0, i5 %j" [top.cpp:42]   --->   Operation 52 'store' 'store_ln42' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln39 = store i10 0, i10 %total_popcount" [top.cpp:39]   --->   Operation 53 'store' 'store_ln39' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [top.cpp:38]   --->   Operation 55 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.54ns)   --->   "%icmp_ln38 = icmp_eq  i12 %indvar_flatten_load, i12 3200" [top.cpp:38]   --->   Operation 56 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.54ns)   --->   "%add_ln38 = add i12 %indvar_flatten_load, i12 1" [top.cpp:38]   --->   Operation 57 'add' 'add_ln38' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.end, void %for.inc40.preheader.exitStub" [top.cpp:38]   --->   Operation 58 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [top.cpp:42]   --->   Operation 59 'load' 'j_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [top.cpp:38]   --->   Operation 60 'load' 'i_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.02ns)   --->   "%icmp_ln42 = icmp_eq  i5 %j_load, i5 25" [top.cpp:42]   --->   Operation 61 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns)   --->   "%select_ln38 = select i1 %icmp_ln42, i5 0, i5 %j_load" [top.cpp:38]   --->   Operation 62 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.30ns)   --->   "%add_ln38_1 = add i8 %i_load, i8 1" [top.cpp:38]   --->   Operation 63 'add' 'add_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.44ns)   --->   "%select_ln38_2 = select i1 %icmp_ln42, i8 %add_ln38_1, i8 %i_load" [top.cpp:38]   --->   Operation 64 'select' 'select_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %select_ln38_2" [top.cpp:42]   --->   Operation 65 'zext' 'zext_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 66 [3/3] (0.98ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln42 = mul i12 %zext_ln42, i12 25" [top.cpp:42]   --->   Operation 66 'mul' 'mul_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (1.02ns)   --->   "%add_ln42 = add i5 %select_ln38, i5 1" [top.cpp:42]   --->   Operation 67 'add' 'add_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.02ns)   --->   "%icmp_ln42_1 = icmp_eq  i5 %add_ln42, i5 25" [top.cpp:42]   --->   Operation 68 'icmp' 'icmp_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_1, void %new.latch.for.body4.split, void %last.iter.for.body4.split" [top.cpp:42]   --->   Operation 69 'br' 'br_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.29ns)   --->   "%store_ln38 = store i12 %add_ln38, i12 %indvar_flatten" [top.cpp:38]   --->   Operation 70 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.29>
ST_1 : Operation 71 [1/1] (1.29ns)   --->   "%store_ln38 = store i8 %select_ln38_2, i8 %i" [top.cpp:38]   --->   Operation 71 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.29>
ST_1 : Operation 72 [1/1] (1.29ns)   --->   "%store_ln42 = store i5 %add_ln42, i5 %j" [top.cpp:42]   --->   Operation 72 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 73 [2/3] (0.98ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln42 = mul i12 %zext_ln42, i12 25" [top.cpp:42]   --->   Operation 73 'mul' 'mul_ln42' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln42 = mul i12 %zext_ln42, i12 25" [top.cpp:42]   --->   Operation 74 'mul' 'mul_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i5 %select_ln38" [top.cpp:42]   --->   Operation 75 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln44 = add i12 %zext_ln42_2, i12 %mul_ln42" [top.cpp:44]   --->   Operation 76 'add' 'add_ln44' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.53>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i5 %select_ln38" [top.cpp:42]   --->   Operation 77 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln44 = add i12 %zext_ln42_2, i12 %mul_ln42" [top.cpp:44]   --->   Operation 78 'add' 'add_ln44' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i12 %add_ln44" [top.cpp:44]   --->   Operation 79 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%layer1_w_addr = getelementptr i32 %layer1_w, i64 0, i64 %zext_ln44" [top.cpp:44]   --->   Operation 80 'getelementptr' 'layer1_w_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (2.77ns)   --->   "%w = load i15 %layer1_w_addr" [top.cpp:44]   --->   Operation 81 'load' 'w' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 32> <Depth = 32000> <ROM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %zext_ln42_1" [top.cpp:45]   --->   Operation 82 'getelementptr' 'input_img_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (1.75ns)   --->   "%in = load i5 %input_img_addr" [top.cpp:45]   --->   Operation 83 'load' 'in' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i8 %select_ln38_2" [top.cpp:38]   --->   Operation 84 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/2] ( I:2.77ns O:2.77ns )   --->   "%w = load i15 %layer1_w_addr" [top.cpp:44]   --->   Operation 85 'load' 'w' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 32> <Depth = 32000> <ROM>
ST_5 : Operation 86 [1/2] ( I:1.75ns O:1.75ns )   --->   "%in = load i5 %input_img_addr" [top.cpp:45]   --->   Operation 86 'load' 'in' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xnor_result)   --->   "%xor_ln48 = xor i32 %in, i32 4294967295" [top.cpp:48]   --->   Operation 87 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.80ns) (out node of the LUT)   --->   "%xnor_result = xor i32 %w, i32 %xor_ln48" [top.cpp:48]   --->   Operation 88 'xor' 'xnor_result' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%cnt = trunc i32 %xnor_result" [top.cpp:15->top.cpp:49]   --->   Operation 89 'trunc' 'cnt' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node cnt_1)   --->   "%zext_ln12 = zext i1 %cnt" [top.cpp:12->top.cpp:49]   --->   Operation 90 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node cnt_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 1" [top.cpp:15->top.cpp:49]   --->   Operation 91 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node cnt_1)   --->   "%select_ln15 = select i1 %cnt, i2 2, i2 1" [top.cpp:15->top.cpp:49]   --->   Operation 92 'select' 'select_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.81ns) (out node of the LUT)   --->   "%cnt_1 = select i1 %tmp_1, i2 %select_ln15, i2 %zext_ln12" [top.cpp:15->top.cpp:49]   --->   Operation 93 'select' 'cnt_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 2" [top.cpp:15->top.cpp:49]   --->   Operation 94 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.63ns)   --->   "%cnt_2 = add i2 %cnt_1, i2 1" [top.cpp:15->top.cpp:49]   --->   Operation 95 'add' 'cnt_2' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.81ns)   --->   "%cnt_3 = select i1 %tmp_2, i2 %cnt_2, i2 %cnt_1" [top.cpp:15->top.cpp:49]   --->   Operation 96 'select' 'cnt_3' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i2 %cnt_3" [top.cpp:12->top.cpp:49]   --->   Operation 97 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 3" [top.cpp:15->top.cpp:49]   --->   Operation 98 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.63ns)   --->   "%add_ln15 = add i3 %zext_ln12_1, i3 1" [top.cpp:15->top.cpp:49]   --->   Operation 99 'add' 'add_ln15' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.79ns)   --->   "%cnt_4 = select i1 %tmp_3, i3 %add_ln15, i3 %zext_ln12_1" [top.cpp:15->top.cpp:49]   --->   Operation 100 'select' 'cnt_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 4" [top.cpp:15->top.cpp:49]   --->   Operation 101 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 5" [top.cpp:15->top.cpp:49]   --->   Operation 102 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 6" [top.cpp:15->top.cpp:49]   --->   Operation 103 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 7" [top.cpp:15->top.cpp:49]   --->   Operation 104 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 8" [top.cpp:15->top.cpp:49]   --->   Operation 105 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 9" [top.cpp:15->top.cpp:49]   --->   Operation 106 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 10" [top.cpp:15->top.cpp:49]   --->   Operation 107 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 11" [top.cpp:15->top.cpp:49]   --->   Operation 108 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 12" [top.cpp:15->top.cpp:49]   --->   Operation 109 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 13" [top.cpp:15->top.cpp:49]   --->   Operation 110 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 14" [top.cpp:15->top.cpp:49]   --->   Operation 111 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 15" [top.cpp:15->top.cpp:49]   --->   Operation 112 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 16" [top.cpp:15->top.cpp:49]   --->   Operation 113 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 17" [top.cpp:15->top.cpp:49]   --->   Operation 114 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 18" [top.cpp:15->top.cpp:49]   --->   Operation 115 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 19" [top.cpp:15->top.cpp:49]   --->   Operation 116 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 20" [top.cpp:15->top.cpp:49]   --->   Operation 117 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 21" [top.cpp:15->top.cpp:49]   --->   Operation 118 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 22" [top.cpp:15->top.cpp:49]   --->   Operation 119 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 23" [top.cpp:15->top.cpp:49]   --->   Operation 120 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 24" [top.cpp:15->top.cpp:49]   --->   Operation 121 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 25" [top.cpp:15->top.cpp:49]   --->   Operation 122 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 26" [top.cpp:15->top.cpp:49]   --->   Operation 123 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 27" [top.cpp:15->top.cpp:49]   --->   Operation 124 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 28" [top.cpp:15->top.cpp:49]   --->   Operation 125 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 29" [top.cpp:15->top.cpp:49]   --->   Operation 126 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 30" [top.cpp:15->top.cpp:49]   --->   Operation 127 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%bn_mean_addr = getelementptr i32 %bn_mean, i64 0, i64 %zext_ln38" [top.cpp:53]   --->   Operation 128 'getelementptr' 'bn_mean_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [2/2] (2.77ns)   --->   "%bn_mean_load = load i11 %bn_mean_addr" [top.cpp:53]   --->   Operation 129 'load' 'bn_mean_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 32> <Depth = 1280> <ROM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%bn_var_addr = getelementptr i32 %bn_var, i64 0, i64 %zext_ln38" [top.cpp:53]   --->   Operation 130 'getelementptr' 'bn_var_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (2.77ns)   --->   "%bn_var_load = load i11 %bn_var_addr" [top.cpp:53]   --->   Operation 131 'load' 'bn_var_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 32> <Depth = 1280> <ROM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%hidden_out_addr = getelementptr i32 %hidden_out, i64 0, i64 %zext_ln38" [top.cpp:54]   --->   Operation 132 'getelementptr' 'hidden_out_addr' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 133 [1/1] (0.76ns)   --->   "%cnt_5 = add i3 %cnt_4, i3 1" [top.cpp:15->top.cpp:49]   --->   Operation 133 'add' 'cnt_5' <Predicate = (tmp_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.79ns)   --->   "%cnt_6 = select i1 %tmp_4, i3 %cnt_5, i3 %cnt_4" [top.cpp:15->top.cpp:49]   --->   Operation 134 'select' 'cnt_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.76ns)   --->   "%add_ln15_2 = add i3 %cnt_6, i3 1" [top.cpp:15->top.cpp:49]   --->   Operation 135 'add' 'add_ln15_2' <Predicate = (tmp_5)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.79ns)   --->   "%cnt_7 = select i1 %tmp_5, i3 %add_ln15_2, i3 %cnt_6" [top.cpp:15->top.cpp:49]   --->   Operation 136 'select' 'cnt_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.76ns)   --->   "%cnt_8 = add i3 %cnt_7, i3 1" [top.cpp:15->top.cpp:49]   --->   Operation 137 'add' 'cnt_8' <Predicate = (tmp_6)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.79ns)   --->   "%cnt_9 = select i1 %tmp_6, i3 %cnt_8, i3 %cnt_7" [top.cpp:15->top.cpp:49]   --->   Operation 138 'select' 'cnt_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i3 %cnt_9" [top.cpp:12->top.cpp:49]   --->   Operation 139 'zext' 'zext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.76ns)   --->   "%add_ln15_4 = add i4 %zext_ln12_2, i4 1" [top.cpp:15->top.cpp:49]   --->   Operation 140 'add' 'add_ln15_4' <Predicate = (tmp_7)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.83ns)   --->   "%cnt_10 = select i1 %tmp_7, i4 %add_ln15_4, i4 %zext_ln12_2" [top.cpp:15->top.cpp:49]   --->   Operation 141 'select' 'cnt_10' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.99ns)   --->   "%cnt_11 = add i4 %cnt_10, i4 1" [top.cpp:15->top.cpp:49]   --->   Operation 142 'add' 'cnt_11' <Predicate = (tmp_8)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/2] ( I:2.77ns O:2.77ns )   --->   "%bn_mean_load = load i11 %bn_mean_addr" [top.cpp:53]   --->   Operation 143 'load' 'bn_mean_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 32> <Depth = 1280> <ROM>
ST_6 : Operation 144 [1/2] ( I:2.77ns O:2.77ns )   --->   "%bn_var_load = load i11 %bn_var_addr" [top.cpp:53]   --->   Operation 144 'load' 'bn_var_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 32> <Depth = 1280> <ROM>

State 7 <SV = 6> <Delay = 6.33>
ST_7 : Operation 145 [1/1] (0.83ns)   --->   "%cnt_12 = select i1 %tmp_8, i4 %cnt_11, i4 %cnt_10" [top.cpp:15->top.cpp:49]   --->   Operation 145 'select' 'cnt_12' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.99ns)   --->   "%add_ln15_6 = add i4 %cnt_12, i4 1" [top.cpp:15->top.cpp:49]   --->   Operation 146 'add' 'add_ln15_6' <Predicate = (tmp_9)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.83ns)   --->   "%cnt_13 = select i1 %tmp_9, i4 %add_ln15_6, i4 %cnt_12" [top.cpp:15->top.cpp:49]   --->   Operation 147 'select' 'cnt_13' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.99ns)   --->   "%cnt_14 = add i4 %cnt_13, i4 1" [top.cpp:15->top.cpp:49]   --->   Operation 148 'add' 'cnt_14' <Predicate = (tmp_10)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.83ns)   --->   "%cnt_15 = select i1 %tmp_10, i4 %cnt_14, i4 %cnt_13" [top.cpp:15->top.cpp:49]   --->   Operation 149 'select' 'cnt_15' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.99ns)   --->   "%add_ln15_8 = add i4 %cnt_15, i4 1" [top.cpp:15->top.cpp:49]   --->   Operation 150 'add' 'add_ln15_8' <Predicate = (tmp_11)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.83ns)   --->   "%cnt_16 = select i1 %tmp_11, i4 %add_ln15_8, i4 %cnt_15" [top.cpp:15->top.cpp:49]   --->   Operation 151 'select' 'cnt_16' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 152 [5/5] (6.32ns)   --->   "%x_assign = fadd i32 %bn_var_load, i32 1e-05" [top.cpp:53]   --->   Operation 152 'fadd' 'x_assign' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.49>
ST_8 : Operation 153 [1/1] (0.99ns)   --->   "%cnt_17 = add i4 %cnt_16, i4 1" [top.cpp:15->top.cpp:49]   --->   Operation 153 'add' 'cnt_17' <Predicate = (tmp_12)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.83ns)   --->   "%cnt_18 = select i1 %tmp_12, i4 %cnt_17, i4 %cnt_16" [top.cpp:15->top.cpp:49]   --->   Operation 154 'select' 'cnt_18' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.99ns)   --->   "%add_ln15_10 = add i4 %cnt_18, i4 1" [top.cpp:15->top.cpp:49]   --->   Operation 155 'add' 'add_ln15_10' <Predicate = (tmp_13)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.83ns)   --->   "%cnt_19 = select i1 %tmp_13, i4 %add_ln15_10, i4 %cnt_18" [top.cpp:15->top.cpp:49]   --->   Operation 156 'select' 'cnt_19' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.99ns)   --->   "%cnt_20 = add i4 %cnt_19, i4 1" [top.cpp:15->top.cpp:49]   --->   Operation 157 'add' 'cnt_20' <Predicate = (tmp_14)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.83ns)   --->   "%cnt_21 = select i1 %tmp_14, i4 %cnt_20, i4 %cnt_19" [top.cpp:15->top.cpp:49]   --->   Operation 158 'select' 'cnt_21' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i4 %cnt_21" [top.cpp:12->top.cpp:49]   --->   Operation 159 'zext' 'zext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.99ns)   --->   "%add_ln15_12 = add i5 %zext_ln12_3, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 160 'add' 'add_ln15_12' <Predicate = (tmp_15)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [4/5] (6.32ns)   --->   "%x_assign = fadd i32 %bn_var_load, i32 1e-05" [top.cpp:53]   --->   Operation 161 'fadd' 'x_assign' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 162 [1/1] (0.97ns)   --->   "%cnt_22 = select i1 %tmp_15, i5 %add_ln15_12, i5 %zext_ln12_3" [top.cpp:15->top.cpp:49]   --->   Operation 162 'select' 'cnt_22' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (1.02ns)   --->   "%cnt_23 = add i5 %cnt_22, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 163 'add' 'cnt_23' <Predicate = (tmp_16)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.97ns)   --->   "%cnt_24 = select i1 %tmp_16, i5 %cnt_23, i5 %cnt_22" [top.cpp:15->top.cpp:49]   --->   Operation 164 'select' 'cnt_24' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (1.02ns)   --->   "%add_ln15_14 = add i5 %cnt_24, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 165 'add' 'add_ln15_14' <Predicate = (tmp_17)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.97ns)   --->   "%cnt_25 = select i1 %tmp_17, i5 %add_ln15_14, i5 %cnt_24" [top.cpp:15->top.cpp:49]   --->   Operation 166 'select' 'cnt_25' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (1.02ns)   --->   "%cnt_26 = add i5 %cnt_25, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 167 'add' 'cnt_26' <Predicate = (tmp_18)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.97ns)   --->   "%cnt_27 = select i1 %tmp_18, i5 %cnt_26, i5 %cnt_25" [top.cpp:15->top.cpp:49]   --->   Operation 168 'select' 'cnt_27' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 169 [3/5] (6.32ns)   --->   "%x_assign = fadd i32 %bn_var_load, i32 1e-05" [top.cpp:53]   --->   Operation 169 'fadd' 'x_assign' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 170 [1/1] (1.02ns)   --->   "%add_ln15_16 = add i5 %cnt_27, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 170 'add' 'add_ln15_16' <Predicate = (tmp_19)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.97ns)   --->   "%cnt_28 = select i1 %tmp_19, i5 %add_ln15_16, i5 %cnt_27" [top.cpp:15->top.cpp:49]   --->   Operation 171 'select' 'cnt_28' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (1.02ns)   --->   "%cnt_29 = add i5 %cnt_28, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 172 'add' 'cnt_29' <Predicate = (tmp_20)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.97ns)   --->   "%cnt_30 = select i1 %tmp_20, i5 %cnt_29, i5 %cnt_28" [top.cpp:15->top.cpp:49]   --->   Operation 173 'select' 'cnt_30' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (1.02ns)   --->   "%add_ln15_18 = add i5 %cnt_30, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 174 'add' 'add_ln15_18' <Predicate = (tmp_21)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.97ns)   --->   "%cnt_31 = select i1 %tmp_21, i5 %add_ln15_18, i5 %cnt_30" [top.cpp:15->top.cpp:49]   --->   Operation 175 'select' 'cnt_31' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (1.02ns)   --->   "%cnt_32 = add i5 %cnt_31, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 176 'add' 'cnt_32' <Predicate = (tmp_22)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [2/5] (6.32ns)   --->   "%x_assign = fadd i32 %bn_var_load, i32 1e-05" [top.cpp:53]   --->   Operation 177 'fadd' 'x_assign' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 178 [1/1] (0.97ns)   --->   "%cnt_33 = select i1 %tmp_22, i5 %cnt_32, i5 %cnt_31" [top.cpp:15->top.cpp:49]   --->   Operation 178 'select' 'cnt_33' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (1.02ns)   --->   "%add_ln15_20 = add i5 %cnt_33, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 179 'add' 'add_ln15_20' <Predicate = (tmp_23)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.97ns)   --->   "%cnt_34 = select i1 %tmp_23, i5 %add_ln15_20, i5 %cnt_33" [top.cpp:15->top.cpp:49]   --->   Operation 180 'select' 'cnt_34' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (1.02ns)   --->   "%cnt_35 = add i5 %cnt_34, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 181 'add' 'cnt_35' <Predicate = (tmp_24)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.97ns)   --->   "%cnt_36 = select i1 %tmp_24, i5 %cnt_35, i5 %cnt_34" [top.cpp:15->top.cpp:49]   --->   Operation 182 'select' 'cnt_36' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (1.02ns)   --->   "%add_ln15_22 = add i5 %cnt_36, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 183 'add' 'add_ln15_22' <Predicate = (tmp_25)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.97ns)   --->   "%cnt_37 = select i1 %tmp_25, i5 %add_ln15_22, i5 %cnt_36" [top.cpp:15->top.cpp:49]   --->   Operation 184 'select' 'cnt_37' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 185 [1/5] (6.32ns)   --->   "%x_assign = fadd i32 %bn_var_load, i32 1e-05" [top.cpp:53]   --->   Operation 185 'fadd' 'x_assign' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 186 [1/1] (1.02ns)   --->   "%cnt_38 = add i5 %cnt_37, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 186 'add' 'cnt_38' <Predicate = (tmp_26)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.97ns)   --->   "%cnt_39 = select i1 %tmp_26, i5 %cnt_38, i5 %cnt_37" [top.cpp:15->top.cpp:49]   --->   Operation 187 'select' 'cnt_39' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 188 [1/1] (1.02ns)   --->   "%add_ln15_24 = add i5 %cnt_39, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 188 'add' 'add_ln15_24' <Predicate = (tmp_27)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.97ns)   --->   "%cnt_40 = select i1 %tmp_27, i5 %add_ln15_24, i5 %cnt_39" [top.cpp:15->top.cpp:49]   --->   Operation 189 'select' 'cnt_40' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (1.02ns)   --->   "%cnt_41 = add i5 %cnt_40, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 190 'add' 'cnt_41' <Predicate = (tmp_28)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.97ns)   --->   "%cnt_42 = select i1 %tmp_28, i5 %cnt_41, i5 %cnt_40" [top.cpp:15->top.cpp:49]   --->   Operation 191 'select' 'cnt_42' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (1.02ns)   --->   "%add_ln15_26 = add i5 %cnt_42, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 192 'add' 'add_ln15_26' <Predicate = (tmp_29)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [12/12] (6.62ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53]   --->   Operation 193 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.62> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%total_popcount_load = load i10 %total_popcount" [top.cpp:38]   --->   Operation 194 'load' 'total_popcount_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node total_popcount_1)   --->   "%select_ln38_1 = select i1 %icmp_ln42, i10 0, i10 %total_popcount_load" [top.cpp:38]   --->   Operation 195 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.97ns)   --->   "%cnt_43 = select i1 %tmp_29, i5 %add_ln15_26, i5 %cnt_42" [top.cpp:15->top.cpp:49]   --->   Operation 196 'select' 'cnt_43' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (1.02ns)   --->   "%cnt_44 = add i5 %cnt_43, i5 1" [top.cpp:15->top.cpp:49]   --->   Operation 197 'add' 'cnt_44' <Predicate = (tmp_30)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.97ns)   --->   "%cnt_45 = select i1 %tmp_30, i5 %cnt_44, i5 %cnt_43" [top.cpp:15->top.cpp:49]   --->   Operation 198 'select' 'cnt_45' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i5 %cnt_45" [top.cpp:12->top.cpp:49]   --->   Operation 199 'zext' 'zext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node total_popcount_1)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 31" [top.cpp:15->top.cpp:49]   --->   Operation 200 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (1.02ns)   --->   "%add_ln15_28 = add i6 %zext_ln12_4, i6 1" [top.cpp:15->top.cpp:49]   --->   Operation 201 'add' 'add_ln15_28' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node total_popcount_1)   --->   "%cnt_46 = select i1 %tmp_33, i6 %add_ln15_28, i6 %zext_ln12_4" [top.cpp:15->top.cpp:49]   --->   Operation 202 'select' 'cnt_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node total_popcount_1)   --->   "%zext_ln12_5 = zext i6 %cnt_46" [top.cpp:12->top.cpp:49]   --->   Operation 203 'zext' 'zext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (1.41ns) (out node of the LUT)   --->   "%total_popcount_1 = add i10 %zext_ln12_5, i10 %select_ln38_1" [top.cpp:49]   --->   Operation 204 'add' 'total_popcount_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [11/12] (6.62ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53]   --->   Operation 205 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.62> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (1.29ns)   --->   "%store_ln39 = store i10 %total_popcount_1, i10 %total_popcount" [top.cpp:39]   --->   Operation 206 'store' 'store_ln39' <Predicate = true> <Delay = 1.29>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body4" [top.cpp:42]   --->   Operation 207 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i10 %total_popcount_1" [top.cpp:42]   --->   Operation 208 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [5/5] (7.14ns)   --->   "%conv = sitofp i32 %zext_ln42_3" [top.cpp:53]   --->   Operation 209 'sitofp' 'conv' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 210 [10/12] (6.62ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53]   --->   Operation 210 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.62> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 211 [4/5] (7.14ns)   --->   "%conv = sitofp i32 %zext_ln42_3" [top.cpp:53]   --->   Operation 211 'sitofp' 'conv' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 212 [9/12] (6.62ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53]   --->   Operation 212 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.62> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 213 [3/5] (7.14ns)   --->   "%conv = sitofp i32 %zext_ln42_3" [top.cpp:53]   --->   Operation 213 'sitofp' 'conv' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 214 [8/12] (6.62ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53]   --->   Operation 214 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.62> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.14>
ST_17 : Operation 215 [2/5] (7.14ns)   --->   "%conv = sitofp i32 %zext_ln42_3" [top.cpp:53]   --->   Operation 215 'sitofp' 'conv' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 216 [7/12] (6.62ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53]   --->   Operation 216 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.62> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.14>
ST_18 : Operation 217 [1/5] (7.14ns)   --->   "%conv = sitofp i32 %zext_ln42_3" [top.cpp:53]   --->   Operation 217 'sitofp' 'conv' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 218 [6/12] (6.62ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53]   --->   Operation 218 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.62> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.62>
ST_19 : Operation 219 [5/5] (6.32ns)   --->   "%sub = fsub i32 %conv, i32 %bn_mean_load" [top.cpp:53]   --->   Operation 219 'fsub' 'sub' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 220 [5/12] (6.62ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53]   --->   Operation 220 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.62> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.62>
ST_20 : Operation 221 [4/5] (6.32ns)   --->   "%sub = fsub i32 %conv, i32 %bn_mean_load" [top.cpp:53]   --->   Operation 221 'fsub' 'sub' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 222 [4/12] (6.62ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53]   --->   Operation 222 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.62> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.62>
ST_21 : Operation 223 [3/5] (6.32ns)   --->   "%sub = fsub i32 %conv, i32 %bn_mean_load" [top.cpp:53]   --->   Operation 223 'fsub' 'sub' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [3/12] (6.62ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53]   --->   Operation 224 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.62> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.62>
ST_22 : Operation 225 [2/5] (6.32ns)   --->   "%sub = fsub i32 %conv, i32 %bn_mean_load" [top.cpp:53]   --->   Operation 225 'fsub' 'sub' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 226 [2/12] (6.62ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53]   --->   Operation 226 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.62> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.62>
ST_23 : Operation 227 [1/5] (6.32ns)   --->   "%sub = fsub i32 %conv, i32 %bn_mean_load" [top.cpp:53]   --->   Operation 227 'fsub' 'sub' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 228 [1/12] (6.62ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53]   --->   Operation 228 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.62> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 6.62> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.19>
ST_24 : Operation 229 [12/12] (7.19ns)   --->   "%val = fdiv i32 %sub, i32 %tmp" [top.cpp:53]   --->   Operation 229 'fdiv' 'val' <Predicate = true> <Delay = 7.19> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.19>
ST_25 : Operation 230 [11/12] (7.19ns)   --->   "%val = fdiv i32 %sub, i32 %tmp" [top.cpp:53]   --->   Operation 230 'fdiv' 'val' <Predicate = true> <Delay = 7.19> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.19>
ST_26 : Operation 231 [10/12] (7.19ns)   --->   "%val = fdiv i32 %sub, i32 %tmp" [top.cpp:53]   --->   Operation 231 'fdiv' 'val' <Predicate = true> <Delay = 7.19> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.19>
ST_27 : Operation 232 [9/12] (7.19ns)   --->   "%val = fdiv i32 %sub, i32 %tmp" [top.cpp:53]   --->   Operation 232 'fdiv' 'val' <Predicate = true> <Delay = 7.19> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.19>
ST_28 : Operation 233 [8/12] (7.19ns)   --->   "%val = fdiv i32 %sub, i32 %tmp" [top.cpp:53]   --->   Operation 233 'fdiv' 'val' <Predicate = true> <Delay = 7.19> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.19>
ST_29 : Operation 234 [7/12] (7.19ns)   --->   "%val = fdiv i32 %sub, i32 %tmp" [top.cpp:53]   --->   Operation 234 'fdiv' 'val' <Predicate = true> <Delay = 7.19> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.19>
ST_30 : Operation 235 [6/12] (7.19ns)   --->   "%val = fdiv i32 %sub, i32 %tmp" [top.cpp:53]   --->   Operation 235 'fdiv' 'val' <Predicate = true> <Delay = 7.19> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.19>
ST_31 : Operation 236 [5/12] (7.19ns)   --->   "%val = fdiv i32 %sub, i32 %tmp" [top.cpp:53]   --->   Operation 236 'fdiv' 'val' <Predicate = true> <Delay = 7.19> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.19>
ST_32 : Operation 237 [4/12] (7.19ns)   --->   "%val = fdiv i32 %sub, i32 %tmp" [top.cpp:53]   --->   Operation 237 'fdiv' 'val' <Predicate = true> <Delay = 7.19> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.19>
ST_33 : Operation 238 [3/12] (7.19ns)   --->   "%val = fdiv i32 %sub, i32 %tmp" [top.cpp:53]   --->   Operation 238 'fdiv' 'val' <Predicate = true> <Delay = 7.19> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.19>
ST_34 : Operation 239 [2/12] (7.19ns)   --->   "%val = fdiv i32 %sub, i32 %tmp" [top.cpp:53]   --->   Operation 239 'fdiv' 'val' <Predicate = true> <Delay = 7.19> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.19>
ST_35 : Operation 240 [1/12] (7.19ns)   --->   "%val = fdiv i32 %sub, i32 %tmp" [top.cpp:53]   --->   Operation 240 'fdiv' 'val' <Predicate = true> <Delay = 7.19> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.19>
ST_36 : Operation 241 [2/2] (4.19ns)   --->   "%tmp_31 = fcmp_ogt  i32 %val, i32 0" [top.cpp:54]   --->   Operation 241 'fcmp' 'tmp_31' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 256 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 256 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 1.29>

State 37 <SV = 36> <Delay = 6.75>
ST_37 : Operation 242 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LAYER1_VITIS_LOOP_42_1_str"   --->   Operation 242 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3200, i64 3200, i64 3200"   --->   Operation 243 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 244 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:43]   --->   Operation 244 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %val" [top.cpp:54]   --->   Operation 245 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln54, i32 23, i32 30" [top.cpp:54]   --->   Operation 246 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %bitcast_ln54" [top.cpp:54]   --->   Operation 247 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 248 [1/1] (1.30ns)   --->   "%icmp_ln54 = icmp_ne  i8 %tmp_s, i8 255" [top.cpp:54]   --->   Operation 248 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 249 [1/1] (1.66ns)   --->   "%icmp_ln54_1 = icmp_eq  i23 %trunc_ln54, i23 0" [top.cpp:54]   --->   Operation 249 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln54)   --->   "%or_ln54 = or i1 %icmp_ln54_1, i1 %icmp_ln54" [top.cpp:54]   --->   Operation 250 'or' 'or_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 251 [1/2] (4.19ns)   --->   "%tmp_31 = fcmp_ogt  i32 %val, i32 0" [top.cpp:54]   --->   Operation 251 'fcmp' 'tmp_31' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln54)   --->   "%and_ln54 = and i1 %or_ln54, i1 %tmp_31" [top.cpp:54]   --->   Operation 252 'and' 'and_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 253 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln54 = select i1 %and_ln54, i32 %val, i32 0" [top.cpp:54]   --->   Operation 253 'select' 'select_ln54' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 254 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln54 = store i32 %select_ln54, i7 %hidden_out_addr" [top.cpp:54]   --->   Operation 254 'store' 'store_ln54' <Predicate = (icmp_ln42_1)> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_37 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln42 = br void %new.latch.for.body4.split" [top.cpp:42]   --->   Operation 255 'br' 'br_ln42' <Predicate = (icmp_ln42_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.616ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln42', top.cpp:42) of constant 0 on local variable 'j', top.cpp:42 [18]  (1.298 ns)
	'load' operation 5 bit ('j_load', top.cpp:42) on local variable 'j', top.cpp:42 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln42', top.cpp:42) [32]  (1.022 ns)
	'select' operation 5 bit ('select_ln38', top.cpp:38) [33]  (0.976 ns)
	'add' operation 5 bit ('add_ln42', top.cpp:42) [152]  (1.022 ns)
	'store' operation 0 bit ('store_ln42', top.cpp:42) of variable 'add_ln42', top.cpp:42 on local variable 'j', top.cpp:42 [181]  (1.298 ns)

 <State 2>: 0.980ns
The critical path consists of the following:
	'mul' operation 12 bit of DSP[43] ('mul_ln42', top.cpp:42) [39]  (0.980 ns)

 <State 3>: 1.760ns
The critical path consists of the following:
	'mul' operation 12 bit of DSP[43] ('mul_ln42', top.cpp:42) [39]  (0.000 ns)
	'add' operation 12 bit of DSP[43] ('add_ln44', top.cpp:44) [43]  (1.760 ns)

 <State 4>: 4.531ns
The critical path consists of the following:
	'add' operation 12 bit of DSP[43] ('add_ln44', top.cpp:44) [43]  (1.760 ns)
	'getelementptr' operation 15 bit ('layer1_w_addr', top.cpp:44) [45]  (0.000 ns)
	'load' operation 32 bit ('w', top.cpp:44) on array 'layer1_w' [46]  (2.771 ns)

 <State 5>: 7.264ns
The critical path consists of the following:
	'load' operation 32 bit ('w', top.cpp:44) on array 'layer1_w' [46]  (2.771 ns)
	'xor' operation 32 bit ('xnor_result', top.cpp:48) [50]  (0.808 ns)
	'select' operation 2 bit ('cnt', top.cpp:15->top.cpp:49) [55]  (0.813 ns)
	'add' operation 2 bit ('cnt', top.cpp:15->top.cpp:49) [57]  (0.632 ns)
	'select' operation 2 bit ('cnt', top.cpp:15->top.cpp:49) [58]  (0.813 ns)
	'add' operation 3 bit ('add_ln15', top.cpp:15->top.cpp:49) [61]  (0.632 ns)
	'select' operation 3 bit ('cnt', top.cpp:15->top.cpp:49) [62]  (0.795 ns)

 <State 6>: 7.290ns
The critical path consists of the following:
	'add' operation 3 bit ('cnt', top.cpp:15->top.cpp:49) [64]  (0.768 ns)
	'select' operation 3 bit ('cnt', top.cpp:15->top.cpp:49) [65]  (0.795 ns)
	'add' operation 3 bit ('add_ln15_2', top.cpp:15->top.cpp:49) [67]  (0.768 ns)
	'select' operation 3 bit ('cnt', top.cpp:15->top.cpp:49) [68]  (0.795 ns)
	'add' operation 3 bit ('cnt', top.cpp:15->top.cpp:49) [70]  (0.768 ns)
	'select' operation 3 bit ('cnt', top.cpp:15->top.cpp:49) [71]  (0.795 ns)
	'add' operation 4 bit ('add_ln15_4', top.cpp:15->top.cpp:49) [74]  (0.768 ns)
	'select' operation 4 bit ('cnt', top.cpp:15->top.cpp:49) [75]  (0.836 ns)
	'add' operation 4 bit ('cnt', top.cpp:15->top.cpp:49) [77]  (0.997 ns)

 <State 7>: 6.335ns
The critical path consists of the following:
	'select' operation 4 bit ('cnt', top.cpp:15->top.cpp:49) [78]  (0.836 ns)
	'add' operation 4 bit ('add_ln15_6', top.cpp:15->top.cpp:49) [80]  (0.997 ns)
	'select' operation 4 bit ('cnt', top.cpp:15->top.cpp:49) [81]  (0.836 ns)
	'add' operation 4 bit ('cnt', top.cpp:15->top.cpp:49) [83]  (0.997 ns)
	'select' operation 4 bit ('cnt', top.cpp:15->top.cpp:49) [84]  (0.836 ns)
	'add' operation 4 bit ('add_ln15_8', top.cpp:15->top.cpp:49) [86]  (0.997 ns)
	'select' operation 4 bit ('cnt', top.cpp:15->top.cpp:49) [87]  (0.836 ns)

 <State 8>: 6.496ns
The critical path consists of the following:
	'add' operation 4 bit ('cnt', top.cpp:15->top.cpp:49) [89]  (0.997 ns)
	'select' operation 4 bit ('cnt', top.cpp:15->top.cpp:49) [90]  (0.836 ns)
	'add' operation 4 bit ('add_ln15_10', top.cpp:15->top.cpp:49) [92]  (0.997 ns)
	'select' operation 4 bit ('cnt', top.cpp:15->top.cpp:49) [93]  (0.836 ns)
	'add' operation 4 bit ('cnt', top.cpp:15->top.cpp:49) [95]  (0.997 ns)
	'select' operation 4 bit ('cnt', top.cpp:15->top.cpp:49) [96]  (0.836 ns)
	'add' operation 5 bit ('add_ln15_12', top.cpp:15->top.cpp:49) [99]  (0.997 ns)

 <State 9>: 6.970ns
The critical path consists of the following:
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [100]  (0.976 ns)
	'add' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [102]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [103]  (0.976 ns)
	'add' operation 5 bit ('add_ln15_14', top.cpp:15->top.cpp:49) [105]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [106]  (0.976 ns)
	'add' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [108]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [109]  (0.976 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln15_16', top.cpp:15->top.cpp:49) [111]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [112]  (0.976 ns)
	'add' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [114]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [115]  (0.976 ns)
	'add' operation 5 bit ('add_ln15_18', top.cpp:15->top.cpp:49) [117]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [118]  (0.976 ns)
	'add' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [120]  (1.022 ns)

 <State 11>: 6.970ns
The critical path consists of the following:
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [121]  (0.976 ns)
	'add' operation 5 bit ('add_ln15_20', top.cpp:15->top.cpp:49) [123]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [124]  (0.976 ns)
	'add' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [126]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [127]  (0.976 ns)
	'add' operation 5 bit ('add_ln15_22', top.cpp:15->top.cpp:49) [129]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [130]  (0.976 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'add' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [132]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [133]  (0.976 ns)
	'add' operation 5 bit ('add_ln15_24', top.cpp:15->top.cpp:49) [135]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [136]  (0.976 ns)
	'add' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [138]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [139]  (0.976 ns)
	'add' operation 5 bit ('add_ln15_26', top.cpp:15->top.cpp:49) [141]  (1.022 ns)

 <State 13>: 6.711ns
The critical path consists of the following:
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [142]  (0.976 ns)
	'add' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [144]  (1.022 ns)
	'select' operation 5 bit ('cnt', top.cpp:15->top.cpp:49) [145]  (0.976 ns)
	'add' operation 6 bit ('add_ln15_28', top.cpp:15->top.cpp:49) [148]  (1.022 ns)
	'select' operation 6 bit ('cnt', top.cpp:15->top.cpp:49) [149]  (0.000 ns)
	'add' operation 10 bit ('total_popcount', top.cpp:49) [151]  (1.417 ns)
	'store' operation 0 bit ('store_ln39', top.cpp:39) of variable 'total_popcount', top.cpp:49 on local variable 'total_popcount', top.cpp:39 [182]  (1.298 ns)

 <State 14>: 7.140ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', top.cpp:53) [155]  (7.140 ns)

 <State 15>: 7.140ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', top.cpp:53) [155]  (7.140 ns)

 <State 16>: 7.140ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', top.cpp:53) [155]  (7.140 ns)

 <State 17>: 7.140ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', top.cpp:53) [155]  (7.140 ns)

 <State 18>: 7.140ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', top.cpp:53) [155]  (7.140 ns)

 <State 19>: 6.628ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53) [162]  (6.628 ns)

 <State 20>: 6.628ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53) [162]  (6.628 ns)

 <State 21>: 6.628ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53) [162]  (6.628 ns)

 <State 22>: 6.628ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53) [162]  (6.628 ns)

 <State 23>: 6.628ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8->top.cpp:53) [162]  (6.628 ns)

 <State 24>: 7.196ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('val', top.cpp:53) [163]  (7.196 ns)

 <State 25>: 7.196ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('val', top.cpp:53) [163]  (7.196 ns)

 <State 26>: 7.196ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('val', top.cpp:53) [163]  (7.196 ns)

 <State 27>: 7.196ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('val', top.cpp:53) [163]  (7.196 ns)

 <State 28>: 7.196ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('val', top.cpp:53) [163]  (7.196 ns)

 <State 29>: 7.196ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('val', top.cpp:53) [163]  (7.196 ns)

 <State 30>: 7.196ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('val', top.cpp:53) [163]  (7.196 ns)

 <State 31>: 7.196ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('val', top.cpp:53) [163]  (7.196 ns)

 <State 32>: 7.196ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('val', top.cpp:53) [163]  (7.196 ns)

 <State 33>: 7.196ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('val', top.cpp:53) [163]  (7.196 ns)

 <State 34>: 7.196ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('val', top.cpp:53) [163]  (7.196 ns)

 <State 35>: 7.196ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('val', top.cpp:53) [163]  (7.196 ns)

 <State 36>: 4.198ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_31', top.cpp:54) [170]  (4.198 ns)

 <State 37>: 6.753ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_31', top.cpp:54) [170]  (4.198 ns)
	'and' operation 1 bit ('and_ln54', top.cpp:54) [171]  (0.000 ns)
	'select' operation 32 bit ('select_ln54', top.cpp:54) [172]  (0.800 ns)
	'store' operation 0 bit ('store_ln54', top.cpp:54) of variable 'select_ln54', top.cpp:54 on array 'hidden_out' [176]  (1.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
