#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat May 07 18:25:21 2016
# Process ID: 22456
# Current directory: E:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: E:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.runs/impl_1/system_wrapper.vdi
# Journal file: E:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [e:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [e:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [e:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/sources_1/bd/system/ip/system_axis2vga_0_0/src/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/axis2vga_0/inst/video_output_buffer_u/U0'
Finished Parsing XDC File [e:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/sources_1/bd/system/ip/system_axis2vga_0_0/src/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/axis2vga_0/inst/video_output_buffer_u/U0'
Parsing XDC File [e:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_25M_1/system_rst_processing_system7_0_25M_1_board.xdc] for cell 'system_i/rst_processing_system7_0_25M'
Finished Parsing XDC File [e:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_25M_1/system_rst_processing_system7_0_25M_1_board.xdc] for cell 'system_i/rst_processing_system7_0_25M'
Parsing XDC File [e:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_25M_1/system_rst_processing_system7_0_25M_1.xdc] for cell 'system_i/rst_processing_system7_0_25M'
Finished Parsing XDC File [e:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_25M_1/system_rst_processing_system7_0_25M_1.xdc] for cell 'system_i/rst_processing_system7_0_25M'
Parsing XDC File [E:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/constrs_1/new/miz702.xdc]
Finished Parsing XDC File [E:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/constrs_1/new/miz702.xdc]
Parsing XDC File [E:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [E:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [e:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [e:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 598.777 ; gain = 386.473
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in 24 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.400 . Memory (MB): peak = 724.383 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 54d73a0d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1093ea673

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1042.699 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 79 cells.
Phase 2 Constant Propagation | Checksum: 1f4925db7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1042.699 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 762 unconnected nets.
INFO: [Opt 31-11] Eliminated 448 unconnected cells.
Phase 3 Sweep | Checksum: 1f81e9050

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.699 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1042.699 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f81e9050

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.699 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: d8ba511b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.528 . Memory (MB): peak = 1198.570 ; gain = 0.000
Ending Power Optimization Task | Checksum: d8ba511b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1198.570 ; gain = 155.871
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1198.570 ; gain = 599.793
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.841 . Memory (MB): peak = 1198.570 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1198.570 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in 24 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1198.570 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 2b4d4a87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1198.570 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 2b4d4a87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 2b4d4a87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 5efcb41c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13f4e1456

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 210bb3281

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 2215336ff

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 2215336ff

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 2215336ff

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 2215336ff

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2215336ff

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1cf3989f2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cf3989f2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e47f88ea

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17fa4df83

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 17fa4df83

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d0477e70

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d0477e70

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1894d64cb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1894d64cb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1894d64cb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1894d64cb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 1894d64cb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 24a9dfc6d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 24a9dfc6d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 2712809e9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 2712809e9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 2712809e9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1d0418ff2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1d0418ff2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1d0418ff2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=33.043. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 201b1a8ff

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 201b1a8ff

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 201b1a8ff

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 201b1a8ff

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 201b1a8ff

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 201b1a8ff

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 201b1a8ff

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1d4852adf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d4852adf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000
Ending Placer Task | Checksum: 143c5d839

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1198.570 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.570 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1198.570 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1198.570 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1198.570 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1198.570 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in 24 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c8e0493c ConstDB: 0 ShapeSum: 7ae58efd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10cff5cb2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10cff5cb2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10cff5cb2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1198.570 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 9f4a90ff

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 1198.570 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=33.203 | TNS=0.000  | WHS=-0.325 | THS=-53.928|

Phase 2 Router Initialization | Checksum: 15f8b9eb7

Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 189c880db

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 19fd75d6c

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1198.570 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=31.626 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d789d058

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 181bc8735

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1198.570 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=31.626 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f293d1a3

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1f293d1a3

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23240e7f9

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.570 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=31.640 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 23240e7f9

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23240e7f9

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.570 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 23240e7f9

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 140fcc282

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.570 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=31.640 | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 145ccdbef

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.637206 %
  Global Horizontal Routing Utilization  = 0.858942 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 165793004

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 165793004

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1daa0095e

Time (s): cpu = 00:01:18 ; elapsed = 00:01:04 . Memory (MB): peak = 1198.570 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=31.640 | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1daa0095e

Time (s): cpu = 00:01:18 ; elapsed = 00:01:04 . Memory (MB): peak = 1198.570 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:18 ; elapsed = 00:01:04 . Memory (MB): peak = 1198.570 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:10 . Memory (MB): peak = 1198.570 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1198.570 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Miz702/Miz702_Sys_MedianFilter/miz702_sys.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in 24 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 20 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/axis2vga_0/inst/s_axis_tdata[0], system_i/axis2vga_0/inst/s_axis_tdata[1], system_i/axis2vga_0/inst/s_axis_tdata[2], system_i/axis2vga_0/inst/s_axis_tdata[3], system_i/axis2vga_0/inst/s_axis_tdata[4], system_i/axis2vga_0/inst/s_axis_tdata[5], system_i/axis2vga_0/inst/s_axis_tdata[6], system_i/axis2vga_0/inst/s_axis_tdata[7], system_i/axis2vga_0/inst/video_data_o[0], system_i/axis2vga_0/inst/video_data_o[1], system_i/axis2vga_0/inst/video_data_o[2], system_i/axis2vga_0/inst/video_data_o[3], system_i/axis2vga_0/inst/video_data_o[8], system_i/axis2vga_0/inst/video_data_o[9], system_i/axis2vga_0/inst/video_data_o[10] (the first 15 of 20 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1533.891 ; gain = 323.813
INFO: [Common 17-206] Exiting Vivado at Sat May 07 18:29:57 2016...
