// Seed: 1098871725
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 id_5;
  assign id_3 = id_1;
  reg id_6;
  assign id_4 = 1;
  tri0 id_7;
  assign id_4 = id_5;
  reg  id_8;
  wire id_9;
  always id_8 = #id_10 1;
  always @(posedge id_8 ? 1 : id_6 ? 1'b0 : 1 ? 1'b0 : id_8 - id_9) begin : LABEL_0
    if (1)
      if ({1, 1}) begin : LABEL_0
        id_6 <= 1;
      end
  end
  reg id_11;
  id_12(
      id_8, 1, 1, id_6
  );
  wire id_13;
  wire id_14;
  always @(id_1 or posedge id_3)
    if (id_10 + 1) id_7 = (id_3) == id_3 ^ id_9;
    else begin : LABEL_0
      id_11 <= 1;
    end
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output wire id_2,
    input wor id_3,
    input tri0 id_4
    , id_8, id_9,
    input uwire id_5,
    output supply1 id_6
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9
  );
  always @(posedge id_5) id_1 = id_3;
endmodule
