// Seed: 1280926293
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  always @(posedge 1 or posedge 1'b0) id_1 <= 1;
  type_5(
      1'b0, 1'd0 + 1
  );
  always @(id_3) begin
    if (id_1)
      if (1) begin
        id_1 <= 1;
        id_1 <= id_1;
      end else id_1 <= #1 1'b0;
  end
  assign id_3 = id_3 ? 1'b0 : id_2;
  reg id_3 = 1;
  reg id_4 = id_1 - id_2;
  assign id_4 = {(1), id_1} & id_1 ? id_3 : 1 ? id_4 : 1'h0;
  type_7(
      1, id_3, (id_1)
  );
endmodule
