	component acl_kernel_clk is
		port (
			kernel_clk2x_clk         : out std_logic;                                        -- clk
			pll_refclk_clk           : in  std_logic                     := 'X';             -- clk
			ctrl_waitrequest         : out std_logic;                                        -- waitrequest
			ctrl_readdata            : out std_logic_vector(31 downto 0);                    -- readdata
			ctrl_readdatavalid       : out std_logic;                                        -- readdatavalid
			ctrl_burstcount          : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- burstcount
			ctrl_writedata           : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			ctrl_address             : in  std_logic_vector(10 downto 0) := (others => 'X'); -- address
			ctrl_write               : in  std_logic                     := 'X';             -- write
			ctrl_read                : in  std_logic                     := 'X';             -- read
			ctrl_byteenable          : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			ctrl_debugaccess         : in  std_logic                     := 'X';             -- debugaccess
			kernel_clk_clk           : out std_logic;                                        -- clk
			kernel_pll_locked_export : out std_logic;                                        -- export
			clk_clk                  : in  std_logic                     := 'X';             -- clk
			reset_reset_n            : in  std_logic                     := 'X'              -- reset_n
		);
	end component acl_kernel_clk;

