###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       287254   # Number of WRITE/WRITEP commands
num_reads_done                 =      1023107   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       753991   # Number of read row buffer hits
num_read_cmds                  =      1023099   # Number of READ/READP commands
num_writes_done                =       287269   # Number of read requests issued
num_write_row_hits             =       220786   # Number of write row buffer hits
num_act_cmds                   =       337704   # Number of ACT commands
num_pre_cmds                   =       337674   # Number of PRE commands
num_ondemand_pres              =       313046   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9504235   # Cyles of rank active rank.0
rank_active_cycles.1           =      9307601   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       495765   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       692399   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1255922   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15476   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3551   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1567   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1901   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1925   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2577   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2866   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1559   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          616   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22420   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           48   # Write cmd latency (cycles)
write_latency[20-39]           =          374   # Write cmd latency (cycles)
write_latency[40-59]           =          433   # Write cmd latency (cycles)
write_latency[60-79]           =          746   # Write cmd latency (cycles)
write_latency[80-99]           =         1420   # Write cmd latency (cycles)
write_latency[100-119]         =         2274   # Write cmd latency (cycles)
write_latency[120-139]         =         3613   # Write cmd latency (cycles)
write_latency[140-159]         =         5263   # Write cmd latency (cycles)
write_latency[160-179]         =         6852   # Write cmd latency (cycles)
write_latency[180-199]         =         8416   # Write cmd latency (cycles)
write_latency[200-]            =       257815   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       279418   # Read request latency (cycles)
read_latency[40-59]            =       105262   # Read request latency (cycles)
read_latency[60-79]            =       138083   # Read request latency (cycles)
read_latency[80-99]            =        72729   # Read request latency (cycles)
read_latency[100-119]          =        56533   # Read request latency (cycles)
read_latency[120-139]          =        48085   # Read request latency (cycles)
read_latency[140-159]          =        34698   # Read request latency (cycles)
read_latency[160-179]          =        28536   # Read request latency (cycles)
read_latency[180-199]          =        23403   # Read request latency (cycles)
read_latency[200-]             =       236353   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.43397e+09   # Write energy
read_energy                    =  4.12514e+09   # Read energy
act_energy                     =  9.23958e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.37967e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.32352e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93064e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80794e+09   # Active standby energy rank.1
average_read_latency           =      170.322   # Average read request latency (cycles)
average_interarrival           =      7.63127   # Average request interarrival latency (cycles)
total_energy                   =  1.94966e+10   # Total energy (pJ)
average_power                  =      1949.66   # Average power (mW)
average_bandwidth              =      11.1819   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       290174   # Number of WRITE/WRITEP commands
num_reads_done                 =      1000643   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       725328   # Number of read row buffer hits
num_read_cmds                  =      1000638   # Number of READ/READP commands
num_writes_done                =       290191   # Number of read requests issued
num_write_row_hits             =       217497   # Number of write row buffer hits
num_act_cmds                   =       350050   # Number of ACT commands
num_pre_cmds                   =       350024   # Number of PRE commands
num_ondemand_pres              =       325671   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9407738   # Cyles of rank active rank.0
rank_active_cycles.1           =      9376299   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       592262   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       623701   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1234879   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17051   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3503   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1615   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1866   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2026   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2498   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2860   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1574   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          593   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22369   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           39   # Write cmd latency (cycles)
write_latency[20-39]           =          357   # Write cmd latency (cycles)
write_latency[40-59]           =          499   # Write cmd latency (cycles)
write_latency[60-79]           =          793   # Write cmd latency (cycles)
write_latency[80-99]           =         1427   # Write cmd latency (cycles)
write_latency[100-119]         =         2516   # Write cmd latency (cycles)
write_latency[120-139]         =         4330   # Write cmd latency (cycles)
write_latency[140-159]         =         6151   # Write cmd latency (cycles)
write_latency[160-179]         =         8011   # Write cmd latency (cycles)
write_latency[180-199]         =         9817   # Write cmd latency (cycles)
write_latency[200-]            =       256234   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       276611   # Read request latency (cycles)
read_latency[40-59]            =       104101   # Read request latency (cycles)
read_latency[60-79]            =       147241   # Read request latency (cycles)
read_latency[80-99]            =        72949   # Read request latency (cycles)
read_latency[100-119]          =        57296   # Read request latency (cycles)
read_latency[120-139]          =        48412   # Read request latency (cycles)
read_latency[140-159]          =        33568   # Read request latency (cycles)
read_latency[160-179]          =        26345   # Read request latency (cycles)
read_latency[180-199]          =        21058   # Read request latency (cycles)
read_latency[200-]             =       213057   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.44855e+09   # Write energy
read_energy                    =  4.03457e+09   # Read energy
act_energy                     =  9.57737e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.84286e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.99376e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87043e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85081e+09   # Active standby energy rank.1
average_read_latency           =      161.858   # Average read request latency (cycles)
average_interarrival           =      7.74683   # Average request interarrival latency (cycles)
total_energy                   =  1.94504e+10   # Total energy (pJ)
average_power                  =      1945.04   # Average power (mW)
average_bandwidth              =      11.0151   # Average bandwidth
