<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1767177752" />
    <testcase name="test_uart_tx_reset" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="133" time="0.00010395050048828125" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_tx_single_byte" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="143" time="3.409385681152344e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_tx_multiple_bytes" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="154" time="2.47955322265625e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_tx_edge_cases" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="172" time="2.193450927734375e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_tx_timing" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="184" time="2.1219253540039062e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_reset" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="201" time="0.0003132820129394531" sim_time_ns="50.0" ratio_time="159600.60882800608" />
    <testcase name="test_uart_rx_single_byte" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="211" time="0.06581521034240723" sim_time_ns="86880.0" ratio_time="1320059.5963760058" />
    <testcase name="test_uart_rx_multiple_bytes" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="226" time="0.26367998123168945" sim_time_ns="347340.0" ratio_time="1317278.6131792099" />
    <testcase name="test_uart_rx_edge_cases" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="242" time="0.13141512870788574" sim_time_ns="173700.00000000006" ratio_time="1321765.6270466899" />
    <testcase name="test_uart_rx_false_start" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="256" time="0.022972822189331055" sim_time_ns="52140.0" ratio_time="2269638.426236314" />
    <testcase name="test_uart_rx_framing_error" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="272" time="0.06979513168334961" sim_time_ns="104210.0" ratio_time="1493084.080316456" />
    <testcase name="test_uart_loopback_single" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="288" time="0.06585907936096191" sim_time_ns="86860.0" ratio_time="1318876.6202445037" />
    <testcase name="test_uart_loopback_multiple" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="307" time="0.1979677677154541" sim_time_ns="260520.00000000012" ratio_time="1315971.8019069373" />
  </testsuite>
</testsuites>