
#####  START OF RAM REPORT FOR COMPILE POINT: DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                             PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                          DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAO0IOI.CAXI4DMAIIIlI.CAXI4DMAl1I0l     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAO0IOI.CAXI4DMAIIIlI.CAXI4DMAl1I0l     512X40_512X40          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                 
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAO0IOI.CAXI4DMAIOIlI.CAXI4DMAl1I0l     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAO0IOI.CAXI4DMAIOIlI.CAXI4DMAl1I0l     512X40_512X40          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                 
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAO0IOI.CAXI4DMAOIIlI.CAXI4DMAl1I0l     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAO0IOI.CAXI4DMAOIIlI.CAXI4DMAl1I0l     512X40_512X40          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                 
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAO0IOI.CAXI4DMAOOIlI.CAXI4DMAl1I0l     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAO0IOI.CAXI4DMAOOIlI.CAXI4DMAl1I0l     512X40_512X40          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                 
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAO0IOI.CAXI4DMAlOIlI.CAXI4DMAl1I0l     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAO0IOI.CAXI4DMAlOIlI.CAXI4DMAl1I0l     512X40_512X40          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
=================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                         PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                 DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10[31:0]                                          RAM                DEFAULT            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_0_0                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_0_1                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_0_2                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_1_0                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_1_1                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_1_2                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_2_0                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_2_1                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_2_2                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_3_0                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_3_1                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_3_2                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
NO               FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100[31:0]                                          RAM                DEFAULT            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_0_0                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_0_1                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_0_2                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_1_0                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_1_1                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_1_2                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_2_0                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_2_1                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_2_2                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_3_0                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_3_1                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_3_2                                          64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
NO               FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAlO0OI.genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110[41:0]     RAM                DEFAULT            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAlO0OI.genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.                   
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAlO0OI.genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_1     64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAlO0OI.genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_2     64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                                              
                                                                                                                                                                                            FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAlO0OI.genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_3     64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                                              
============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                          PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.CAXI4DMAO0IOI.un402_CAXI4DMAll0II[1:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11  #####

