{
    "name": "Baby-Risco-5",
    "folder": "Baby-Risco-5",
    "sim_files": [],
    "files": [
        "debug/clk_divider.v",
        "debug/debug.v",
        "debug/reset.v",
        "fpga/colorlight_i9/main.v",
        "fpga/cyclone10gx/main.v",
        "fpga/de1soc/main.v",
        "fpga/digilent_arty/main.v",
        "fpga/nexys4_ddr/main.v",
        "fpga/tangnano20k/main.v",
        "fpga/tangnano20k_yosys/main.v",
        "fpga/xilinx_vc709/main.v",
        "src/core/alu.v",
        "src/core/alu_control.v",
        "src/core/control_unit.v",
        "src/core/core.v",
        "src/core/immediate_generator.v",
        "src/core/registers.v",
        "src/peripheral/leds.v",
        "src/peripheral/memory.v",
        "src/peripheral/soc.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/JN513/Baby-Risco-5",
    "top_module": "Core",
    "extra_flags": [],
    "language_version": "1364-2005",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": false
}