,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/soric_soc,soric_soc,soric_soc,flow completed,0h9m7s0ms,0h4m30s0ms,18007.843137254902,0.51,9003.921568627451,9.08,1211.36,4592,0,0,0,0,0,0,0,179,0,0,-1,853189,54394,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,658570680.0,0.0,50.6,27.3,49.0,4.69,-1,3135,7306,323,4465,0,0,0,3666,459,8,107,105,351,75,20,1439,774,1187,12,204,6760,0,6964,25.0,40.0,40,DELAY 2,4,50,1,153.6,153.18,0.2,0.25,sky130_fd_sc_hd,0,4
