{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414277812745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414277812745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 17:56:52 2014 " "Processing started: Sat Oct 25 17:56:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414277812745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414277812745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q7_LCD_marquee -c Q7_LCD_marquee " "Command: quartus_map --read_settings_files=on --write_settings_files=off Q7_LCD_marquee -c Q7_LCD_marquee" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414277812745 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414277814126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_marquee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_marquee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_marquee-behavior " "Found design unit 1: lcd_marquee-behavior" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414277815397 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_marquee " "Found entity 1: lcd_marquee" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414277815397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414277815397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/lcd_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414277815409 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/lcd_controller.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414277815409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414277815409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_1Hz-behv " "Found design unit 1: counter_1Hz-behv" {  } { { "counter_1Hz.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/counter_1Hz.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414277815411 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_1Hz " "Found entity 1: counter_1Hz" {  } { { "counter_1Hz.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/counter_1Hz.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414277815411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414277815411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_785tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_785tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_785tick-behv " "Found design unit 1: counter_785tick-behv" {  } { { "counter_785tick.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/counter_785tick.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414277815427 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_785tick " "Found entity 1: counter_785tick" {  } { { "counter_785tick.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/counter_785tick.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414277815427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414277815427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_marquee " "Elaborating entity \"LCD_marquee\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414277815532 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG LCD_marquee.vhd(39) " "VHDL Signal Declaration warning at LCD_marquee.vhd(39): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1414277815532 "|LCD_marquee"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON LCD_marquee.vhd(41) " "VHDL Signal Declaration warning at LCD_marquee.vhd(41): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1414277815532 "|LCD_marquee"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "goto_line1 LCD_marquee.vhd(59) " "VHDL Signal Declaration warning at LCD_marquee.vhd(59): used explicit default value for signal \"goto_line1\" because signal was never assigned a value" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1414277815548 "|LCD_marquee"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "goto_line2 LCD_marquee.vhd(60) " "VHDL Signal Declaration warning at LCD_marquee.vhd(60): used explicit default value for signal \"goto_line2\" because signal was never assigned a value" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1414277815548 "|LCD_marquee"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:dut " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:dut\"" {  } { { "LCD_marquee.vhd" "dut" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414277815603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_1Hz counter_1Hz:clk_lcd_gen " "Elaborating entity \"counter_1Hz\" for hierarchy \"counter_1Hz:clk_lcd_gen\"" {  } { { "LCD_marquee.vhd" "clk_lcd_gen" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414277815618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_785tick counter_785tick:clk_lcd_gen785 " "Elaborating entity \"counter_785tick\" for hierarchy \"counter_785tick:clk_lcd_gen785\"" {  } { { "LCD_marquee.vhd" "clk_lcd_gen785" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414277815635 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lcd_line1 " "RAM logic \"lcd_line1\" is uninferred due to inappropriate RAM size" {  } { { "LCD_marquee.vhd" "lcd_line1" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 57 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1414277816507 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lcd_line2 " "RAM logic \"lcd_line2\" is uninferred due to inappropriate RAM size" {  } { { "LCD_marquee.vhd" "lcd_line2" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 58 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1414277816507 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1414277816507 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414277817811 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414277817811 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414277817811 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414277817811 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414277817811 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414277817811 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414277817811 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414277817811 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1414277817811 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277818228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277818228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277818228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277818228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277818228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277818228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277818228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277818228 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1414277818228 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414277818228 "|lcd_marquee|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414277818228 "|lcd_marquee|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414277818228 "|lcd_marquee|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414277818228 "|lcd_marquee|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414277818228 "|lcd_marquee|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414277818228 "|lcd_marquee|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414277818228 "|lcd_marquee|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414277818228 "|lcd_marquee|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414277818228 "|lcd_marquee|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414277818228 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1414277818546 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1414277819639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414277820160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820160 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414277820309 "|lcd_marquee|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1414277820309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "431 " "Implemented 431 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414277820309 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414277820309 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1414277820309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "392 " "Implemented 392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414277820309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414277820309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414277820366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 17:57:00 2014 " "Processing ended: Sat Oct 25 17:57:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414277820366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414277820366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414277820366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414277820366 ""}
