

================================================================
== Vivado HLS Report for 'load64_3'
================================================================
* Date:           Tue Apr  4 22:25:36 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 2.422 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9| 90.000 us | 90.000 us |    9|    9|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     280|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      42|    -|
|Register         |        -|      -|     135|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     135|     322|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |i_fu_76_p2            |     +    |      0|  0|   13|           4|           1|
    |icmp_ln30_fu_70_p2    |   icmp   |      0|  0|   11|           4|           5|
    |r_fu_123_p2           |    or    |      0|  0|   64|          64|          64|
    |select_ln31_fu_91_p3  |  select  |      0|  0|    8|           1|           8|
    |shl_ln31_fu_117_p2    |    shl   |      0|  0|  182|          64|          64|
    |xor_ln31_fu_86_p2     |    xor   |      0|  0|    2|           1|           1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  280|         138|         143|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  15|          3|    1|          3|
    |ap_return   |   9|          2|   64|        128|
    |i_0_reg_44  |   9|          2|    4|          8|
    |r_0_reg_55  |   9|          2|   64|        128|
    +------------+----+-----------+-----+-----------+
    |Total       |  42|          9|  133|        267|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   2|   0|    2|          0|
    |ap_return_preg      |  64|   0|   64|          0|
    |i_0_reg_44          |   4|   0|    4|          0|
    |r_0_reg_55          |  64|   0|   64|          0|
    |trunc_ln31_reg_139  |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 135|   0|  135|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   load64.3   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   load64.3   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   load64.3   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   load64.3   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   load64.3   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   load64.3   | return value |
|ap_return  | out |   64| ap_ctrl_hs |   load64.3   | return value |
|x_0_read   |  in |    8|   ap_none  |   x_0_read   |    scalar    |
|x_1_read   |  in |    8|   ap_none  |   x_1_read   |    scalar    |
|x_offset   |  in |   64|   ap_none  |   x_offset   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %x_offset)" [fips202.c:26]   --->   Operation 3 'read' 'x_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_1_read)" [fips202.c:26]   --->   Operation 4 'read' 'x_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_0_read)" [fips202.c:26]   --->   Operation 5 'read' 'x_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i64 %x_offset_read to i1" [fips202.c:31]   --->   Operation 6 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:30]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%r_0 = phi i64 [ 0, %0 ], [ %r, %2 ]"   --->   Operation 9 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0, -8" [fips202.c:30]   --->   Operation 10 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.49ns)   --->   "%i = add i4 %i_0, 1" [fips202.c:30]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %3, label %2" [fips202.c:30]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31_1 = trunc i4 %i_0 to i1" [fips202.c:31]   --->   Operation 14 'trunc' 'trunc_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%xor_ln31 = xor i1 %trunc_ln31_1, %trunc_ln31" [fips202.c:31]   --->   Operation 15 'xor' 'xor_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%select_ln31 = select i1 %xor_ln31, i8 %x_1_read_1, i8 %x_0_read_1" [fips202.c:31]   --->   Operation 16 'select' 'select_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31 = zext i8 %select_ln31 to i64" [fips202.c:31]   --->   Operation 17 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31_2 = trunc i4 %i_0 to i3" [fips202.c:31]   --->   Operation 18 'trunc' 'trunc_ln31_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31_2, i3 0)" [fips202.c:31]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_1 = zext i6 %shl_ln to i64" [fips202.c:31]   --->   Operation 20 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln31 = shl i64 %zext_ln31, %zext_ln31_1" [fips202.c:31]   --->   Operation 21 'shl' 'shl_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %shl_ln31, %r_0" [fips202.c:31]   --->   Operation 22 'or' 'r' <Predicate = (!icmp_ln30)> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:30]   --->   Operation 23 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret i64 %r_0" [fips202.c:33]   --->   Operation 24 'ret' <Predicate = (icmp_ln30)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_offset_read (read             ) [ 000]
x_1_read_1    (read             ) [ 001]
x_0_read_1    (read             ) [ 001]
trunc_ln31    (trunc            ) [ 001]
br_ln30       (br               ) [ 011]
i_0           (phi              ) [ 001]
r_0           (phi              ) [ 001]
icmp_ln30     (icmp             ) [ 001]
empty         (speclooptripcount) [ 000]
i             (add              ) [ 011]
br_ln30       (br               ) [ 000]
trunc_ln31_1  (trunc            ) [ 000]
xor_ln31      (xor              ) [ 000]
select_ln31   (select           ) [ 000]
zext_ln31     (zext             ) [ 000]
trunc_ln31_2  (trunc            ) [ 000]
shl_ln        (bitconcatenate   ) [ 000]
zext_ln31_1   (zext             ) [ 000]
shl_ln31      (shl              ) [ 000]
r             (or               ) [ 011]
br_ln30       (br               ) [ 011]
ret_ln33      (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="x_offset_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="64" slack="0"/>
<pin id="28" dir="0" index="1" bw="64" slack="0"/>
<pin id="29" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_offset_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="x_1_read_1_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="8" slack="0"/>
<pin id="35" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_read_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="x_0_read_1_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_read_1/1 "/>
</bind>
</comp>

<comp id="44" class="1005" name="i_0_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="1"/>
<pin id="46" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_0_phi_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="1"/>
<pin id="50" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="55" class="1005" name="r_0_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="64" slack="1"/>
<pin id="57" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="59" class="1004" name="r_0_phi_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="1"/>
<pin id="61" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="64" slack="0"/>
<pin id="63" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln31_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="icmp_ln30_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="trunc_ln31_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="xor_ln31_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="1"/>
<pin id="89" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="select_ln31_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="1"/>
<pin id="94" dir="0" index="2" bw="8" slack="1"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln31_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="trunc_ln31_2_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_2/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="shl_ln_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="3" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln31_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="shl_ln31_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="6" slack="0"/>
<pin id="120" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="r_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="x_1_read_1_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="1"/>
<pin id="131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_1_read_1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="x_0_read_1_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="1"/>
<pin id="136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_0_read_1 "/>
</bind>
</comp>

<comp id="139" class="1005" name="trunc_ln31_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="152" class="1005" name="r_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="44" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="55" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="26" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="48" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="48" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="48" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="91" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="48" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="97" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="113" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="59" pin="4"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="32" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="137"><net_src comp="38" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="142"><net_src comp="66" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="150"><net_src comp="76" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="155"><net_src comp="123" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="59" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: load64.3 : x_0_read | {1 }
	Port: load64.3 : x_1_read | {1 }
	Port: load64.3 : x_offset | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln30 : 1
		i : 1
		br_ln30 : 2
		trunc_ln31_1 : 1
		xor_ln31 : 2
		select_ln31 : 2
		zext_ln31 : 3
		trunc_ln31_2 : 1
		shl_ln : 2
		zext_ln31_1 : 3
		shl_ln31 : 4
		r : 5
		ret_ln33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    or    |         r_fu_123         |    0    |    64   |
|----------|--------------------------|---------|---------|
|    shl   |      shl_ln31_fu_117     |    0    |    19   |
|----------|--------------------------|---------|---------|
|    add   |          i_fu_76         |    0    |    13   |
|----------|--------------------------|---------|---------|
|   icmp   |      icmp_ln30_fu_70     |    0    |    9    |
|----------|--------------------------|---------|---------|
|  select  |     select_ln31_fu_91    |    0    |    8    |
|----------|--------------------------|---------|---------|
|    xor   |      xor_ln31_fu_86      |    0    |    2    |
|----------|--------------------------|---------|---------|
|          | x_offset_read_read_fu_26 |    0    |    0    |
|   read   |   x_1_read_1_read_fu_32  |    0    |    0    |
|          |   x_0_read_1_read_fu_38  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     trunc_ln31_fu_66     |    0    |    0    |
|   trunc  |    trunc_ln31_1_fu_82    |    0    |    0    |
|          |    trunc_ln31_2_fu_101   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |      zext_ln31_fu_97     |    0    |    0    |
|          |    zext_ln31_1_fu_113    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_105      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   115   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_0_reg_44    |    4   |
|     i_reg_147    |    4   |
|    r_0_reg_55    |   64   |
|     r_reg_152    |   64   |
|trunc_ln31_reg_139|    1   |
|x_0_read_1_reg_134|    8   |
|x_1_read_1_reg_129|    8   |
+------------------+--------+
|       Total      |   153  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   115  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   153  |    -   |
+-----------+--------+--------+
|   Total   |   153  |   115  |
+-----------+--------+--------+
