
#define ADDR_IRAM0_ROM_0	( (BUS_IRAM0_BASE) + 0x00000000 )
#define ADDR_IRAM0_ROM_1	( (BUS_IRAM0_BASE) + 0x00010000 )
#define ADDR_IRAM0_SRAM_0	( (BUS_IRAM0_BASE) + 0x00020000 )
#define ADDR_IRAM0_SRAM_1	( (BUS_IRAM0_BASE) + 0x00022000 )
#define ADDR_IRAM0_SRAM_2	( (BUS_IRAM0_BASE) + 0x00024000 )
#define ADDR_IRAM0_SRAM_3	( (BUS_IRAM0_BASE) + 0x00026000 )
#define ADDR_IRAM0_SRAM_4	( (BUS_IRAM0_BASE) + 0x00028000 )
#define ADDR_IRAM0_SRAM_5	( (BUS_IRAM0_BASE) + 0x0002c000 )
#define ADDR_IRAM0_SRAM_6	( (BUS_IRAM0_BASE) + 0x00030000 )
#define ADDR_IRAM0_SRAM_7	( (BUS_IRAM0_BASE) + 0x00034000 )
#define ADDR_IRAM0_SRAM_8	( (BUS_IRAM0_BASE) + 0x00038000 )
#define ADDR_IRAM0_SRAM_9	( (BUS_IRAM0_BASE) + 0x0003c000 )
#define ADDR_IRAM0_SRAM_10	( (BUS_IRAM0_BASE) + 0x00040000 )
#define ADDR_IRAM0_SRAM_11	( (BUS_IRAM0_BASE) + 0x00044000 )
#define ADDR_IRAM0_SRAM_12	( (BUS_IRAM0_BASE) + 0x00048000 )
#define ADDR_IRAM0_SRAM_13	( (BUS_IRAM0_BASE) + 0x0004c000 )
#define ADDR_IRAM0_SRAM_14	( (BUS_IRAM0_BASE) + 0x00050000 )
#define ADDR_IRAM0_SRAM_15	( (BUS_IRAM0_BASE) + 0x00054000 )
#define ADDR_IRAM0_SRAM_16	( (BUS_IRAM0_BASE) + 0x00058000 )
#define ADDR_IRAM0_SRAM_17	( (BUS_IRAM0_BASE) + 0x0005c000 )
#define ADDR_IRAM0_SRAM_18	( (BUS_IRAM0_BASE) + 0x00060000 )
#define ADDR_IRAM0_SRAM_19	( (BUS_IRAM0_BASE) + 0x00064000 )
#define ADDR_IRAM0_SRAM_20	( (BUS_IRAM0_BASE) + 0x00068000 )
#define ADDR_IRAM0_SRAM_21	( (BUS_IRAM0_BASE) + 0x0006c000 )
#define ADDR_IRAM0_RTCFAST	( (BUS_IRAM0_BASE) + 0x00070000 )
#define ADDR_IRAM0_CACHE	( (BUS_IRAM0_BASE) + 0x00072000 )

#define LEN_IRAM0_ROM		(0x10000)
#define LEN_IRAM0_SRAM_0_3	(0x2000)
#define LEN_IRAM0_SRAM_4_21	(0x4000)
#define LEN_IRAM0_RTCFAST	(0x2000)
#define LEN_IRAM0_CACHE		(0x38e000)


#define ADDR_IRAM1_CACHE	(BUS_IRAM1_BASE)

#define LEN_IRAM1_CACHE		(0x400000)


#define ADDR_IROM0_CACHE	(BUS_IROM0_BASE)

#define LEN_IROM0_CACHE		(0x400000)


#define ADDR_DRAM0_ROM_1	( (BUS_DRAM0_BASE) + 0x003a0000 )
#define ADDR_DRAM0_SRAM_0	( (BUS_DRAM0_BASE) + 0x003b0000 )
#define ADDR_DRAM0_SRAM_1	( (BUS_DRAM0_BASE) + 0x003b2000 )
#define ADDR_DRAM0_SRAM_2	( (BUS_DRAM0_BASE) + 0x003b4000 )
#define ADDR_DRAM0_SRAM_3	( (BUS_DRAM0_BASE) + 0x003b6000 )
#define ADDR_DRAM0_SRAM_4	( (BUS_DRAM0_BASE) + 0x003b8000 )
#define ADDR_DRAM0_SRAM_5	( (BUS_DRAM0_BASE) + 0x003bc000 )
#define ADDR_DRAM0_SRAM_6	( (BUS_DRAM0_BASE) + 0x003c0000 )
#define ADDR_DRAM0_SRAM_7	( (BUS_DRAM0_BASE) + 0x003c4000 )
#define ADDR_DRAM0_SRAM_8	( (BUS_DRAM0_BASE) + 0x003c8000 )
#define ADDR_DRAM0_SRAM_9	( (BUS_DRAM0_BASE) + 0x003cc000 )
#define ADDR_DRAM0_SRAM_10	( (BUS_DRAM0_BASE) + 0x003d0000 )
#define ADDR_DRAM0_SRAM_11	( (BUS_DRAM0_BASE) + 0x003d4000 )
#define ADDR_DRAM0_SRAM_12	( (BUS_DRAM0_BASE) + 0x003d8000 )
#define ADDR_DRAM0_SRAM_13	( (BUS_DRAM0_BASE) + 0x003dc000 )
#define ADDR_DRAM0_SRAM_14	( (BUS_DRAM0_BASE) + 0x003e0000 )
#define ADDR_DRAM0_SRAM_15	( (BUS_DRAM0_BASE) + 0x003e4000 )
#define ADDR_DRAM0_SRAM_16	( (BUS_DRAM0_BASE) + 0x003e8000 )
#define ADDR_DRAM0_SRAM_17	( (BUS_DRAM0_BASE) + 0x003ec000 )
#define ADDR_DRAM0_SRAM_18	( (BUS_DRAM0_BASE) + 0x003f0000 )
#define ADDR_DRAM0_SRAM_19	( (BUS_DRAM0_BASE) + 0x003f4000 )
#define ADDR_DRAM0_SRAM_20	( (BUS_DRAM0_BASE) + 0x003f8000 )
#define ADDR_DRAM0_SRAM_21	( (BUS_DRAM0_BASE) + 0x003fc000 )
#define ADDR_DRAM0_RTCFAST	( (BUS_DRAM0_BASE) + 0x0039e000 )
#define ADDR_DRAM0_CACHE	( (BUS_DRAM0_BASE) + 0x00000000 )

#define LEN_DRAM0_ROM		(0x10000)
#define LEN_DRAM0_SRAM_0_3	(0x2000)
#define LEN_DRAM0_SRAM_4_21	(0x4000)
#define LEN_DRAM0_RTCFAST	(0x2000)
#define LEN_DRAM0_CACHE		(0x39e000)


#define ADDR_DRAM1_CACHE	(BUS_DRAM1_BASE)

#define LEN_DRAM1_CACHE		(0x400000)


#define ADDR_DROM0_CACHE	(BUS_DROM0_BASE)

#define LEN_DROM0_CACHE		(0x400000)


#define ADDR_DPORT_CPU		(BUS_DPORT_CPU_PERI_BASE)
#define ADDR_DPORT_APB		(BUS_DPORT_APB_PERI_BASE)
#define ADDR_DPORT_RTCSLOW	( (BUS_DPORT_APB_PERI_BASE) + 0x00021000 )
#define ADDR_DPORT_CACHE	(BUS_DPORT_CACHE_BASE)

#define LEN_DPORT_CPU		(0x40000)
#define LEN_DPORT_APP		(0xc0000)
#define LEN_DPORT_RTCSLOW	(0x2000)
#define LEN_DPORT_CACHE		(0x300000)


#define ADDR_AHB_RTCSLOW_0	( (BUS_AHB_0_BASE) + 0x00000000 )
#define ADDR_AHB_RTCSLOW_1	( (BUS_AHB_1_BASE) + 0x00021000 )
#define ADDR_AHB_CACHE_I_0	( (BUS_AHB_1_BASE) + 0x00400000 )
#define ADDR_AHB_CACHE_I_1	( (BUS_AHB_1_BASE) + 0x00800000 )
#define ADDR_AHB_CACHE_I_2	( (BUS_AHB_1_BASE) + 0x00c00000 )
#define ADDR_AHB_CACHE_D_0	( (BUS_AHB_1_BASE) + 0x01000000 )
#define ADDR_AHB_CACHE_D_1	( (BUS_AHB_1_BASE) + 0x01400000 )
#define ADDR_AHB_CACHE_D_2	( (BUS_AHB_1_BASE) + 0x01800000 )

#define LEN_AHB_RTCSLOW		(0x2000)
#define LEN_AHB_CACHE		(0x400000)

