#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 26 15:30:24 2017
# Process ID: 1820
# Current directory: C:/Users/Conor/Documents/ePWM_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3056 C:\Users\Conor\Documents\ePWM_Project\ePWM_Project.xpr
# Log file: C:/Users/Conor/Documents/ePWM_Project/vivado.log
# Journal file: C:/Users/Conor/Documents/ePWM_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Conor/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4648-DESKTOP-SSD56BU/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ePWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ePWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Action_Qualifier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Action_Qualifier
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Clock_Prescale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Prescale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Counter_Compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Compare
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Dead_Band.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Dead_Band
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Event_Trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Event_Trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Time_Base
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/imports/New folder/Trip_Zone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Trip_Zone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/ePWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ePWM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0c9f66c754dc400bb07ca1f4e18e7d9d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ePWM_behav xil_defaultlib.ePWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal tbprd [C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock_Prescale [clock_prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.Time_Base [time_base_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_Compare [counter_compare_default]
Compiling architecture behavioral of entity xil_defaultlib.Action_Qualifier [action_qualifier_default]
Compiling architecture behavioral of entity xil_defaultlib.Dead_Band [dead_band_default]
Compiling architecture behavioral of entity xil_defaultlib.Trip_Zone [trip_zone_default]
Compiling architecture behavioral of entity xil_defaultlib.Event_Trigger [event_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.epwm
Built simulation snapshot ePWM_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav/xsim.dir/ePWM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav/xsim.dir/ePWM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 26 15:31:15 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 61.129 ; gain = 0.156
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 26 15:31:15 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 830.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ePWM_behav -key {Behavioral:sim_1:Functional:ePWM} -tclbatch {ePWM.tcl} -view {C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sim_1/imports/ePWM_Project/Dead_band_Test_Config.wcfg} -view {C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sim_1/imports/ePWM_Project/counter_compare_Test_Config.wcfg} -view {C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sim_1/imports/ePWM_Project/trip_zone_Test_Config.wcfg} -view {C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sim_1/imports/ePWM_Project/time_base_Test_Config.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sim_1/imports/ePWM_Project/Dead_band_Test_Config.wcfg
WARNING: Simulation object /ePWM/U5/EPWMA_in was not found in the design.
WARNING: Simulation object /ePWM/U5/EPWMA_output was not found in the design.
WARNING: Simulation object /ePWM/U5/EPWMB_in was not found in the design.
WARNING: Simulation object /ePWM/U5/EPWMB_output was not found in the design.
open_wave_config C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sim_1/imports/ePWM_Project/counter_compare_Test_Config.wcfg
open_wave_config C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sim_1/imports/ePWM_Project/trip_zone_Test_Config.wcfg
WARNING: Simulation object /ePWM/U6/EPWMA_in was not found in the design.
WARNING: Simulation object /ePWM/U6/EPWMA was not found in the design.
WARNING: Simulation object /ePWM/U6/EPWMB_in was not found in the design.
WARNING: Simulation object /ePWM/U6/EPWMB was not found in the design.
open_wave_config C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sim_1/imports/ePWM_Project/time_base_Test_Config.wcfg
source ePWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ePWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 842.977 ; gain = 12.102
add_force {/ePWM/clk} -radix hex {0 0ns} {1 5000000ps} -repeat_every 10000000ps
run 200 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 26 15:33:39 2017] Launched synth_1...
Run output will be captured here: C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.runs/synth_1/runme.log
[Tue Sep 26 15:33:39 2017] Launched impl_1...
Run output will be captured here: C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319788453A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.runs/impl_1/ePWM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 26 15:36:15 2017] Launched synth_1...
Run output will be captured here: C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.runs/synth_1/runme.log
[Tue Sep 26 15:36:15 2017] Launched impl_1...
Run output will be captured here: C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.runs/impl_1/ePWM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1076.867 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ePWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ePWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Action_Qualifier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Action_Qualifier
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Clock_Prescale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Prescale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Counter_Compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Compare
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Dead_Band.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Dead_Band
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Event_Trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Event_Trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Time_Base
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/imports/New folder/Trip_Zone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Trip_Zone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/ePWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ePWM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0c9f66c754dc400bb07ca1f4e18e7d9d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ePWM_behav xil_defaultlib.ePWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal tbprd [C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock_Prescale [clock_prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.Time_Base [time_base_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_Compare [counter_compare_default]
Compiling architecture behavioral of entity xil_defaultlib.Action_Qualifier [action_qualifier_default]
Compiling architecture behavioral of entity xil_defaultlib.Dead_Band [dead_band_default]
Compiling architecture behavioral of entity xil_defaultlib.Trip_Zone [trip_zone_default]
Compiling architecture behavioral of entity xil_defaultlib.Event_Trigger [event_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.epwm
Built simulation snapshot ePWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1076.867 ; gain = 0.000
add_force {/ePWM/clk} -radix hex {0 0ns} {1 5000000ps} -repeat_every 10000000ps
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
add_wave {{/ePWM/U4/ePWM_A_Buffer}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ePWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ePWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Action_Qualifier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Action_Qualifier
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Clock_Prescale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Prescale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Counter_Compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Compare
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Dead_Band.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Dead_Band
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Event_Trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Event_Trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Time_Base
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/imports/New folder/Trip_Zone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Trip_Zone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/ePWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ePWM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0c9f66c754dc400bb07ca1f4e18e7d9d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ePWM_behav xil_defaultlib.ePWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal tbprd [C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock_Prescale [clock_prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.Time_Base [time_base_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_Compare [counter_compare_default]
Compiling architecture behavioral of entity xil_defaultlib.Action_Qualifier [action_qualifier_default]
Compiling architecture behavioral of entity xil_defaultlib.Dead_Band [dead_band_default]
Compiling architecture behavioral of entity xil_defaultlib.Trip_Zone [trip_zone_default]
Compiling architecture behavioral of entity xil_defaultlib.Event_Trigger [event_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.epwm
Built simulation snapshot ePWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
add_force {/ePWM/U1/clk} -radix hex {0 0ns} {1 5000000ps} -repeat_every 10000000ps
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ePWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ePWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Action_Qualifier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Action_Qualifier
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Clock_Prescale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Prescale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Counter_Compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Compare
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Dead_Band.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Dead_Band
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Event_Trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Event_Trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Time_Base
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/imports/New folder/Trip_Zone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Trip_Zone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/ePWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ePWM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0c9f66c754dc400bb07ca1f4e18e7d9d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ePWM_behav xil_defaultlib.ePWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal tbprd [C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock_Prescale [clock_prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.Time_Base [time_base_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_Compare [counter_compare_default]
Compiling architecture behavioral of entity xil_defaultlib.Action_Qualifier [action_qualifier_default]
Compiling architecture behavioral of entity xil_defaultlib.Dead_Band [dead_band_default]
Compiling architecture behavioral of entity xil_defaultlib.Trip_Zone [trip_zone_default]
Compiling architecture behavioral of entity xil_defaultlib.Event_Trigger [event_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.epwm
Built simulation snapshot ePWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
add_force {/ePWM/clk} -radix hex {0 0ns} {1 5000000ps} -repeat_every 10000000ps
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ePWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ePWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Action_Qualifier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Action_Qualifier
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Clock_Prescale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Prescale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Counter_Compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Compare
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Dead_Band.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Dead_Band
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Event_Trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Event_Trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Time_Base
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/imports/New folder/Trip_Zone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Trip_Zone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/ePWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ePWM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0c9f66c754dc400bb07ca1f4e18e7d9d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ePWM_behav xil_defaultlib.ePWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal tbprd [C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock_Prescale [clock_prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.Time_Base [time_base_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_Compare [counter_compare_default]
Compiling architecture behavioral of entity xil_defaultlib.Action_Qualifier [action_qualifier_default]
Compiling architecture behavioral of entity xil_defaultlib.Dead_Band [dead_band_default]
Compiling architecture behavioral of entity xil_defaultlib.Trip_Zone [trip_zone_default]
Compiling architecture behavioral of entity xil_defaultlib.Event_Trigger [event_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.epwm
Built simulation snapshot ePWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
add_force {/ePWM/clk} -radix hex {0 0ns} {1 5000000ps} -repeat_every 10000000ps
run 200 us
run 200 us
run 200 us
run 200 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 26 15:47:51 2017] Launched synth_1...
Run output will be captured here: C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.runs/synth_1/runme.log
[Tue Sep 26 15:47:51 2017] Launched impl_1...
Run output will be captured here: C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.runs/impl_1/ePWM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
archive_project C:/Users/Conor/Documents/ePWM_Project_2017_09_26_b.xpr.zip -temp_dir C:/Users/Conor/Documents/ePWM_Project/.Xil/Vivado-1820-DESKTOP-SSD56BU -force
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Conor/Documents/ePWM_Project/.Xil/Vivado-1820-DESKTOP-SSD56BU' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Conor/Documents/ePWM_Project_2017_09_26_b.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 26 15:50:42 2017...
