<inh f='llvm/llvm/include/llvm/IR/PassManager.h' l='391' c='llvm::AnalysisInfoMixin'/>
<def f='llvm/llvm/include/llvm/Analysis/DDG.h' l='425' ll='433'/>
<use f='llvm/llvm/include/llvm/Analysis/DDG.h' l='425'/>
<use f='llvm/llvm/include/llvm/Analysis/DDG.h' l='431'/>
<use f='llvm/llvm/lib/Analysis/DDG.cpp' l='321' c='_ZN4llvm22DDGAnalysisPrinterPass3runERNS_4LoopERNS_15AnalysisManagerIS1_JRNS_27LoopStandardAnalysisResultsEEEES5_RNS_10LPMUpdaterE'/>
<size>1</size>
<doc f='llvm/llvm/include/llvm/Analysis/DDG.h' l='420'>//===--------------------------------------------------------------------===//
// DDG Analysis Passes
//===--------------------------------------------------------------------===//

/// Analysis pass that builds the DDG for a loop.</doc>
<fun r='_ZN4llvm11DDGAnalysis3runERNS_4LoopERNS_15AnalysisManagerIS1_JRNS_27LoopStandardAnalysisResultsEEEES5_'/>
<smbr r='llvm::DDGAnalysis::Key' t='llvm::AnalysisKey'/>
<fun r='_ZN4llvm11DDGAnalysis3runERNS_4LoopERNS_15AnalysisManagerIS1_JRNS_27LoopStandardAnalysisResultsEEEES5_'/>
<smbr r='llvm::DDGAnalysis::Key' t='llvm::AnalysisKey'/>
<use f='llvm/llvm/lib/Analysis/DDGPrinter.cpp' l='35' c='_ZN4llvm17DDGDotPrinterPass3runERNS_4LoopERNS_15AnalysisManagerIS1_JRNS_27LoopStandardAnalysisResultsEEEES5_RNS_10LPMUpdaterE'/>
<size>1</size>
<use f='llvm/llvm/lib/Passes/PassRegistry.def' l='378' c='_ZN4llvm11PassBuilder20registerLoopAnalysesERNS_15AnalysisManagerINS_4LoopEJRNS_27LoopStandardAnalysisResultsEEEE'/>
<size>1</size>
