
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014028  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008ac  080141e8  080141e8  000241e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014a94  08014a94  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08014a94  08014a94  00024a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014a9c  08014a9c  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08014a9c  08014a9c  00024a9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014aa4  08014aa4  00024aa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08014aa8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ef4  200001dc  08014c84  000301dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200050d0  08014c84  000350d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d9b2  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006383  00000000  00000000  0005dbbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ea0  00000000  00000000  00063f48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001c10  00000000  00000000  00065de8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00034e37  00000000  00000000  000679f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000209a6  00000000  00000000  0009c82f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010c8fe  00000000  00000000  000bd1d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c9ad3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009460  00000000  00000000  001c9b50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080141d0 	.word	0x080141d0

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	080141d0 	.word	0x080141d0

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f004 feaa 	bl	8005d30 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20002c80 	.word	0x20002c80

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f004 fe92 	bl	8005d30 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20002c80 	.word	0x20002c80

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f004 fd1b 	bl	8005a5c <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f003 fa82 	bl	8004530 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f003 fa7c 	bl	8004530 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f003 fa76 	bl	8004530 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f003 fa70 	bl	8004530 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f003 fa6a 	bl	8004530 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f003 fa64 	bl	8004530 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f003 fa5e 	bl	8004530 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f003 fa58 	bl	8004530 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f003 fa52 	bl	8004530 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f003 fa4c 	bl	8004530 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f003 fa40 	bl	8004530 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f003 fa3a 	bl	8004530 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f00f ffd5 	bl	80110d8 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:
#include "G_variables.h"

#define MAX_ENCODER_CNT 65535
#define CNT_OFFSET 32768

Encoder::Encoder() : cnt_l_(CNT_OFFSET), cnt_r_(CNT_OFFSET){}
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001162:	801a      	strh	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800116a:	805a      	strh	r2, [r3, #2]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4618      	mov	r0, r3
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
	...

0800117c <_ZN7Encoder4initEv>:

void Encoder::init()
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8001184:	213c      	movs	r1, #60	; 0x3c
 8001186:	4809      	ldr	r0, [pc, #36]	; (80011ac <_ZN7Encoder4initEv+0x30>)
 8001188:	f008 f920 	bl	80093cc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 800118c:	213c      	movs	r1, #60	; 0x3c
 800118e:	4808      	ldr	r0, [pc, #32]	; (80011b0 <_ZN7Encoder4initEv+0x34>)
 8001190:	f008 f91c 	bl	80093cc <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 8001194:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <_ZN7Encoder4initEv+0x38>)
 8001196:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800119a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <_ZN7Encoder4initEv+0x3c>)
 800119e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011a2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20002eac 	.word	0x20002eac
 80011b0:	20002bb4 	.word	0x20002bb4
 80011b4:	40010000 	.word	0x40010000
 80011b8:	40010400 	.word	0x40010400

080011bc <_ZN7Encoder9updateCntEv>:

void Encoder::updateCnt()
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	cnt_l_ = TIM1 -> CNT;
 80011c4:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <_ZN7Encoder9updateCntEv+0x28>)
 80011c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	801a      	strh	r2, [r3, #0]
	cnt_r_ = TIM8 -> CNT;
 80011ce:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <_ZN7Encoder9updateCntEv+0x2c>)
 80011d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d2:	b29a      	uxth	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	805a      	strh	r2, [r3, #2]
}
 80011d8:	bf00      	nop
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	40010000 	.word	0x40010000
 80011e8:	40010400 	.word	0x40010400

080011ec <_ZN7Encoder6getCntERsS0_>:

void Encoder::getCnt(int16_t &cnt_l, int16_t &cnt_r)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
	cnt_l = CNT_OFFSET - cnt_l_;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	881a      	ldrh	r2, [r3, #0]
 80011fc:	4b09      	ldr	r3, [pc, #36]	; (8001224 <_ZN7Encoder6getCntERsS0_+0x38>)
 80011fe:	1a9b      	subs	r3, r3, r2
 8001200:	b29b      	uxth	r3, r3
 8001202:	b21a      	sxth	r2, r3
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	801a      	strh	r2, [r3, #0]
	cnt_r = cnt_r_ - CNT_OFFSET;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	885b      	ldrh	r3, [r3, #2]
 800120c:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8001210:	b29b      	uxth	r3, r3
 8001212:	b21a      	sxth	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	801a      	strh	r2, [r3, #0]
}
 8001218:	bf00      	nop
 800121a:	3714      	adds	r7, #20
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	ffff8000 	.word	0xffff8000

08001228 <_ZN7Encoder8clearCntEv>:

void Encoder::clearCnt()
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2200      	movs	r2, #0
 8001234:	801a      	strh	r2, [r3, #0]
	cnt_r_ = 0;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	805a      	strh	r2, [r3, #2]
	TIM1 -> CNT = CNT_OFFSET;
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <_ZN7Encoder8clearCntEv+0x30>)
 800123e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001242:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001244:	4b05      	ldr	r3, [pc, #20]	; (800125c <_ZN7Encoder8clearCntEv+0x34>)
 8001246:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800124a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	40010000 	.word	0x40010000
 800125c:	40010400 	.word	0x40010400

08001260 <sd_write_array_int>:
//* 役割　：　SDに書き込む
//* 引数　：　char *, char *, short, float *, char: フォルダ名、ファイル名、変数の数、データのポインタ、追加か上書きか
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_write_array_int(char *p_folder_name, char *p_file_name, short size, int *data, char state){
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	4613      	mov	r3, r2
 800126e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001274:	68b9      	ldr	r1, [r7, #8]
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f000 f8cc 	bl	8001414 <create_path>

	if(state == OVER_WRITE){
 800127c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d108      	bne.n	8001296 <sd_write_array_int+0x36>
		f_chdir(dirpath);
 8001284:	481e      	ldr	r0, [pc, #120]	; (8001300 <sd_write_array_int+0xa0>)
 8001286:	f00d fafc 	bl	800e882 <f_chdir>
		f_unlink(filepath);	//一回消す
 800128a:	481e      	ldr	r0, [pc, #120]	; (8001304 <sd_write_array_int+0xa4>)
 800128c:	f00d fd67 	bl	800ed5e <f_unlink>
		f_chdir("..");
 8001290:	481d      	ldr	r0, [pc, #116]	; (8001308 <sd_write_array_int+0xa8>)
 8001292:	f00d faf6 	bl	800e882 <f_chdir>
	}

	fopen_folder_and_file();	//書き込むファイルを選択
 8001296:	f000 f8d3 	bl	8001440 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800129a:	2300      	movs	r3, #0
 800129c:	82fb      	strh	r3, [r7, #22]
 800129e:	e021      	b.n	80012e4 <sd_write_array_int+0x84>
		snprintf(buffer, BUFF_SIZE, "%d\n", *(data + i));	//floatをstringに変換
 80012a0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	683a      	ldr	r2, [r7, #0]
 80012a8:	4413      	add	r3, r2
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a17      	ldr	r2, [pc, #92]	; (800130c <sd_write_array_int+0xac>)
 80012ae:	2180      	movs	r1, #128	; 0x80
 80012b0:	4817      	ldr	r0, [pc, #92]	; (8001310 <sd_write_array_int+0xb0>)
 80012b2:	f00e ff81 	bl	80101b8 <sniprintf>
		}
		else{
			f_lseek(&fil, 0);	//ファイルの最初に移動
		}
*/
		f_lseek(&fil, f_size(&fil));	//ファイルの最後に移動
 80012b6:	4b17      	ldr	r3, [pc, #92]	; (8001314 <sd_write_array_int+0xb4>)
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	4619      	mov	r1, r3
 80012bc:	4815      	ldr	r0, [pc, #84]	; (8001314 <sd_write_array_int+0xb4>)
 80012be:	f00d fb2a 	bl	800e916 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//書き込む
 80012c2:	4813      	ldr	r0, [pc, #76]	; (8001310 <sd_write_array_int+0xb0>)
 80012c4:	f7fe ff9c 	bl	8000200 <strlen>
 80012c8:	4602      	mov	r2, r0
 80012ca:	4b13      	ldr	r3, [pc, #76]	; (8001318 <sd_write_array_int+0xb8>)
 80012cc:	4910      	ldr	r1, [pc, #64]	; (8001310 <sd_write_array_int+0xb0>)
 80012ce:	4811      	ldr	r0, [pc, #68]	; (8001314 <sd_write_array_int+0xb4>)
 80012d0:	f00d f89b 	bl	800e40a <f_write>

		bufclear();	//書き込み用のバッファをクリア
 80012d4:	f000 f8ce 	bl	8001474 <bufclear>
	for(short i = 0 ; i < size; i++){
 80012d8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012dc:	b29b      	uxth	r3, r3
 80012de:	3301      	adds	r3, #1
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	82fb      	strh	r3, [r7, #22]
 80012e4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80012e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	dbd7      	blt.n	80012a0 <sd_write_array_int+0x40>
	}

	f_close(&fil);	//ファイル閉じる
 80012f0:	4808      	ldr	r0, [pc, #32]	; (8001314 <sd_write_array_int+0xb4>)
 80012f2:	f00d fa9c 	bl	800e82e <f_close>

	return ret;
 80012f6:	7d7b      	ldrb	r3, [r7, #21]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20001928 	.word	0x20001928
 8001304:	200007e4 	.word	0x200007e4
 8001308:	080141f0 	.word	0x080141f0
 800130c:	080141f4 	.word	0x080141f4
 8001310:	20001a28 	.word	0x20001a28
 8001314:	20001ab8 	.word	0x20001ab8
 8001318:	20001aa8 	.word	0x20001aa8

0800131c <sd_read_array_int>:
//* 役割　：　SDから読み込む
//* 引数　：　char *, char *, short, float *: フォルダ名、ファイル名、変数の数、データのポインタ
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_read_array_int(char *p_folder_name, char *p_file_name, short size, int *data){
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	603b      	str	r3, [r7, #0]
 8001328:	4613      	mov	r3, r2
 800132a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001334:	68b9      	ldr	r1, [r7, #8]
 8001336:	68f8      	ldr	r0, [r7, #12]
 8001338:	f000 f86c 	bl	8001414 <create_path>
	fopen_folder_and_file();	//書き込むファイルを選択
 800133c:	f000 f880 	bl	8001440 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001340:	e019      	b.n	8001376 <sd_read_array_int+0x5a>
		sscanf(buffer, "%d", data + i);
 8001342:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	683a      	ldr	r2, [r7, #0]
 800134a:	4413      	add	r3, r2
 800134c:	461a      	mov	r2, r3
 800134e:	4913      	ldr	r1, [pc, #76]	; (800139c <sd_read_array_int+0x80>)
 8001350:	4813      	ldr	r0, [pc, #76]	; (80013a0 <sd_read_array_int+0x84>)
 8001352:	f00e ff85 	bl	8010260 <siscanf>
		i++;
 8001356:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800135a:	b29b      	uxth	r3, r3
 800135c:	3301      	adds	r3, #1
 800135e:	b29b      	uxth	r3, r3
 8001360:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001362:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001366:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800136a:	429a      	cmp	r2, r3
 800136c:	db03      	blt.n	8001376 <sd_read_array_int+0x5a>
 800136e:	88fb      	ldrh	r3, [r7, #6]
 8001370:	3b01      	subs	r3, #1
 8001372:	b29b      	uxth	r3, r3
 8001374:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001376:	4a0b      	ldr	r2, [pc, #44]	; (80013a4 <sd_read_array_int+0x88>)
 8001378:	2180      	movs	r1, #128	; 0x80
 800137a:	4809      	ldr	r0, [pc, #36]	; (80013a0 <sd_read_array_int+0x84>)
 800137c:	f00d feca 	bl	800f114 <f_gets>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1dd      	bne.n	8001342 <sd_read_array_int+0x26>

	}

	bufclear();	//書き込み用のバッファをクリア
 8001386:	f000 f875 	bl	8001474 <bufclear>

	f_close(&fil);	//ファイル閉じる
 800138a:	4806      	ldr	r0, [pc, #24]	; (80013a4 <sd_read_array_int+0x88>)
 800138c:	f00d fa4f 	bl	800e82e <f_close>

	return ret;
 8001390:	7d7b      	ldrb	r3, [r7, #21]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	080141f8 	.word	0x080141f8
 80013a0:	20001a28 	.word	0x20001a28
 80013a4:	20001ab8 	.word	0x20001ab8

080013a8 <sd_mount>:
//* 役割　：　SDカードをマウント
//* 引数　：　void:
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_mount(){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 80013b2:	2201      	movs	r2, #1
 80013b4:	4908      	ldr	r1, [pc, #32]	; (80013d8 <sd_mount+0x30>)
 80013b6:	4809      	ldr	r0, [pc, #36]	; (80013dc <sd_mount+0x34>)
 80013b8:	f00c fcb6 	bl	800dd28 <f_mount>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d102      	bne.n	80013c8 <sd_mount+0x20>
 80013c2:	2301      	movs	r3, #1
 80013c4:	71fb      	strb	r3, [r7, #7]
 80013c6:	e001      	b.n	80013cc <sd_mount+0x24>
	else ret = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	71fb      	strb	r3, [r7, #7]

	return ret;
 80013cc:	79fb      	ldrb	r3, [r7, #7]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	080141fc 	.word	0x080141fc
 80013dc:	200008e4 	.word	0x200008e4

080013e0 <sd_unmount>:
//* 役割　：　SDカードをアンマウント
//* 引数　：　void:
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_unmount(){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	71fb      	strb	r3, [r7, #7]

	if(f_mount(NULL, "", 1) == FR_OK) ret = 1;
 80013ea:	2201      	movs	r2, #1
 80013ec:	4908      	ldr	r1, [pc, #32]	; (8001410 <sd_unmount+0x30>)
 80013ee:	2000      	movs	r0, #0
 80013f0:	f00c fc9a 	bl	800dd28 <f_mount>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d102      	bne.n	8001400 <sd_unmount+0x20>
 80013fa:	2301      	movs	r3, #1
 80013fc:	71fb      	strb	r3, [r7, #7]
 80013fe:	e001      	b.n	8001404 <sd_unmount+0x24>
	else ret = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	71fb      	strb	r3, [r7, #7]

	return ret;
 8001404:	79fb      	ldrb	r3, [r7, #7]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	080141fc 	.word	0x080141fc

08001414 <create_path>:
//* 役割　：　操作するパスの文字列を作る
//* 引数　：　char, char: フォルダ名, ファイル名
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void create_path(char *p_folder_name, char *p_file_name){
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	4805      	ldr	r0, [pc, #20]	; (8001438 <create_path+0x24>)
 8001422:	f00e ff8c 	bl	801033e <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001426:	6839      	ldr	r1, [r7, #0]
 8001428:	4804      	ldr	r0, [pc, #16]	; (800143c <create_path+0x28>)
 800142a:	f00e ff88 	bl	801033e <strcpy>

}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20001928 	.word	0x20001928
 800143c:	200007e4 	.word	0x200007e4

08001440 <fopen_folder_and_file>:
//* 役割　：　操作するファイルを選択する_
//* 引数　：　char: ファイル選択
//* 戻り値：　char: 状態チェック	0(マウント失敗) or 1(成功)
//* 備考 : なし
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001444:	4807      	ldr	r0, [pc, #28]	; (8001464 <fopen_folder_and_file+0x24>)
 8001446:	f00d fd4b 	bl	800eee0 <f_mkdir>

	f_chdir(dirpath);
 800144a:	4806      	ldr	r0, [pc, #24]	; (8001464 <fopen_folder_and_file+0x24>)
 800144c:	f00d fa19 	bl	800e882 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001450:	2213      	movs	r2, #19
 8001452:	4905      	ldr	r1, [pc, #20]	; (8001468 <fopen_folder_and_file+0x28>)
 8001454:	4805      	ldr	r0, [pc, #20]	; (800146c <fopen_folder_and_file+0x2c>)
 8001456:	f00c fcad 	bl	800ddb4 <f_open>

	f_chdir("..");
 800145a:	4805      	ldr	r0, [pc, #20]	; (8001470 <fopen_folder_and_file+0x30>)
 800145c:	f00d fa11 	bl	800e882 <f_chdir>


}
 8001460:	bf00      	nop
 8001462:	bd80      	pop	{r7, pc}
 8001464:	20001928 	.word	0x20001928
 8001468:	200007e4 	.word	0x200007e4
 800146c:	20001ab8 	.word	0x20001ab8
 8001470:	080141f0 	.word	0x080141f0

08001474 <bufclear>:
//* 役割　：　バッファをクリア
//* 引数　：　void:
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void bufclear(void){
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 800147a:	2300      	movs	r3, #0
 800147c:	607b      	str	r3, [r7, #4]
 800147e:	e007      	b.n	8001490 <bufclear+0x1c>
		buffer[i] = '\0';
 8001480:	4a08      	ldr	r2, [pc, #32]	; (80014a4 <bufclear+0x30>)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	2200      	movs	r2, #0
 8001488:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	3301      	adds	r3, #1
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b7f      	cmp	r3, #127	; 0x7f
 8001494:	ddf4      	ble.n	8001480 <bufclear+0xc>
	}
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	20001a28 	.word	0x20001a28

080014a8 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // 加速度(16bitデータ)
volatile int16_t xg, yg, zg;	// 角加速度(16bitデータ)

uint8_t read_byte( uint8_t reg ) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80014bc:	2200      	movs	r2, #0
 80014be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014c2:	480e      	ldr	r0, [pc, #56]	; (80014fc <read_byte+0x54>)
 80014c4:	f004 faca 	bl	8005a5c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80014c8:	f107 010f 	add.w	r1, r7, #15
 80014cc:	2364      	movs	r3, #100	; 0x64
 80014ce:	2201      	movs	r2, #1
 80014d0:	480b      	ldr	r0, [pc, #44]	; (8001500 <read_byte+0x58>)
 80014d2:	f007 f941 	bl	8008758 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 80014d6:	f107 010e 	add.w	r1, r7, #14
 80014da:	2364      	movs	r3, #100	; 0x64
 80014dc:	2201      	movs	r2, #1
 80014de:	4808      	ldr	r0, [pc, #32]	; (8001500 <read_byte+0x58>)
 80014e0:	f007 fa6e 	bl	80089c0 <HAL_SPI_Receive>
	CS_SET;
 80014e4:	2201      	movs	r2, #1
 80014e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ea:	4804      	ldr	r0, [pc, #16]	; (80014fc <read_byte+0x54>)
 80014ec:	f004 fab6 	bl	8005a5c <HAL_GPIO_WritePin>

	return val;
 80014f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3710      	adds	r7, #16
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40020400 	.word	0x40020400
 8001500:	20002b5c 	.word	0x20002b5c

08001504 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	460a      	mov	r2, r1
 800150e:	71fb      	strb	r3, [r7, #7]
 8001510:	4613      	mov	r3, r2
 8001512:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800151a:	b2db      	uxtb	r3, r3
 800151c:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800151e:	2200      	movs	r2, #0
 8001520:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001524:	480c      	ldr	r0, [pc, #48]	; (8001558 <write_byte+0x54>)
 8001526:	f004 fa99 	bl	8005a5c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 800152a:	f107 010f 	add.w	r1, r7, #15
 800152e:	2364      	movs	r3, #100	; 0x64
 8001530:	2201      	movs	r2, #1
 8001532:	480a      	ldr	r0, [pc, #40]	; (800155c <write_byte+0x58>)
 8001534:	f007 f910 	bl	8008758 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001538:	1db9      	adds	r1, r7, #6
 800153a:	2364      	movs	r3, #100	; 0x64
 800153c:	2201      	movs	r2, #1
 800153e:	4807      	ldr	r0, [pc, #28]	; (800155c <write_byte+0x58>)
 8001540:	f007 f90a 	bl	8008758 <HAL_SPI_Transmit>
	CS_SET;
 8001544:	2201      	movs	r2, #1
 8001546:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800154a:	4803      	ldr	r0, [pc, #12]	; (8001558 <write_byte+0x54>)
 800154c:	f004 fa86 	bl	8005a5c <HAL_GPIO_WritePin>
}
 8001550:	bf00      	nop
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40020400 	.word	0x40020400
 800155c:	20002b5c 	.word	0x20002b5c

08001560 <IMU_init>:

uint16_t IMU_init() {
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU動作確認　0xE0が送られてくればおｋ
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff ff9c 	bl	80014a8 <read_byte>
 8001570:	4603      	mov	r3, r0
 8001572:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001574:	797b      	ldrb	r3, [r7, #5]
 8001576:	2be0      	cmp	r3, #224	; 0xe0
 8001578:	d119      	bne.n	80015ae <IMU_init+0x4e>
		ret = 1;
 800157a:	2301      	movs	r3, #1
 800157c:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	スリープﾓｰﾄﾞ解除
 800157e:	2101      	movs	r1, #1
 8001580:	2006      	movs	r0, #6
 8001582:	f7ff ffbf 	bl	8001504 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	諸々機能無効　SPIonly
 8001586:	2110      	movs	r1, #16
 8001588:	2003      	movs	r0, #3
 800158a:	f7ff ffbb 	bl	8001504 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800158e:	2120      	movs	r1, #32
 8001590:	207f      	movs	r0, #127	; 0x7f
 8001592:	f7ff ffb7 	bl	8001504 <write_byte>
		write_byte(0x01,0x06);	//レンジ±2000dps
 8001596:	2106      	movs	r1, #6
 8001598:	2001      	movs	r0, #1
 800159a:	f7ff ffb3 	bl	8001504 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:±250	01:±500 10:±1000 11:±2000
		write_byte(0x14,0x06);	//レンジ±16g
 800159e:	2106      	movs	r1, #6
 80015a0:	2014      	movs	r0, #20
 80015a2:	f7ff ffaf 	bl	8001504 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:±2	01:±4 10:±8 11:±16
		write_byte(0x7F,0x00);	//USER_BANK0
 80015a6:	2100      	movs	r1, #0
 80015a8:	207f      	movs	r0, #127	; 0x7f
 80015aa:	f7ff ffab 	bl	8001504 <write_byte>
	}
	return ret;
 80015ae:	88fb      	ldrh	r3, [r7, #6]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <read_gyro_data>:

void read_gyro_data() {
 80015b8:	b598      	push	{r3, r4, r7, lr}
 80015ba:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80015bc:	2033      	movs	r0, #51	; 0x33
 80015be:	f7ff ff73 	bl	80014a8 <read_byte>
 80015c2:	4603      	mov	r3, r0
 80015c4:	021b      	lsls	r3, r3, #8
 80015c6:	b21c      	sxth	r4, r3
 80015c8:	2034      	movs	r0, #52	; 0x34
 80015ca:	f7ff ff6d 	bl	80014a8 <read_byte>
 80015ce:	4603      	mov	r3, r0
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	4323      	orrs	r3, r4
 80015d4:	b21a      	sxth	r2, r3
 80015d6:	4b11      	ldr	r3, [pc, #68]	; (800161c <read_gyro_data+0x64>)
 80015d8:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 80015da:	2035      	movs	r0, #53	; 0x35
 80015dc:	f7ff ff64 	bl	80014a8 <read_byte>
 80015e0:	4603      	mov	r3, r0
 80015e2:	021b      	lsls	r3, r3, #8
 80015e4:	b21c      	sxth	r4, r3
 80015e6:	2036      	movs	r0, #54	; 0x36
 80015e8:	f7ff ff5e 	bl	80014a8 <read_byte>
 80015ec:	4603      	mov	r3, r0
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	4323      	orrs	r3, r4
 80015f2:	b21a      	sxth	r2, r3
 80015f4:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <read_gyro_data+0x68>)
 80015f6:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 80015f8:	2037      	movs	r0, #55	; 0x37
 80015fa:	f7ff ff55 	bl	80014a8 <read_byte>
 80015fe:	4603      	mov	r3, r0
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	b21c      	sxth	r4, r3
 8001604:	2038      	movs	r0, #56	; 0x38
 8001606:	f7ff ff4f 	bl	80014a8 <read_byte>
 800160a:	4603      	mov	r3, r0
 800160c:	b21b      	sxth	r3, r3
 800160e:	4323      	orrs	r3, r4
 8001610:	b21a      	sxth	r2, r3
 8001612:	4b04      	ldr	r3, [pc, #16]	; (8001624 <read_gyro_data+0x6c>)
 8001614:	801a      	strh	r2, [r3, #0]
}
 8001616:	bf00      	nop
 8001618:	bd98      	pop	{r3, r4, r7, pc}
 800161a:	bf00      	nop
 800161c:	20002af0 	.word	0x20002af0
 8001620:	20002aee 	.word	0x20002aee
 8001624:	20002ae8 	.word	0x20002ae8

08001628 <read_accel_data>:

void read_accel_data() {
 8001628:	b598      	push	{r3, r4, r7, lr}
 800162a:	af00      	add	r7, sp, #0
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
 800162c:	202d      	movs	r0, #45	; 0x2d
 800162e:	f7ff ff3b 	bl	80014a8 <read_byte>
 8001632:	4603      	mov	r3, r0
 8001634:	021b      	lsls	r3, r3, #8
 8001636:	b21c      	sxth	r4, r3
 8001638:	202e      	movs	r0, #46	; 0x2e
 800163a:	f7ff ff35 	bl	80014a8 <read_byte>
 800163e:	4603      	mov	r3, r0
 8001640:	b21b      	sxth	r3, r3
 8001642:	4323      	orrs	r3, r4
 8001644:	b21a      	sxth	r2, r3
 8001646:	4b11      	ldr	r3, [pc, #68]	; (800168c <read_accel_data+0x64>)
 8001648:	801a      	strh	r2, [r3, #0]
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
 800164a:	202f      	movs	r0, #47	; 0x2f
 800164c:	f7ff ff2c 	bl	80014a8 <read_byte>
 8001650:	4603      	mov	r3, r0
 8001652:	021b      	lsls	r3, r3, #8
 8001654:	b21c      	sxth	r4, r3
 8001656:	2030      	movs	r0, #48	; 0x30
 8001658:	f7ff ff26 	bl	80014a8 <read_byte>
 800165c:	4603      	mov	r3, r0
 800165e:	b21b      	sxth	r3, r3
 8001660:	4323      	orrs	r3, r4
 8001662:	b21a      	sxth	r2, r3
 8001664:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <read_accel_data+0x68>)
 8001666:	801a      	strh	r2, [r3, #0]
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
 8001668:	2031      	movs	r0, #49	; 0x31
 800166a:	f7ff ff1d 	bl	80014a8 <read_byte>
 800166e:	4603      	mov	r3, r0
 8001670:	021b      	lsls	r3, r3, #8
 8001672:	b21c      	sxth	r4, r3
 8001674:	2032      	movs	r0, #50	; 0x32
 8001676:	f7ff ff17 	bl	80014a8 <read_byte>
 800167a:	4603      	mov	r3, r0
 800167c:	b21b      	sxth	r3, r3
 800167e:	4323      	orrs	r3, r4
 8001680:	b21a      	sxth	r2, r3
 8001682:	4b04      	ldr	r3, [pc, #16]	; (8001694 <read_accel_data+0x6c>)
 8001684:	801a      	strh	r2, [r3, #0]
}
 8001686:	bf00      	nop
 8001688:	bd98      	pop	{r3, r4, r7, pc}
 800168a:	bf00      	nop
 800168c:	20002aec 	.word	0x20002aec
 8001690:	20002af2 	.word	0x20002af2
 8001694:	20002aea 	.word	0x20002aea

08001698 <_ZN3IMUC1Ev>:
#include "ICM_20648.h"
#include "stm32f4xx_hal.h"
#include "stdio.h"
#include <vector>

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f04f 0200 	mov.w	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f04f 0200 	mov.w	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	60da      	str	r2, [r3, #12]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f04f 0200 	mov.w	r2, #0
 80016c6:	611a      	str	r2, [r3, #16]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f04f 0200 	mov.w	r2, #0
 80016ce:	615a      	str	r2, [r3, #20]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f04f 0200 	mov.w	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]
{

}
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4618      	mov	r0, r3
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
	...

080016e8 <_ZN3IMU4initEv>:

void IMU::init()
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 80016f0:	f7ff ff36 	bl	8001560 <IMU_init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	81fb      	strh	r3, [r7, #14]
	printf("who i am: %d\n", who_i_am);
 80016f8:	89fb      	ldrh	r3, [r7, #14]
 80016fa:	4619      	mov	r1, r3
 80016fc:	4803      	ldr	r0, [pc, #12]	; (800170c <_ZN3IMU4initEv+0x24>)
 80016fe:	f00e fcd9 	bl	80100b4 <iprintf>

}
 8001702:	bf00      	nop
 8001704:	3710      	adds	r7, #16
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	08014200 	.word	0x08014200

08001710 <_ZN3IMU12updateValuesEv>:

void IMU::updateValues()
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001718:	f7ff ff4e 	bl	80015b8 <read_gyro_data>
	read_accel_data();
 800171c:	f7ff ff84 	bl	8001628 <read_accel_data>

	xa_ = xa;
 8001720:	4b1f      	ldr	r3, [pc, #124]	; (80017a0 <_ZN3IMU12updateValuesEv+0x90>)
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	b21b      	sxth	r3, r3
 8001726:	ee07 3a90 	vmov	s15, r3
 800172a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	edc3 7a00 	vstr	s15, [r3]
	ya_ = ya;
 8001734:	4b1b      	ldr	r3, [pc, #108]	; (80017a4 <_ZN3IMU12updateValuesEv+0x94>)
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	b21b      	sxth	r3, r3
 800173a:	ee07 3a90 	vmov	s15, r3
 800173e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	edc3 7a01 	vstr	s15, [r3, #4]
	za_ = za;
 8001748:	4b17      	ldr	r3, [pc, #92]	; (80017a8 <_ZN3IMU12updateValuesEv+0x98>)
 800174a:	881b      	ldrh	r3, [r3, #0]
 800174c:	b21b      	sxth	r3, r3
 800174e:	ee07 3a90 	vmov	s15, r3
 8001752:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	edc3 7a02 	vstr	s15, [r3, #8]
	xg_ = xg;
 800175c:	4b13      	ldr	r3, [pc, #76]	; (80017ac <_ZN3IMU12updateValuesEv+0x9c>)
 800175e:	881b      	ldrh	r3, [r3, #0]
 8001760:	b21b      	sxth	r3, r3
 8001762:	ee07 3a90 	vmov	s15, r3
 8001766:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	edc3 7a03 	vstr	s15, [r3, #12]
	yg_ = yg;
 8001770:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <_ZN3IMU12updateValuesEv+0xa0>)
 8001772:	881b      	ldrh	r3, [r3, #0]
 8001774:	b21b      	sxth	r3, r3
 8001776:	ee07 3a90 	vmov	s15, r3
 800177a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	edc3 7a04 	vstr	s15, [r3, #16]
	zg_ = zg;
 8001784:	4b0b      	ldr	r3, [pc, #44]	; (80017b4 <_ZN3IMU12updateValuesEv+0xa4>)
 8001786:	881b      	ldrh	r3, [r3, #0]
 8001788:	b21b      	sxth	r3, r3
 800178a:	ee07 3a90 	vmov	s15, r3
 800178e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	edc3 7a05 	vstr	s15, [r3, #20]

}
 8001798:	bf00      	nop
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20002aec 	.word	0x20002aec
 80017a4:	20002af2 	.word	0x20002af2
 80017a8:	20002aea 	.word	0x20002aea
 80017ac:	20002af0 	.word	0x20002af0
 80017b0:	20002aee 	.word	0x20002aee
 80017b4:	20002ae8 	.word	0x20002ae8

080017b8 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
	return zg_ - offset_;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	ed93 7a05 	vldr	s14, [r3, #20]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	edd3 7a06 	vldr	s15, [r3, #24]
 80017cc:	ee77 7a67 	vsub.f32	s15, s14, s15

}
 80017d0:	eeb0 0a67 	vmov.f32	s0, s15
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
	...

080017e0 <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 80017e0:	b590      	push	{r4, r7, lr}
 80017e2:	f6ad 7dc4 	subw	sp, sp, #4036	; 0xfc4
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	1d3b      	adds	r3, r7, #4
 80017ea:	6018      	str	r0, [r3, #0]
	led.fullColor('G');
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	331c      	adds	r3, #28
 80017f2:	2147      	movs	r1, #71	; 0x47
 80017f4:	4618      	mov	r0, r3
 80017f6:	f000 f87d 	bl	80018f4 <_ZN3LED9fullColorEc>

	//std::vector<float> zg_vals;
	float zg_vals[1000];
	for(uint16_t i = 0; i < 1000; i++){
 80017fa:	2300      	movs	r3, #0
 80017fc:	f8a7 3fbe 	strh.w	r3, [r7, #4030]	; 0xfbe
 8001800:	f8b7 3fbe 	ldrh.w	r3, [r7, #4030]	; 0xfbe
 8001804:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001808:	d212      	bcs.n	8001830 <_ZN3IMU11calibrationEv+0x50>
		zg_vals[i] = zg_;
 800180a:	f8b7 3fbe 	ldrh.w	r3, [r7, #4030]	; 0xfbe
 800180e:	1d3a      	adds	r2, r7, #4
 8001810:	6812      	ldr	r2, [r2, #0]
 8001812:	6952      	ldr	r2, [r2, #20]
 8001814:	f107 0108 	add.w	r1, r7, #8
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	440b      	add	r3, r1
 800181c:	601a      	str	r2, [r3, #0]
		HAL_Delay(2);
 800181e:	2002      	movs	r0, #2
 8001820:	f002 fe86 	bl	8004530 <HAL_Delay>
	for(uint16_t i = 0; i < 1000; i++){
 8001824:	f8b7 3fbe 	ldrh.w	r3, [r7, #4030]	; 0xfbe
 8001828:	3301      	adds	r3, #1
 800182a:	f8a7 3fbe 	strh.w	r3, [r7, #4030]	; 0xfbe
 800182e:	e7e7      	b.n	8001800 <_ZN3IMU11calibrationEv+0x20>
	}

	float sum;
	for(const auto &v : zg_vals){
 8001830:	f107 0308 	add.w	r3, r7, #8
 8001834:	f8c7 3fb0 	str.w	r3, [r7, #4016]	; 0xfb0
 8001838:	f8d7 3fb0 	ldr.w	r3, [r7, #4016]	; 0xfb0
 800183c:	f8c7 3fb4 	str.w	r3, [r7, #4020]	; 0xfb4
 8001840:	f8d7 3fb0 	ldr.w	r3, [r7, #4016]	; 0xfb0
 8001844:	f503 637a 	add.w	r3, r3, #4000	; 0xfa0
 8001848:	f8c7 3fac 	str.w	r3, [r7, #4012]	; 0xfac
 800184c:	f8d7 2fb4 	ldr.w	r2, [r7, #4020]	; 0xfb4
 8001850:	f8d7 3fac 	ldr.w	r3, [r7, #4012]	; 0xfac
 8001854:	429a      	cmp	r2, r3
 8001856:	d017      	beq.n	8001888 <_ZN3IMU11calibrationEv+0xa8>
 8001858:	f8d7 3fb4 	ldr.w	r3, [r7, #4020]	; 0xfb4
 800185c:	f8c7 3fa8 	str.w	r3, [r7, #4008]	; 0xfa8
		sum += v;
 8001860:	f8d7 3fa8 	ldr.w	r3, [r7, #4008]	; 0xfa8
 8001864:	edd3 7a00 	vldr	s15, [r3]
 8001868:	f607 73b8 	addw	r3, r7, #4024	; 0xfb8
 800186c:	ed93 7a00 	vldr	s14, [r3]
 8001870:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001874:	f607 73b8 	addw	r3, r7, #4024	; 0xfb8
 8001878:	edc3 7a00 	vstr	s15, [r3]
	for(const auto &v : zg_vals){
 800187c:	f8d7 3fb4 	ldr.w	r3, [r7, #4020]	; 0xfb4
 8001880:	3304      	adds	r3, #4
 8001882:	f8c7 3fb4 	str.w	r3, [r7, #4020]	; 0xfb4
 8001886:	e7e1      	b.n	800184c <_ZN3IMU11calibrationEv+0x6c>
	}

	offset_ = sum / 1000;
 8001888:	f607 73b8 	addw	r3, r7, #4024	; 0xfb8
 800188c:	ed93 7a00 	vldr	s14, [r3]
 8001890:	eddf 6a10 	vldr	s13, [pc, #64]	; 80018d4 <_ZN3IMU11calibrationEv+0xf4>
 8001894:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001898:	1d3b      	adds	r3, r7, #4
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	edc3 7a06 	vstr	s15, [r3, #24]

	printf("imu offset %f", offset_);
 80018a0:	1d3b      	adds	r3, r7, #4
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	699b      	ldr	r3, [r3, #24]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fe66 	bl	8000578 <__aeabi_f2d>
 80018ac:	4603      	mov	r3, r0
 80018ae:	460c      	mov	r4, r1
 80018b0:	461a      	mov	r2, r3
 80018b2:	4623      	mov	r3, r4
 80018b4:	4808      	ldr	r0, [pc, #32]	; (80018d8 <_ZN3IMU11calibrationEv+0xf8>)
 80018b6:	f00e fbfd 	bl	80100b4 <iprintf>

	led.fullColor('B');
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	331c      	adds	r3, #28
 80018c0:	2142      	movs	r1, #66	; 0x42
 80018c2:	4618      	mov	r0, r3
 80018c4:	f000 f816 	bl	80018f4 <_ZN3LED9fullColorEc>
}
 80018c8:	bf00      	nop
 80018ca:	f607 77c4 	addw	r7, r7, #4036	; 0xfc4
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd90      	pop	{r4, r7, pc}
 80018d2:	bf00      	nop
 80018d4:	447a0000 	.word	0x447a0000
 80018d8:	08014210 	.word	0x08014210

080018dc <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
{

}
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4618      	mov	r0, r3
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
	...

080018f4 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8001900:	78fb      	ldrb	r3, [r7, #3]
 8001902:	2b52      	cmp	r3, #82	; 0x52
 8001904:	d112      	bne.n	800192c <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001906:	2200      	movs	r2, #0
 8001908:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800190c:	4856      	ldr	r0, [pc, #344]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 800190e:	f004 f8a5 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001912:	2201      	movs	r2, #1
 8001914:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001918:	4853      	ldr	r0, [pc, #332]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 800191a:	f004 f89f 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800191e:	2201      	movs	r2, #1
 8001920:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001924:	4850      	ldr	r0, [pc, #320]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001926:	f004 f899 	bl	8005a5c <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 800192a:	e098      	b.n	8001a5e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	2b47      	cmp	r3, #71	; 0x47
 8001930:	d112      	bne.n	8001958 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001932:	2201      	movs	r2, #1
 8001934:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001938:	484b      	ldr	r0, [pc, #300]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 800193a:	f004 f88f 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800193e:	2200      	movs	r2, #0
 8001940:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001944:	4848      	ldr	r0, [pc, #288]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001946:	f004 f889 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800194a:	2201      	movs	r2, #1
 800194c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001950:	4845      	ldr	r0, [pc, #276]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001952:	f004 f883 	bl	8005a5c <HAL_GPIO_WritePin>
}
 8001956:	e082      	b.n	8001a5e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8001958:	78fb      	ldrb	r3, [r7, #3]
 800195a:	2b42      	cmp	r3, #66	; 0x42
 800195c:	d112      	bne.n	8001984 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800195e:	2201      	movs	r2, #1
 8001960:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001964:	4840      	ldr	r0, [pc, #256]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001966:	f004 f879 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800196a:	2201      	movs	r2, #1
 800196c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001970:	483d      	ldr	r0, [pc, #244]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001972:	f004 f873 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001976:	2200      	movs	r2, #0
 8001978:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800197c:	483a      	ldr	r0, [pc, #232]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 800197e:	f004 f86d 	bl	8005a5c <HAL_GPIO_WritePin>
}
 8001982:	e06c      	b.n	8001a5e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8001984:	78fb      	ldrb	r3, [r7, #3]
 8001986:	2b43      	cmp	r3, #67	; 0x43
 8001988:	d112      	bne.n	80019b0 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800198a:	2201      	movs	r2, #1
 800198c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001990:	4835      	ldr	r0, [pc, #212]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001992:	f004 f863 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001996:	2200      	movs	r2, #0
 8001998:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800199c:	4832      	ldr	r0, [pc, #200]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 800199e:	f004 f85d 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80019a2:	2200      	movs	r2, #0
 80019a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019a8:	482f      	ldr	r0, [pc, #188]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 80019aa:	f004 f857 	bl	8005a5c <HAL_GPIO_WritePin>
}
 80019ae:	e056      	b.n	8001a5e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 80019b0:	78fb      	ldrb	r3, [r7, #3]
 80019b2:	2b4d      	cmp	r3, #77	; 0x4d
 80019b4:	d112      	bne.n	80019dc <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80019b6:	2200      	movs	r2, #0
 80019b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019bc:	482a      	ldr	r0, [pc, #168]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 80019be:	f004 f84d 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80019c2:	2201      	movs	r2, #1
 80019c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019c8:	4827      	ldr	r0, [pc, #156]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 80019ca:	f004 f847 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80019ce:	2200      	movs	r2, #0
 80019d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019d4:	4824      	ldr	r0, [pc, #144]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 80019d6:	f004 f841 	bl	8005a5c <HAL_GPIO_WritePin>
}
 80019da:	e040      	b.n	8001a5e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 80019dc:	78fb      	ldrb	r3, [r7, #3]
 80019de:	2b59      	cmp	r3, #89	; 0x59
 80019e0:	d112      	bne.n	8001a08 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80019e2:	2200      	movs	r2, #0
 80019e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019e8:	481f      	ldr	r0, [pc, #124]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 80019ea:	f004 f837 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80019ee:	2200      	movs	r2, #0
 80019f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019f4:	481c      	ldr	r0, [pc, #112]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 80019f6:	f004 f831 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80019fa:	2201      	movs	r2, #1
 80019fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a00:	4819      	ldr	r0, [pc, #100]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001a02:	f004 f82b 	bl	8005a5c <HAL_GPIO_WritePin>
}
 8001a06:	e02a      	b.n	8001a5e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8001a08:	78fb      	ldrb	r3, [r7, #3]
 8001a0a:	2b57      	cmp	r3, #87	; 0x57
 8001a0c:	d112      	bne.n	8001a34 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a14:	4814      	ldr	r0, [pc, #80]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001a16:	f004 f821 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a20:	4811      	ldr	r0, [pc, #68]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001a22:	f004 f81b 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001a26:	2200      	movs	r2, #0
 8001a28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a2c:	480e      	ldr	r0, [pc, #56]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001a2e:	f004 f815 	bl	8005a5c <HAL_GPIO_WritePin>
}
 8001a32:	e014      	b.n	8001a5e <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 8001a34:	78fb      	ldrb	r3, [r7, #3]
 8001a36:	2b7e      	cmp	r3, #126	; 0x7e
 8001a38:	d111      	bne.n	8001a5e <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a40:	4809      	ldr	r0, [pc, #36]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001a42:	f004 f80b 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001a46:	2201      	movs	r2, #1
 8001a48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a4c:	4806      	ldr	r0, [pc, #24]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001a4e:	f004 f805 	bl	8005a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001a52:	2201      	movs	r2, #1
 8001a54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a58:	4803      	ldr	r0, [pc, #12]	; (8001a68 <_ZN3LED9fullColorEc+0x174>)
 8001a5a:	f003 ffff 	bl	8005a5c <HAL_GPIO_WritePin>
}
 8001a5e:	bf00      	nop
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40020000 	.word	0x40020000

08001a6c <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	460b      	mov	r3, r1
 8001a76:	70fb      	strb	r3, [r7, #3]
 8001a78:	4613      	mov	r3, r2
 8001a7a:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 8001a7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d106      	bne.n	8001a92 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001a84:	2201      	movs	r2, #1
 8001a86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a8a:	4813      	ldr	r0, [pc, #76]	; (8001ad8 <_ZN3LED2LREaa+0x6c>)
 8001a8c:	f003 ffe6 	bl	8005a5c <HAL_GPIO_WritePin>
 8001a90:	e009      	b.n	8001aa6 <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 8001a92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d105      	bne.n	8001aa6 <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001aa0:	480d      	ldr	r0, [pc, #52]	; (8001ad8 <_ZN3LED2LREaa+0x6c>)
 8001aa2:	f003 ffdb 	bl	8005a5c <HAL_GPIO_WritePin>

	if(r_status == 1)
 8001aa6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d106      	bne.n	8001abc <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001aae:	2201      	movs	r2, #1
 8001ab0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ab4:	4808      	ldr	r0, [pc, #32]	; (8001ad8 <_ZN3LED2LREaa+0x6c>)
 8001ab6:	f003 ffd1 	bl	8005a5c <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 8001aba:	e009      	b.n	8001ad0 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 8001abc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d105      	bne.n	8001ad0 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aca:	4803      	ldr	r0, [pc, #12]	; (8001ad8 <_ZN3LED2LREaa+0x6c>)
 8001acc:	f003 ffc6 	bl	8005a5c <HAL_GPIO_WritePin>
}
 8001ad0:	bf00      	nop
 8001ad2:	3708      	adds	r7, #8
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40020000 	.word	0x40020000

08001adc <_ZN10LineSensorC1Ev>:
#include <LineSensor.hpp>
#include <algorithm>
#include "G_variables.h"
#include "Macro.h"

LineSensor::LineSensor()
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b092      	sub	sp, #72	; 0x48
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff fef6 	bl	80018dc <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	637b      	str	r3, [r7, #52]	; 0x34
 8001af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001af6:	647b      	str	r3, [r7, #68]	; 0x44
 8001af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001afa:	331c      	adds	r3, #28
 8001afc:	633b      	str	r3, [r7, #48]	; 0x30
 8001afe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d008      	beq.n	8001b18 <_ZN10LineSensorC1Ev+0x3c>
 8001b06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b08:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 8001b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8001b10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b12:	3302      	adds	r3, #2
 8001b14:	647b      	str	r3, [r7, #68]	; 0x44
 8001b16:	e7f2      	b.n	8001afe <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8001b1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b22:	643b      	str	r3, [r7, #64]	; 0x40
 8001b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b26:	3338      	adds	r3, #56	; 0x38
 8001b28:	627b      	str	r3, [r7, #36]	; 0x24
 8001b2a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d009      	beq.n	8001b46 <_ZN10LineSensorC1Ev+0x6a>
 8001b32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b34:	623b      	str	r3, [r7, #32]
		s = 0;
 8001b36:	6a3b      	ldr	r3, [r7, #32]
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 8001b3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b40:	3304      	adds	r3, #4
 8001b42:	643b      	str	r3, [r7, #64]	; 0x40
 8001b44:	e7f1      	b.n	8001b2a <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8001b4c:	61fb      	str	r3, [r7, #28]
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	3338      	adds	r3, #56	; 0x38
 8001b56:	61bb      	str	r3, [r7, #24]
 8001b58:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d009      	beq.n	8001b74 <_ZN10LineSensorC1Ev+0x98>
 8001b60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b62:	617b      	str	r3, [r7, #20]
		m = 0;
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	f04f 0200 	mov.w	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 8001b6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b6e:	3304      	adds	r3, #4
 8001b70:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b72:	e7f1      	b.n	8001b58 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8001b7a:	613b      	str	r3, [r7, #16]
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	3338      	adds	r3, #56	; 0x38
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d009      	beq.n	8001ba2 <_ZN10LineSensorC1Ev+0xc6>
 8001b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b90:	60bb      	str	r3, [r7, #8]
		s = 1;
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001b98:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 8001b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b9c:	3304      	adds	r3, #4
 8001b9e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ba0:	e7f1      	b.n	8001b86 <_ZN10LineSensorC1Ev+0xaa>
	}

}
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3748      	adds	r7, #72	; 0x48
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	220e      	movs	r2, #14
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4803      	ldr	r0, [pc, #12]	; (8001bc8 <_ZN10LineSensor8ADCStartEv+0x1c>)
 8001bbc:	f002 fd1e 	bl	80045fc <HAL_ADC_Start_DMA>
}
 8001bc0:	bf00      	nop
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20002c38 	.word	0x20002c38

08001bcc <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2b0d      	cmp	r3, #13
 8001bdc:	dc2f      	bgt.n	8001c3e <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	3392      	adds	r3, #146	; 0x92
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	4413      	add	r3, r2
 8001be8:	3304      	adds	r3, #4
 8001bea:	ed93 7a00 	vldr	s14, [r3]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	68fa      	ldr	r2, [r7, #12]
 8001bf2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001bf6:	ee07 3a90 	vmov	s15, r3
 8001bfa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	33a0      	adds	r3, #160	; 0xa0
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	4413      	add	r3, r2
 8001c08:	3304      	adds	r3, #4
 8001c0a:	edd3 7a00 	vldr	s15, [r3]
 8001c0e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001c12:	4b14      	ldr	r3, [pc, #80]	; (8001c64 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	4619      	mov	r1, r3
 8001c18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	460b      	mov	r3, r1
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	1a5b      	subs	r3, r3, r1
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	68f9      	ldr	r1, [r7, #12]
 8001c28:	440b      	add	r3, r1
 8001c2a:	3306      	adds	r3, #6
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	4413      	add	r3, r2
 8001c30:	3304      	adds	r3, #4
 8001c32:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	e7cc      	b.n	8001bd8 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 8001c3e:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	3301      	adds	r3, #1
 8001c44:	b2da      	uxtb	r2, r3
 8001c46:	4b07      	ldr	r3, [pc, #28]	; (8001c64 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001c48:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 8001c4a:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b09      	cmp	r3, #9
 8001c50:	d902      	bls.n	8001c58 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 8001c52:	4b04      	ldr	r3, [pc, #16]	; (8001c64 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	701a      	strb	r2, [r3, #0]


}
 8001c58:	bf00      	nop
 8001c5a:	3714      	adds	r7, #20
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	200001f8 	.word	0x200001f8

08001c68 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8001c68:	b490      	push	{r4, r7}
 8001c6a:	b08e      	sub	sp, #56	; 0x38
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
	float temp_val[10];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8001c70:	2300      	movs	r3, #0
 8001c72:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001c76:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001c7a:	2b0d      	cmp	r3, #13
 8001c7c:	f200 8087 	bhi.w	8001d8e <_ZN10LineSensor18updateSensorValuesEv+0x126>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8001c80:	2300      	movs	r3, #0
 8001c82:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001c86:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001c8a:	2b09      	cmp	r3, #9
 8001c8c:	d81c      	bhi.n	8001cc8 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 8001c8e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8001c92:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 8001c96:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	00db      	lsls	r3, r3, #3
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	005b      	lsls	r3, r3, #1
 8001ca4:	4423      	add	r3, r4
 8001ca6:	3306      	adds	r3, #6
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4403      	add	r3, r0
 8001cac:	3304      	adds	r3, #4
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	008b      	lsls	r3, r1, #2
 8001cb2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001cb6:	440b      	add	r3, r1
 8001cb8:	3b30      	subs	r3, #48	; 0x30
 8001cba:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8001cbc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001cc6:	e7de      	b.n	8001c86 <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		//std::sort(temp_val, temp_val + AD_DATA_SIZE);
		// sort
		for(uint8_t i = 0; i < 10; i++){
 8001cc8:	2300      	movs	r3, #0
 8001cca:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8001cce:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001cd2:	2b09      	cmp	r3, #9
 8001cd4:	d84d      	bhi.n	8001d72 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 8001cd6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001cda:	3301      	adds	r3, #1
 8001cdc:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001ce0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001ce4:	2b09      	cmp	r3, #9
 8001ce6:	d83e      	bhi.n	8001d66 <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 8001ce8:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001cf2:	4413      	add	r3, r2
 8001cf4:	3b30      	subs	r3, #48	; 0x30
 8001cf6:	ed93 7a00 	vldr	s14, [r3]
 8001cfa:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d04:	4413      	add	r3, r2
 8001d06:	3b30      	subs	r3, #48	; 0x30
 8001d08:	edd3 7a00 	vldr	s15, [r3]
 8001d0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d14:	d521      	bpl.n	8001d5a <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 8001d16:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d20:	4413      	add	r3, r2
 8001d22:	3b30      	subs	r3, #48	; 0x30
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8001d28:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8001d2c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001d30:	0092      	lsls	r2, r2, #2
 8001d32:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001d36:	440a      	add	r2, r1
 8001d38:	3a30      	subs	r2, #48	; 0x30
 8001d3a:	6812      	ldr	r2, [r2, #0]
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001d42:	440b      	add	r3, r1
 8001d44:	3b30      	subs	r3, #48	; 0x30
 8001d46:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8001d48:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d52:	4413      	add	r3, r2
 8001d54:	3b30      	subs	r3, #48	; 0x30
 8001d56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d58:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 8001d5a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001d5e:	3301      	adds	r3, #1
 8001d60:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001d64:	e7bc      	b.n	8001ce0 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 8001d66:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8001d70:	e7ad      	b.n	8001cce <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = temp_val[5];
 8001d72:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001d76:	69fa      	ldr	r2, [r7, #28]
 8001d78:	6879      	ldr	r1, [r7, #4]
 8001d7a:	33b0      	adds	r3, #176	; 0xb0
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	440b      	add	r3, r1
 8001d80:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8001d82:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001d86:	3301      	adds	r3, #1
 8001d88:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001d8c:	e773      	b.n	8001c76 <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}
}
 8001d8e:	bf00      	nop
 8001d90:	3738      	adds	r7, #56	; 0x38
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bc90      	pop	{r4, r7}
 8001d96:	4770      	bx	lr

08001d98 <_ZN9LineTraceC1EP5MotorP10LineSensor>:
 */

#include "LineTrace.hpp"
#include <stdio.h>

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor) : kp_(0), kd_(0), ki_(0), excution_flag_(false), normal_ratio_(0){
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f04f 0200 	mov.w	r2, #0
 8001daa:	60da      	str	r2, [r3, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f04f 0200 	mov.w	r2, #0
 8001db2:	611a      	str	r2, [r3, #16]
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f04f 0200 	mov.w	r2, #0
 8001dba:	615a      	str	r2, [r3, #20]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	761a      	strb	r2, [r3, #24]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	61da      	str	r2, [r3, #28]
	motor_ = motor;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	68ba      	ldr	r2, [r7, #8]
 8001dce:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	605a      	str	r2, [r3, #4]
}
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3714      	adds	r7, #20
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <_ZN9LineTrace7setGainEfff>:
{

}

void LineTrace::setGain(float kp, float kd, float ki)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	ed87 0a02 	vstr	s0, [r7, #8]
 8001df0:	edc7 0a01 	vstr	s1, [r7, #4]
 8001df4:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	68ba      	ldr	r2, [r7, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
	kd_ = kd;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	611a      	str	r2, [r3, #16]
	ki_ = ki;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	615a      	str	r2, [r3, #20]

}
 8001e0a:	bf00      	nop
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8001e16:	b480      	push	{r7}
 8001e18:	b083      	sub	sp, #12
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	801a      	strh	r2, [r3, #0]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2200      	movs	r2, #0
 8001e28:	805a      	strh	r2, [r3, #2]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <_ZN5Motor4initEv>:

void Motor::init()
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001e40:	2108      	movs	r1, #8
 8001e42:	4805      	ldr	r0, [pc, #20]	; (8001e58 <_ZN5Motor4initEv+0x20>)
 8001e44:	f007 f9f2 	bl	800922c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001e48:	210c      	movs	r1, #12
 8001e4a:	4803      	ldr	r0, [pc, #12]	; (8001e58 <_ZN5Motor4initEv+0x20>)
 8001e4c:	f007 f9ee 	bl	800922c <HAL_TIM_PWM_Start>

}
 8001e50:	bf00      	nop
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20002bf4 	.word	0x20002bf4

08001e5c <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	da0d      	bge.n	8001e8a <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e74:	481f      	ldr	r0, [pc, #124]	; (8001ef4 <_ZN5Motor9motorCtrlEv+0x98>)
 8001e76:	f003 fdf1 	bl	8005a5c <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	425b      	negs	r3, r3
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	81fb      	strh	r3, [r7, #14]
 8001e88:	e00a      	b.n	8001ea0 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e90:	4818      	ldr	r0, [pc, #96]	; (8001ef4 <_ZN5Motor9motorCtrlEv+0x98>)
 8001e92:	f003 fde3 	bl	8005a5c <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	da0d      	bge.n	8001ec6 <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001eb0:	4810      	ldr	r0, [pc, #64]	; (8001ef4 <_ZN5Motor9motorCtrlEv+0x98>)
 8001eb2:	f003 fdd3 	bl	8005a5c <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	425b      	negs	r3, r3
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	81bb      	strh	r3, [r7, #12]
 8001ec4:	e00a      	b.n	8001edc <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ecc:	4809      	ldr	r0, [pc, #36]	; (8001ef4 <_ZN5Motor9motorCtrlEv+0x98>)
 8001ece:	f003 fdc5 	bl	8005a5c <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8001edc:	89fa      	ldrh	r2, [r7, #14]
 8001ede:	4b06      	ldr	r3, [pc, #24]	; (8001ef8 <_ZN5Motor9motorCtrlEv+0x9c>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8001ee4:	89ba      	ldrh	r2, [r7, #12]
 8001ee6:	4b04      	ldr	r3, [pc, #16]	; (8001ef8 <_ZN5Motor9motorCtrlEv+0x9c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001eec:	bf00      	nop
 8001eee:	3710      	adds	r7, #16
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40020c00 	.word	0x40020c00
 8001ef8:	20002bf4 	.word	0x20002bf4

08001efc <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8001efc:	b590      	push	{r4, r7, lr}
 8001efe:	b087      	sub	sp, #28
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6178      	str	r0, [r7, #20]
 8001f04:	ed87 0b02 	vstr	d0, [r7, #8]
 8001f08:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8001f0c:	f04f 0200 	mov.w	r2, #0
 8001f10:	4b30      	ldr	r3, [pc, #192]	; (8001fd4 <_ZN5Motor8setRatioEdd+0xd8>)
 8001f12:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001f16:	f7fe fe17 	bl	8000b48 <__aeabi_dcmpgt>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d005      	beq.n	8001f2c <_ZN5Motor8setRatioEdd+0x30>
 8001f20:	f04f 0300 	mov.w	r3, #0
 8001f24:	4c2b      	ldr	r4, [pc, #172]	; (8001fd4 <_ZN5Motor8setRatioEdd+0xd8>)
 8001f26:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8001f2a:	e00e      	b.n	8001f4a <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8001f2c:	f04f 0200 	mov.w	r2, #0
 8001f30:	4b29      	ldr	r3, [pc, #164]	; (8001fd8 <_ZN5Motor8setRatioEdd+0xdc>)
 8001f32:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001f36:	f7fe fde9 	bl	8000b0c <__aeabi_dcmplt>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d004      	beq.n	8001f4a <_ZN5Motor8setRatioEdd+0x4e>
 8001f40:	f04f 0300 	mov.w	r3, #0
 8001f44:	4c24      	ldr	r4, [pc, #144]	; (8001fd8 <_ZN5Motor8setRatioEdd+0xdc>)
 8001f46:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8001f4a:	f04f 0200 	mov.w	r2, #0
 8001f4e:	4b21      	ldr	r3, [pc, #132]	; (8001fd4 <_ZN5Motor8setRatioEdd+0xd8>)
 8001f50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f54:	f7fe fdf8 	bl	8000b48 <__aeabi_dcmpgt>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d005      	beq.n	8001f6a <_ZN5Motor8setRatioEdd+0x6e>
 8001f5e:	f04f 0300 	mov.w	r3, #0
 8001f62:	4c1c      	ldr	r4, [pc, #112]	; (8001fd4 <_ZN5Motor8setRatioEdd+0xd8>)
 8001f64:	e9c7 3400 	strd	r3, r4, [r7]
 8001f68:	e00e      	b.n	8001f88 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8001f6a:	f04f 0200 	mov.w	r2, #0
 8001f6e:	4b1a      	ldr	r3, [pc, #104]	; (8001fd8 <_ZN5Motor8setRatioEdd+0xdc>)
 8001f70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f74:	f7fe fdca 	bl	8000b0c <__aeabi_dcmplt>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d004      	beq.n	8001f88 <_ZN5Motor8setRatioEdd+0x8c>
 8001f7e:	f04f 0300 	mov.w	r3, #0
 8001f82:	4c15      	ldr	r4, [pc, #84]	; (8001fd8 <_ZN5Motor8setRatioEdd+0xdc>)
 8001f84:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8001f88:	f04f 0200 	mov.w	r2, #0
 8001f8c:	4b13      	ldr	r3, [pc, #76]	; (8001fdc <_ZN5Motor8setRatioEdd+0xe0>)
 8001f8e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001f92:	f7fe fb49 	bl	8000628 <__aeabi_dmul>
 8001f96:	4603      	mov	r3, r0
 8001f98:	460c      	mov	r4, r1
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	4621      	mov	r1, r4
 8001f9e:	f7fe fdf3 	bl	8000b88 <__aeabi_d2iz>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	b21a      	sxth	r2, r3
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8001faa:	f04f 0200 	mov.w	r2, #0
 8001fae:	4b0b      	ldr	r3, [pc, #44]	; (8001fdc <_ZN5Motor8setRatioEdd+0xe0>)
 8001fb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fb4:	f7fe fb38 	bl	8000628 <__aeabi_dmul>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	460c      	mov	r4, r1
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	4621      	mov	r1, r4
 8001fc0:	f7fe fde2 	bl	8000b88 <__aeabi_d2iz>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	b21a      	sxth	r2, r3
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	805a      	strh	r2, [r3, #2]

}
 8001fcc:	bf00      	nop
 8001fce:	371c      	adds	r7, #28
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd90      	pop	{r4, r7, pc}
 8001fd4:	3ff00000 	.word	0x3ff00000
 8001fd8:	bff00000 	.word	0xbff00000
 8001fdc:	409c2000 	.word	0x409c2000

08001fe0 <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8001fec:	2102      	movs	r1, #2
 8001fee:	4822      	ldr	r0, [pc, #136]	; (8002078 <_ZN12RotarySwitch8getValueEv+0x98>)
 8001ff0:	f003 fd1c 	bl	8005a2c <HAL_GPIO_ReadPin>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	bf0c      	ite	eq
 8001ffa:	2301      	moveq	r3, #1
 8001ffc:	2300      	movne	r3, #0
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	2b00      	cmp	r3, #0
 8002002:	d003      	beq.n	800200c <_ZN12RotarySwitch8getValueEv+0x2c>
 8002004:	89fb      	ldrh	r3, [r7, #14]
 8002006:	f043 0301 	orr.w	r3, r3, #1
 800200a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 800200c:	2108      	movs	r1, #8
 800200e:	481a      	ldr	r0, [pc, #104]	; (8002078 <_ZN12RotarySwitch8getValueEv+0x98>)
 8002010:	f003 fd0c 	bl	8005a2c <HAL_GPIO_ReadPin>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	bf0c      	ite	eq
 800201a:	2301      	moveq	r3, #1
 800201c:	2300      	movne	r3, #0
 800201e:	b2db      	uxtb	r3, r3
 8002020:	2b00      	cmp	r3, #0
 8002022:	d003      	beq.n	800202c <_ZN12RotarySwitch8getValueEv+0x4c>
 8002024:	89fb      	ldrh	r3, [r7, #14]
 8002026:	f043 0302 	orr.w	r3, r3, #2
 800202a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 800202c:	2110      	movs	r1, #16
 800202e:	4812      	ldr	r0, [pc, #72]	; (8002078 <_ZN12RotarySwitch8getValueEv+0x98>)
 8002030:	f003 fcfc 	bl	8005a2c <HAL_GPIO_ReadPin>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	bf0c      	ite	eq
 800203a:	2301      	moveq	r3, #1
 800203c:	2300      	movne	r3, #0
 800203e:	b2db      	uxtb	r3, r3
 8002040:	2b00      	cmp	r3, #0
 8002042:	d003      	beq.n	800204c <_ZN12RotarySwitch8getValueEv+0x6c>
 8002044:	89fb      	ldrh	r3, [r7, #14]
 8002046:	f043 0304 	orr.w	r3, r3, #4
 800204a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 800204c:	2180      	movs	r1, #128	; 0x80
 800204e:	480a      	ldr	r0, [pc, #40]	; (8002078 <_ZN12RotarySwitch8getValueEv+0x98>)
 8002050:	f003 fcec 	bl	8005a2c <HAL_GPIO_ReadPin>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	bf0c      	ite	eq
 800205a:	2301      	moveq	r3, #1
 800205c:	2300      	movne	r3, #0
 800205e:	b2db      	uxtb	r3, r3
 8002060:	2b00      	cmp	r3, #0
 8002062:	d003      	beq.n	800206c <_ZN12RotarySwitch8getValueEv+0x8c>
 8002064:	89fb      	ldrh	r3, [r7, #14]
 8002066:	f043 0308 	orr.w	r3, r3, #8
 800206a:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 800206c:	89fb      	ldrh	r3, [r7, #14]

}
 800206e:	4618      	mov	r0, r3
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40020c00 	.word	0x40020c00

0800207c <_ZN10SideSensorC1Ev>:
 *      Author: under
 */

#include "SideSensor.hpp"

SideSensor::SideSensor()
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
{

}
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4618      	mov	r0, r3
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
	...

08002094 <_ZN10SideSensor12updateStatusEt>:


void SideSensor::updateStatus(uint16_t gpio_pin)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	460b      	mov	r3, r1
 800209e:	807b      	strh	r3, [r7, #2]
	static bool white_flag1 = false;
	static bool white_flag2 = false;

	if (gpio_pin == GPIO_PIN_2 && white_flag1 == false){
 80020a0:	887b      	ldrh	r3, [r7, #2]
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	d111      	bne.n	80020ca <_ZN10SideSensor12updateStatusEt+0x36>
 80020a6:	4b28      	ldr	r3, [pc, #160]	; (8002148 <_ZN10SideSensor12updateStatusEt+0xb4>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	f083 0301 	eor.w	r3, r3, #1
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d00a      	beq.n	80020ca <_ZN10SideSensor12updateStatusEt+0x36>
		status_ |= 0x01;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	f043 0301 	orr.w	r3, r3, #1
 80020bc:	b29a      	uxth	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	801a      	strh	r2, [r3, #0]
		white_flag1 = true;
 80020c2:	4b21      	ldr	r3, [pc, #132]	; (8002148 <_ZN10SideSensor12updateStatusEt+0xb4>)
 80020c4:	2201      	movs	r2, #1
 80020c6:	701a      	strb	r2, [r3, #0]
 80020c8:	e010      	b.n	80020ec <_ZN10SideSensor12updateStatusEt+0x58>
	}
	else if(gpio_pin == GPIO_PIN_2 && white_flag1 == true){
 80020ca:	887b      	ldrh	r3, [r7, #2]
 80020cc:	2b04      	cmp	r3, #4
 80020ce:	d10d      	bne.n	80020ec <_ZN10SideSensor12updateStatusEt+0x58>
 80020d0:	4b1d      	ldr	r3, [pc, #116]	; (8002148 <_ZN10SideSensor12updateStatusEt+0xb4>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d009      	beq.n	80020ec <_ZN10SideSensor12updateStatusEt+0x58>
		status_ ^= 0x01;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	881b      	ldrh	r3, [r3, #0]
 80020dc:	f083 0301 	eor.w	r3, r3, #1
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	801a      	strh	r2, [r3, #0]
		white_flag1 = false;
 80020e6:	4b18      	ldr	r3, [pc, #96]	; (8002148 <_ZN10SideSensor12updateStatusEt+0xb4>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	701a      	strb	r2, [r3, #0]

	}

	if (gpio_pin == GPIO_PIN_8 && white_flag2 == false){
 80020ec:	887b      	ldrh	r3, [r7, #2]
 80020ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020f2:	d111      	bne.n	8002118 <_ZN10SideSensor12updateStatusEt+0x84>
 80020f4:	4b15      	ldr	r3, [pc, #84]	; (800214c <_ZN10SideSensor12updateStatusEt+0xb8>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	f083 0301 	eor.w	r3, r3, #1
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00a      	beq.n	8002118 <_ZN10SideSensor12updateStatusEt+0x84>
		status_ |= 0x02;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	881b      	ldrh	r3, [r3, #0]
 8002106:	f043 0302 	orr.w	r3, r3, #2
 800210a:	b29a      	uxth	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	801a      	strh	r2, [r3, #0]
		white_flag2 = true;
 8002110:	4b0e      	ldr	r3, [pc, #56]	; (800214c <_ZN10SideSensor12updateStatusEt+0xb8>)
 8002112:	2201      	movs	r2, #1
 8002114:	701a      	strb	r2, [r3, #0]
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
		status_ ^= 0x02;
		white_flag2 = false;
	}

}
 8002116:	e011      	b.n	800213c <_ZN10SideSensor12updateStatusEt+0xa8>
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
 8002118:	887b      	ldrh	r3, [r7, #2]
 800211a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800211e:	d10d      	bne.n	800213c <_ZN10SideSensor12updateStatusEt+0xa8>
 8002120:	4b0a      	ldr	r3, [pc, #40]	; (800214c <_ZN10SideSensor12updateStatusEt+0xb8>)
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d009      	beq.n	800213c <_ZN10SideSensor12updateStatusEt+0xa8>
		status_ ^= 0x02;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	881b      	ldrh	r3, [r3, #0]
 800212c:	f083 0302 	eor.w	r3, r3, #2
 8002130:	b29a      	uxth	r2, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	801a      	strh	r2, [r3, #0]
		white_flag2 = false;
 8002136:	4b05      	ldr	r3, [pc, #20]	; (800214c <_ZN10SideSensor12updateStatusEt+0xb8>)
 8002138:	2200      	movs	r2, #0
 800213a:	701a      	strb	r2, [r3, #0]
}
 800213c:	bf00      	nop
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr
 8002148:	200001f9 	.word	0x200001f9
 800214c:	200001fa 	.word	0x200001fa

08002150 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:

#include "VelocityCtrl.hpp"
#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
 800215c:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	f04f 0200 	mov.w	r2, #0
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f04f 0200 	mov.w	r2, #0
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f04f 0200 	mov.w	r2, #0
 8002174:	609a      	str	r2, [r3, #8]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f04f 0200 	mov.w	r2, #0
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f04f 0200 	mov.w	r2, #0
 8002184:	611a      	str	r2, [r3, #16]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f04f 0200 	mov.w	r2, #0
 800218c:	615a      	str	r2, [r3, #20]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f04f 0200 	mov.w	r2, #0
 8002194:	619a      	str	r2, [r3, #24]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f04f 0200 	mov.w	r2, #0
 800219c:	61da      	str	r2, [r3, #28]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f04f 0200 	mov.w	r2, #0
 80021a4:	621a      	str	r2, [r3, #32]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	f04f 0200 	mov.w	r2, #0
 80021ac:	625a      	str	r2, [r3, #36]	; 0x24
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
{
	motor_ = motor;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	68ba      	ldr	r2, [r7, #8]
 80021ba:	62da      	str	r2, [r3, #44]	; 0x2c
	encoder_ = encoder;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	631a      	str	r2, [r3, #48]	; 0x30
	imu_ = imu;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	635a      	str	r2, [r3, #52]	; 0x34

}
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	4618      	mov	r0, r3
 80021cc:	3714      	adds	r7, #20
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
	...

080021d8 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 80021d8:	b590      	push	{r4, r7, lr}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
	int16_t enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e4:	f107 0208 	add.w	r2, r7, #8
 80021e8:	f107 010a 	add.w	r1, r7, #10
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7fe fffd 	bl	80011ec <_ZN7Encoder6getCntERsS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 80021f2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80021f6:	461a      	mov	r2, r3
 80021f8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80021fc:	4413      	add	r3, r2
 80021fe:	0fda      	lsrs	r2, r3, #31
 8002200:	4413      	add	r3, r2
 8002202:	105b      	asrs	r3, r3, #1
 8002204:	ee07 3a90 	vmov	s15, r3
 8002208:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800220c:	edc7 7a03 	vstr	s15, [r7, #12]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 8002210:	68f8      	ldr	r0, [r7, #12]
 8002212:	f7fe f9b1 	bl	8000578 <__aeabi_f2d>
 8002216:	a30c      	add	r3, pc, #48	; (adr r3, 8002248 <_ZN12VelocityCtrl12calcVelocityEv+0x70>)
 8002218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800221c:	f7fe fa04 	bl	8000628 <__aeabi_dmul>
 8002220:	4603      	mov	r3, r0
 8002222:	460c      	mov	r4, r1
 8002224:	4618      	mov	r0, r3
 8002226:	4621      	mov	r1, r4
 8002228:	f7fe fcf6 	bl	8000c18 <__aeabi_d2f>
 800222c:	4602      	mov	r2, r0
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	609a      	str	r2, [r3, #8]


	return current_velocity_;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	ee07 3a90 	vmov	s15, r3
}
 800223a:	eeb0 0a67 	vmov.f32	s0, s15
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	bd90      	pop	{r4, r7, pc}
 8002244:	f3af 8000 	nop.w
 8002248:	1ab1d998 	.word	0x1ab1d998
 800224c:	3f7830b5 	.word	0x3f7830b5

08002250 <_ZN12VelocityCtrl9calcOmegaEv>:

float VelocityCtrl::calcOmega()
{
 8002250:	b5b0      	push	{r4, r5, r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
	float omega = imu_->getOmega();
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff faab 	bl	80017b8 <_ZN3IMU8getOmegaEv>
 8002262:	ed87 0a03 	vstr	s0, [r7, #12]
	current_omega_ = -(omega / 16.4) * PI / 180;
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f7fe f986 	bl	8000578 <__aeabi_f2d>
 800226c:	a317      	add	r3, pc, #92	; (adr r3, 80022cc <_ZN12VelocityCtrl9calcOmegaEv+0x7c>)
 800226e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002272:	f7fe fb03 	bl	800087c <__aeabi_ddiv>
 8002276:	4602      	mov	r2, r0
 8002278:	460b      	mov	r3, r1
 800227a:	4614      	mov	r4, r2
 800227c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002280:	a314      	add	r3, pc, #80	; (adr r3, 80022d4 <_ZN12VelocityCtrl9calcOmegaEv+0x84>)
 8002282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002286:	4620      	mov	r0, r4
 8002288:	4629      	mov	r1, r5
 800228a:	f7fe f9cd 	bl	8000628 <__aeabi_dmul>
 800228e:	4603      	mov	r3, r0
 8002290:	460c      	mov	r4, r1
 8002292:	4618      	mov	r0, r3
 8002294:	4621      	mov	r1, r4
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	4b0b      	ldr	r3, [pc, #44]	; (80022c8 <_ZN12VelocityCtrl9calcOmegaEv+0x78>)
 800229c:	f7fe faee 	bl	800087c <__aeabi_ddiv>
 80022a0:	4603      	mov	r3, r0
 80022a2:	460c      	mov	r4, r1
 80022a4:	4618      	mov	r0, r3
 80022a6:	4621      	mov	r1, r4
 80022a8:	f7fe fcb6 	bl	8000c18 <__aeabi_d2f>
 80022ac:	4602      	mov	r2, r0
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	60da      	str	r2, [r3, #12]
	//printf("omegao: %f\n", current_omega_);

	return current_omega_;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	ee07 3a90 	vmov	s15, r3
}
 80022ba:	eeb0 0a67 	vmov.f32	s0, s15
 80022be:	3710      	adds	r7, #16
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bdb0      	pop	{r4, r5, r7, pc}
 80022c4:	f3af 8000 	nop.w
 80022c8:	40668000 	.word	0x40668000
 80022cc:	66666666 	.word	0x66666666
 80022d0:	40306666 	.word	0x40306666
 80022d4:	54411744 	.word	0x54411744
 80022d8:	400921fb 	.word	0x400921fb
 80022dc:	00000000 	.word	0x00000000

080022e0 <_ZN12VelocityCtrl3pidEv>:


void VelocityCtrl::pid()
{
 80022e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022e2:	b08d      	sub	sp, #52	; 0x34
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
	float static v_pre_diff, o_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	ed93 7a00 	vldr	s14, [r3]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	edd3 7a02 	vldr	s15, [r3, #8]
 80022f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022f8:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float o_diff = target_omega_- current_omega_;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	ed93 7a01 	vldr	s14, [r3, #4]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	edd3 7a03 	vldr	s15, [r3, #12]
 8002308:	ee77 7a67 	vsub.f32	s15, s14, s15
 800230c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	float v_p, v_d, o_p, o_d;
	static float v_i, o_i;

	v_p = v_kp_ * v_diff;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	edd3 7a04 	vldr	s15, [r3, #16]
 8002316:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800231a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800231e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	v_d = v_kd_ * (v_diff - v_pre_diff) * DELTA_T;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	ed93 7a05 	vldr	s14, [r3, #20]
 8002328:	4b73      	ldr	r3, [pc, #460]	; (80024f8 <_ZN12VelocityCtrl3pidEv+0x218>)
 800232a:	edd3 7a00 	vldr	s15, [r3]
 800232e:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002332:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800233a:	ee17 0a90 	vmov	r0, s15
 800233e:	f7fe f91b 	bl	8000578 <__aeabi_f2d>
 8002342:	a36b      	add	r3, pc, #428	; (adr r3, 80024f0 <_ZN12VelocityCtrl3pidEv+0x210>)
 8002344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002348:	f7fe f96e 	bl	8000628 <__aeabi_dmul>
 800234c:	4603      	mov	r3, r0
 800234e:	460c      	mov	r4, r1
 8002350:	4618      	mov	r0, r3
 8002352:	4621      	mov	r1, r4
 8002354:	f7fe fc60 	bl	8000c18 <__aeabi_d2f>
 8002358:	4603      	mov	r3, r0
 800235a:	623b      	str	r3, [r7, #32]
	v_i += v_ki_ * v_diff * DELTA_T;
 800235c:	4b67      	ldr	r3, [pc, #412]	; (80024fc <_ZN12VelocityCtrl3pidEv+0x21c>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f7fe f909 	bl	8000578 <__aeabi_f2d>
 8002366:	4604      	mov	r4, r0
 8002368:	460d      	mov	r5, r1
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	ed93 7a06 	vldr	s14, [r3, #24]
 8002370:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002374:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002378:	ee17 0a90 	vmov	r0, s15
 800237c:	f7fe f8fc 	bl	8000578 <__aeabi_f2d>
 8002380:	a35b      	add	r3, pc, #364	; (adr r3, 80024f0 <_ZN12VelocityCtrl3pidEv+0x210>)
 8002382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002386:	f7fe f94f 	bl	8000628 <__aeabi_dmul>
 800238a:	4602      	mov	r2, r0
 800238c:	460b      	mov	r3, r1
 800238e:	4620      	mov	r0, r4
 8002390:	4629      	mov	r1, r5
 8002392:	f7fd ff93 	bl	80002bc <__adddf3>
 8002396:	4603      	mov	r3, r0
 8002398:	460c      	mov	r4, r1
 800239a:	4618      	mov	r0, r3
 800239c:	4621      	mov	r1, r4
 800239e:	f7fe fc3b 	bl	8000c18 <__aeabi_d2f>
 80023a2:	4602      	mov	r2, r0
 80023a4:	4b55      	ldr	r3, [pc, #340]	; (80024fc <_ZN12VelocityCtrl3pidEv+0x21c>)
 80023a6:	601a      	str	r2, [r3, #0]

	o_p = o_kp_ * o_diff;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	edd3 7a07 	vldr	s15, [r3, #28]
 80023ae:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80023b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023b6:	edc7 7a07 	vstr	s15, [r7, #28]
	o_d = o_kd_ * (o_diff - o_pre_diff) * DELTA_T;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	ed93 7a08 	vldr	s14, [r3, #32]
 80023c0:	4b4f      	ldr	r3, [pc, #316]	; (8002500 <_ZN12VelocityCtrl3pidEv+0x220>)
 80023c2:	edd3 7a00 	vldr	s15, [r3]
 80023c6:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80023ca:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80023ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023d2:	ee17 0a90 	vmov	r0, s15
 80023d6:	f7fe f8cf 	bl	8000578 <__aeabi_f2d>
 80023da:	a345      	add	r3, pc, #276	; (adr r3, 80024f0 <_ZN12VelocityCtrl3pidEv+0x210>)
 80023dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023e0:	f7fe f922 	bl	8000628 <__aeabi_dmul>
 80023e4:	4603      	mov	r3, r0
 80023e6:	460c      	mov	r4, r1
 80023e8:	4618      	mov	r0, r3
 80023ea:	4621      	mov	r1, r4
 80023ec:	f7fe fc14 	bl	8000c18 <__aeabi_d2f>
 80023f0:	4603      	mov	r3, r0
 80023f2:	61bb      	str	r3, [r7, #24]
	o_i += o_ki_ * o_diff * DELTA_T;
 80023f4:	4b43      	ldr	r3, [pc, #268]	; (8002504 <_ZN12VelocityCtrl3pidEv+0x224>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7fe f8bd 	bl	8000578 <__aeabi_f2d>
 80023fe:	4604      	mov	r4, r0
 8002400:	460d      	mov	r5, r1
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002408:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800240c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002410:	ee17 0a90 	vmov	r0, s15
 8002414:	f7fe f8b0 	bl	8000578 <__aeabi_f2d>
 8002418:	a335      	add	r3, pc, #212	; (adr r3, 80024f0 <_ZN12VelocityCtrl3pidEv+0x210>)
 800241a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800241e:	f7fe f903 	bl	8000628 <__aeabi_dmul>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	4620      	mov	r0, r4
 8002428:	4629      	mov	r1, r5
 800242a:	f7fd ff47 	bl	80002bc <__adddf3>
 800242e:	4603      	mov	r3, r0
 8002430:	460c      	mov	r4, r1
 8002432:	4618      	mov	r0, r3
 8002434:	4621      	mov	r1, r4
 8002436:	f7fe fbef 	bl	8000c18 <__aeabi_d2f>
 800243a:	4602      	mov	r2, r0
 800243c:	4b31      	ldr	r3, [pc, #196]	; (8002504 <_ZN12VelocityCtrl3pidEv+0x224>)
 800243e:	601a      	str	r2, [r3, #0]

	float v_left_ratio, v_right_ratio, o_left_ratio, o_right_ratio;

	v_left_ratio = v_right_ratio =  v_p + v_d + v_i;
 8002440:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002444:	edd7 7a08 	vldr	s15, [r7, #32]
 8002448:	ee37 7a27 	vadd.f32	s14, s14, s15
 800244c:	4b2b      	ldr	r3, [pc, #172]	; (80024fc <_ZN12VelocityCtrl3pidEv+0x21c>)
 800244e:	edd3 7a00 	vldr	s15, [r3]
 8002452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002456:	edc7 7a05 	vstr	s15, [r7, #20]
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	613b      	str	r3, [r7, #16]

	o_left_ratio = o_p + o_d + o_i;
 800245e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002462:	edd7 7a06 	vldr	s15, [r7, #24]
 8002466:	ee37 7a27 	vadd.f32	s14, s14, s15
 800246a:	4b26      	ldr	r3, [pc, #152]	; (8002504 <_ZN12VelocityCtrl3pidEv+0x224>)
 800246c:	edd3 7a00 	vldr	s15, [r3]
 8002470:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002474:	edc7 7a03 	vstr	s15, [r7, #12]
	o_right_ratio = -(o_p + o_d + o_i);
 8002478:	ed97 7a07 	vldr	s14, [r7, #28]
 800247c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002480:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002484:	4b1f      	ldr	r3, [pc, #124]	; (8002504 <_ZN12VelocityCtrl3pidEv+0x224>)
 8002486:	edd3 7a00 	vldr	s15, [r3]
 800248a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800248e:	eef1 7a67 	vneg.f32	s15, s15
 8002492:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(v_left_ratio + o_left_ratio, v_right_ratio + o_right_ratio);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800249a:	ed97 7a04 	vldr	s14, [r7, #16]
 800249e:	edd7 7a03 	vldr	s15, [r7, #12]
 80024a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024a6:	ee17 0a90 	vmov	r0, s15
 80024aa:	f7fe f865 	bl	8000578 <__aeabi_f2d>
 80024ae:	4605      	mov	r5, r0
 80024b0:	460e      	mov	r6, r1
 80024b2:	ed97 7a05 	vldr	s14, [r7, #20]
 80024b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80024ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024be:	ee17 0a90 	vmov	r0, s15
 80024c2:	f7fe f859 	bl	8000578 <__aeabi_f2d>
 80024c6:	4602      	mov	r2, r0
 80024c8:	460b      	mov	r3, r1
 80024ca:	ec43 2b11 	vmov	d1, r2, r3
 80024ce:	ec46 5b10 	vmov	d0, r5, r6
 80024d2:	4620      	mov	r0, r4
 80024d4:	f7ff fd12 	bl	8001efc <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 80024d8:	4a07      	ldr	r2, [pc, #28]	; (80024f8 <_ZN12VelocityCtrl3pidEv+0x218>)
 80024da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024dc:	6013      	str	r3, [r2, #0]
	o_pre_diff = o_diff;
 80024de:	4a08      	ldr	r2, [pc, #32]	; (8002500 <_ZN12VelocityCtrl3pidEv+0x220>)
 80024e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e2:	6013      	str	r3, [r2, #0]
}
 80024e4:	bf00      	nop
 80024e6:	3734      	adds	r7, #52	; 0x34
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024ec:	f3af 8000 	nop.w
 80024f0:	d2f1a9fc 	.word	0xd2f1a9fc
 80024f4:	3f50624d 	.word	0x3f50624d
 80024f8:	200001fc 	.word	0x200001fc
 80024fc:	20000204 	.word	0x20000204
 8002500:	20000200 	.word	0x20000200
 8002504:	20000208 	.word	0x20000208

08002508 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	ed87 0a02 	vstr	s0, [r7, #8]
 8002514:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	68ba      	ldr	r2, [r7, #8]
 800251c:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	605a      	str	r2, [r3, #4]
}
 8002524:	bf00      	nop
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float kd, float ki)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	ed87 0a02 	vstr	s0, [r7, #8]
 800253c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002540:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	68ba      	ldr	r2, [r7, #8]
 8002548:	611a      	str	r2, [r3, #16]
	v_kd_ = kd;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	615a      	str	r2, [r3, #20]
	v_ki_ = ki;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	683a      	ldr	r2, [r7, #0]
 8002554:	619a      	str	r2, [r3, #24]
}
 8002556:	bf00      	nop
 8002558:	3714      	adds	r7, #20
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float kd, float ki)
{
 8002562:	b480      	push	{r7}
 8002564:	b085      	sub	sp, #20
 8002566:	af00      	add	r7, sp, #0
 8002568:	60f8      	str	r0, [r7, #12]
 800256a:	ed87 0a02 	vstr	s0, [r7, #8]
 800256e:	edc7 0a01 	vstr	s1, [r7, #4]
 8002572:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	68ba      	ldr	r2, [r7, #8]
 800257a:	61da      	str	r2, [r3, #28]
	o_kd_ = kd;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	621a      	str	r2, [r3, #32]
	o_ki_ = ki;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002588:	bf00      	nop
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <_ZN12VelocityCtrl4flipEv>:

float VelocityCtrl::flip()
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
	float velocity;
	velocity = calcVelocity();
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7ff fe1b 	bl	80021d8 <_ZN12VelocityCtrl12calcVelocityEv>
 80025a2:	ed87 0a03 	vstr	s0, [r7, #12]
	calcOmega();
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7ff fe52 	bl	8002250 <_ZN12VelocityCtrl9calcOmegaEv>

	if(excution_flag_ == true){
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d002      	beq.n	80025bc <_ZN12VelocityCtrl4flipEv+0x28>
		pid();
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7ff fe92 	bl	80022e0 <_ZN12VelocityCtrl3pidEv>
	}

	return velocity;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	ee07 3a90 	vmov	s15, r3

}
 80025c2:	eeb0 0a67 	vmov.f32	s0, s15
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	calcOmega();
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f7ff fe37 	bl	8002250 <_ZN12VelocityCtrl9calcOmegaEv>
}
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	0000      	movs	r0, r0
 80025ec:	0000      	movs	r0, r0
	...

080025f0 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002604:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8002620 <_ZN12VelocityCtrl4stopEv+0x30>
 8002608:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8002620 <_ZN12VelocityCtrl4stopEv+0x30>
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff fc75 	bl	8001efc <_ZN5Motor8setRatioEdd>

}
 8002612:	bf00      	nop
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	f3af 8000 	nop.w
	...

08002628 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002630:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002634:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	2b00      	cmp	r3, #0
 800263e:	d013      	beq.n	8002668 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002640:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002644:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8002648:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800264c:	2b00      	cmp	r3, #0
 800264e:	d00b      	beq.n	8002668 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002650:	e000      	b.n	8002654 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002652:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002654:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d0f9      	beq.n	8002652 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800265e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	b2d2      	uxtb	r2, r2
 8002666:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002668:	687b      	ldr	r3, [r7, #4]
}
 800266a:	4618      	mov	r0, r3
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr

08002676 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int _write(int file, char *ptr, int len)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b086      	sub	sp, #24
 800267a:	af00      	add	r7, sp, #0
 800267c:	60f8      	str	r0, [r7, #12]
 800267e:	60b9      	str	r1, [r7, #8]
 8002680:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8002682:	2300      	movs	r3, #0
 8002684:	617b      	str	r3, [r7, #20]
 8002686:	e009      	b.n	800269c <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	1c5a      	adds	r2, r3, #1
 800268c:	60ba      	str	r2, [r7, #8]
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff ffc9 	bl	8002628 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	3301      	adds	r3, #1
 800269a:	617b      	str	r3, [r7, #20]
 800269c:	697a      	ldr	r2, [r7, #20]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	dbf1      	blt.n	8002688 <_write+0x12>
  }
  return len;
 80026a4:	687b      	ldr	r3, [r7, #4]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}

080026ae <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b082      	sub	sp, #8
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	4603      	mov	r3, r0
 80026b6:	80fb      	strh	r3, [r7, #6]
	cppExit(GPIO_Pin);
 80026b8:	88fb      	ldrh	r3, [r7, #6]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f001 fe28 	bl	8004310 <cppExit>
}
 80026c0:	bf00      	nop
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a0f      	ldr	r2, [pc, #60]	; (8002714 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d109      	bne.n	80026ee <HAL_TIM_PeriodElapsedCallback+0x26>
		//tim6_timer++;
		//read_gyro_data();
		//read_accel_data();
		cppFlip1ms();
 80026da:	f001 fdbd 	bl	8004258 <cppFlip1ms>
		if(tim6_timer >= 100000) tim6_timer = 0;
 80026de:	4b0e      	ldr	r3, [pc, #56]	; (8002718 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a0e      	ldr	r2, [pc, #56]	; (800271c <HAL_TIM_PeriodElapsedCallback+0x54>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d902      	bls.n	80026ee <HAL_TIM_PeriodElapsedCallback+0x26>
 80026e8:	4b0b      	ldr	r3, [pc, #44]	; (8002718 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
	}
	if(htim->Instance == TIM7){
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a0b      	ldr	r2, [pc, #44]	; (8002720 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d109      	bne.n	800270c <HAL_TIM_PeriodElapsedCallback+0x44>
		//tim7_timer++;
		cppFlip100ns();
 80026f8:	f001 fe00 	bl	80042fc <cppFlip100ns>
		if(tim7_timer >= 100000) tim7_timer = 0;
 80026fc:	4b09      	ldr	r3, [pc, #36]	; (8002724 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a06      	ldr	r2, [pc, #24]	; (800271c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d902      	bls.n	800270c <HAL_TIM_PeriodElapsedCallback+0x44>
 8002706:	4b07      	ldr	r3, [pc, #28]	; (8002724 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]
	}
}
 800270c:	bf00      	nop
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40001000 	.word	0x40001000
 8002718:	20002d68 	.word	0x20002d68
 800271c:	0001869f 	.word	0x0001869f
 8002720:	40001400 	.word	0x40001400
 8002724:	20002db8 	.word	0x20002db8

08002728 <init>:

}
*/

void init()
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af02      	add	r7, sp, #8
	// ------initialize------//

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET);
 800272e:	2201      	movs	r2, #1
 8002730:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002734:	481c      	ldr	r0, [pc, #112]	; (80027a8 <init+0x80>)
 8002736:	f003 f991 	bl	8005a5c <HAL_GPIO_WritePin>

	//HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
	//HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);

	//Timer intrruptin start
	HAL_TIM_Base_Start_IT(&htim6);
 800273a:	481c      	ldr	r0, [pc, #112]	; (80027ac <init+0x84>)
 800273c:	f006 fd27 	bl	800918e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8002740:	481b      	ldr	r0, [pc, #108]	; (80027b0 <init+0x88>)
 8002742:	f006 fd24 	bl	800918e <HAL_TIM_Base_Start_IT>

	lcd_init();
 8002746:	f7fe fc67 	bl	8001018 <lcd_init>

	// SD card check
	if(sd_mount() == 1){
 800274a:	f7fe fe2d 	bl	80013a8 <sd_mount>
 800274e:	4603      	mov	r3, r0
 8002750:	2b01      	cmp	r3, #1
 8002752:	d103      	bne.n	800275c <init+0x34>
	  printf("mount success\r\n");
 8002754:	4817      	ldr	r0, [pc, #92]	; (80027b4 <init+0x8c>)
 8002756:	f00d fd21 	bl	801019c <puts>
 800275a:	e002      	b.n	8002762 <init+0x3a>
	}
	else{
	  printf("error\r\n");
 800275c:	4816      	ldr	r0, [pc, #88]	; (80027b8 <init+0x90>)
 800275e:	f00d fd1d 	bl	801019c <puts>
	}

	data[0] = 30;
 8002762:	4b16      	ldr	r3, [pc, #88]	; (80027bc <init+0x94>)
 8002764:	221e      	movs	r2, #30
 8002766:	601a      	str	r2, [r3, #0]
	sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
 8002768:	2301      	movs	r3, #1
 800276a:	9300      	str	r3, [sp, #0]
 800276c:	4b13      	ldr	r3, [pc, #76]	; (80027bc <init+0x94>)
 800276e:	2201      	movs	r2, #1
 8002770:	4913      	ldr	r1, [pc, #76]	; (80027c0 <init+0x98>)
 8002772:	4814      	ldr	r0, [pc, #80]	; (80027c4 <init+0x9c>)
 8002774:	f7fe fd74 	bl	8001260 <sd_write_array_int>
	sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
 8002778:	4b13      	ldr	r3, [pc, #76]	; (80027c8 <init+0xa0>)
 800277a:	2201      	movs	r2, #1
 800277c:	4910      	ldr	r1, [pc, #64]	; (80027c0 <init+0x98>)
 800277e:	4811      	ldr	r0, [pc, #68]	; (80027c4 <init+0x9c>)
 8002780:	f7fe fdcc 	bl	800131c <sd_read_array_int>
	sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write
 8002784:	2301      	movs	r3, #1
 8002786:	9300      	str	r3, [sp, #0]
 8002788:	4b0f      	ldr	r3, [pc, #60]	; (80027c8 <init+0xa0>)
 800278a:	2201      	movs	r2, #1
 800278c:	490f      	ldr	r1, [pc, #60]	; (80027cc <init+0xa4>)
 800278e:	480d      	ldr	r0, [pc, #52]	; (80027c4 <init+0x9c>)
 8002790:	f7fe fd66 	bl	8001260 <sd_write_array_int>

	printf("sd write and read success!!\r\n");
 8002794:	480e      	ldr	r0, [pc, #56]	; (80027d0 <init+0xa8>)
 8002796:	f00d fd01 	bl	801019c <puts>
	sd_unmount();
 800279a:	f7fe fe21 	bl	80013e0 <sd_unmount>

	cppInit();
 800279e:	f001 fd19 	bl	80041d4 <cppInit>

	//uint16_t who_i_am;
	//who_i_am = IMU_init();
	//printf("who i am: %d\n", who_i_am);

}
 80027a2:	bf00      	nop
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40021000 	.word	0x40021000
 80027ac:	20002e6c 	.word	0x20002e6c
 80027b0:	20003014 	.word	0x20003014
 80027b4:	08014220 	.word	0x08014220
 80027b8:	08014230 	.word	0x08014230
 80027bc:	20002e68 	.word	0x20002e68
 80027c0:	08014238 	.word	0x08014238
 80027c4:	08014244 	.word	0x08014244
 80027c8:	20002d70 	.word	0x20002d70
 80027cc:	0801424c 	.word	0x0801424c
 80027d0:	08014258 	.word	0x08014258

080027d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027d8:	f001 fe38 	bl	800444c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027dc:	f000 f83c 	bl	8002858 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027e0:	f000 fdaa 	bl	8003338 <MX_GPIO_Init>
  MX_DMA_Init();
 80027e4:	f000 fd78 	bl	80032d8 <MX_DMA_Init>
  MX_I2C2_Init();
 80027e8:	f000 f9fa 	bl	8002be0 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 80027ec:	f000 fa26 	bl	8002c3c <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 80027f0:	f000 fa44 	bl	8002c7c <MX_SPI2_Init>
  MX_TIM1_Init();
 80027f4:	f000 fa78 	bl	8002ce8 <MX_TIM1_Init>
  MX_TIM4_Init();
 80027f8:	f000 fb82 	bl	8002f00 <MX_TIM4_Init>
  MX_TIM8_Init();
 80027fc:	f000 fc4e 	bl	800309c <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8002800:	f000 fd40 	bl	8003284 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8002804:	f008 fc96 	bl	800b134 <MX_FATFS_Init>
  MX_TIM6_Init();
 8002808:	f000 fbde 	bl	8002fc8 <MX_TIM6_Init>
  MX_TIM7_Init();
 800280c:	f000 fc12 	bl	8003034 <MX_TIM7_Init>
  MX_I2C1_Init();
 8002810:	f000 f9b8 	bl	8002b84 <MX_I2C1_Init>
  MX_TIM3_Init();
 8002814:	f000 fb10 	bl	8002e38 <MX_TIM3_Init>
  MX_TIM10_Init();
 8002818:	f000 fc98 	bl	800314c <MX_TIM10_Init>
  MX_TIM11_Init();
 800281c:	f000 fce4 	bl	80031e8 <MX_TIM11_Init>
  MX_ADC2_Init();
 8002820:	f000 f8a8 	bl	8002974 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  init();
 8002824:	f7ff ff80 	bl	8002728 <init>
	  //HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);

	  //printf("Timer: %d\n", timer);


	  lcd_clear();
 8002828:	f7fe fc3a 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 800282c:	2100      	movs	r1, #0
 800282e:	2000      	movs	r0, #0
 8002830:	f7fe fc46 	bl	80010c0 <lcd_locate>
	  lcd_printf("LCD");
 8002834:	4806      	ldr	r0, [pc, #24]	; (8002850 <main+0x7c>)
 8002836:	f7fe fc6d 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 800283a:	2101      	movs	r1, #1
 800283c:	2000      	movs	r0, #0
 800283e:	f7fe fc3f 	bl	80010c0 <lcd_locate>
	  lcd_printf("TEST");
 8002842:	4804      	ldr	r0, [pc, #16]	; (8002854 <main+0x80>)
 8002844:	f7fe fc66 	bl	8001114 <lcd_printf>


	  //printf("side: %d\n", side);


	  cppLoop();
 8002848:	f001 fd72 	bl	8004330 <cppLoop>
	  lcd_clear();
 800284c:	e7ec      	b.n	8002828 <main+0x54>
 800284e:	bf00      	nop
 8002850:	08014278 	.word	0x08014278
 8002854:	0801427c 	.word	0x0801427c

08002858 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b0a4      	sub	sp, #144	; 0x90
 800285c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800285e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002862:	2234      	movs	r2, #52	; 0x34
 8002864:	2100      	movs	r1, #0
 8002866:	4618      	mov	r0, r3
 8002868:	f00c fdde 	bl	800f428 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800286c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	605a      	str	r2, [r3, #4]
 8002876:	609a      	str	r2, [r3, #8]
 8002878:	60da      	str	r2, [r3, #12]
 800287a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800287c:	f107 030c 	add.w	r3, r7, #12
 8002880:	223c      	movs	r2, #60	; 0x3c
 8002882:	2100      	movs	r1, #0
 8002884:	4618      	mov	r0, r3
 8002886:	f00c fdcf 	bl	800f428 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800288a:	2300      	movs	r3, #0
 800288c:	60bb      	str	r3, [r7, #8]
 800288e:	4b37      	ldr	r3, [pc, #220]	; (800296c <SystemClock_Config+0x114>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002892:	4a36      	ldr	r2, [pc, #216]	; (800296c <SystemClock_Config+0x114>)
 8002894:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002898:	6413      	str	r3, [r2, #64]	; 0x40
 800289a:	4b34      	ldr	r3, [pc, #208]	; (800296c <SystemClock_Config+0x114>)
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028a2:	60bb      	str	r3, [r7, #8]
 80028a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80028a6:	2300      	movs	r3, #0
 80028a8:	607b      	str	r3, [r7, #4]
 80028aa:	4b31      	ldr	r3, [pc, #196]	; (8002970 <SystemClock_Config+0x118>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a30      	ldr	r2, [pc, #192]	; (8002970 <SystemClock_Config+0x118>)
 80028b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028b4:	6013      	str	r3, [r2, #0]
 80028b6:	4b2e      	ldr	r3, [pc, #184]	; (8002970 <SystemClock_Config+0x118>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80028be:	607b      	str	r3, [r7, #4]
 80028c0:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80028c2:	2301      	movs	r3, #1
 80028c4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80028c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028ca:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028cc:	2302      	movs	r3, #2
 80028ce:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80028d0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80028d4:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 80028d6:	2308      	movs	r3, #8
 80028d8:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80028da:	23b4      	movs	r3, #180	; 0xb4
 80028dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80028e0:	2302      	movs	r3, #2
 80028e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80028e6:	2308      	movs	r3, #8
 80028e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 80028ec:	2302      	movs	r3, #2
 80028ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028f2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80028f6:	4618      	mov	r0, r3
 80028f8:	f004 f9a0 	bl	8006c3c <HAL_RCC_OscConfig>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002902:	f000 fe6f 	bl	80035e4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002906:	f003 fd1b 	bl	8006340 <HAL_PWREx_EnableOverDrive>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002910:	f000 fe68 	bl	80035e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002914:	230f      	movs	r3, #15
 8002916:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002918:	2302      	movs	r3, #2
 800291a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800291c:	2300      	movs	r3, #0
 800291e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002920:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002924:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002926:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800292a:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800292c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002930:	2105      	movs	r1, #5
 8002932:	4618      	mov	r0, r3
 8002934:	f003 fd54 	bl	80063e0 <HAL_RCC_ClockConfig>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <SystemClock_Config+0xea>
  {
    Error_Handler();
 800293e:	f000 fe51 	bl	80035e4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8002942:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002946:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8002948:	2300      	movs	r3, #0
 800294a:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 800294c:	2300      	movs	r3, #0
 800294e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002950:	f107 030c 	add.w	r3, r7, #12
 8002954:	4618      	mov	r0, r3
 8002956:	f003 ff33 	bl	80067c0 <HAL_RCCEx_PeriphCLKConfig>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8002960:	f000 fe40 	bl	80035e4 <Error_Handler>
  }
}
 8002964:	bf00      	nop
 8002966:	3790      	adds	r7, #144	; 0x90
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	40023800 	.word	0x40023800
 8002970:	40007000 	.word	0x40007000

08002974 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800297a:	463b      	mov	r3, r7
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8002986:	4b7c      	ldr	r3, [pc, #496]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002988:	4a7c      	ldr	r2, [pc, #496]	; (8002b7c <MX_ADC2_Init+0x208>)
 800298a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800298c:	4b7a      	ldr	r3, [pc, #488]	; (8002b78 <MX_ADC2_Init+0x204>)
 800298e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002992:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002994:	4b78      	ldr	r3, [pc, #480]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002996:	2200      	movs	r2, #0
 8002998:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800299a:	4b77      	ldr	r3, [pc, #476]	; (8002b78 <MX_ADC2_Init+0x204>)
 800299c:	2201      	movs	r2, #1
 800299e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80029a0:	4b75      	ldr	r3, [pc, #468]	; (8002b78 <MX_ADC2_Init+0x204>)
 80029a2:	2201      	movs	r2, #1
 80029a4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80029a6:	4b74      	ldr	r3, [pc, #464]	; (8002b78 <MX_ADC2_Init+0x204>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80029ae:	4b72      	ldr	r3, [pc, #456]	; (8002b78 <MX_ADC2_Init+0x204>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80029b4:	4b70      	ldr	r3, [pc, #448]	; (8002b78 <MX_ADC2_Init+0x204>)
 80029b6:	4a72      	ldr	r2, [pc, #456]	; (8002b80 <MX_ADC2_Init+0x20c>)
 80029b8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80029ba:	4b6f      	ldr	r3, [pc, #444]	; (8002b78 <MX_ADC2_Init+0x204>)
 80029bc:	2200      	movs	r2, #0
 80029be:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 80029c0:	4b6d      	ldr	r3, [pc, #436]	; (8002b78 <MX_ADC2_Init+0x204>)
 80029c2:	220e      	movs	r2, #14
 80029c4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80029c6:	4b6c      	ldr	r3, [pc, #432]	; (8002b78 <MX_ADC2_Init+0x204>)
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80029ce:	4b6a      	ldr	r3, [pc, #424]	; (8002b78 <MX_ADC2_Init+0x204>)
 80029d0:	2201      	movs	r2, #1
 80029d2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80029d4:	4868      	ldr	r0, [pc, #416]	; (8002b78 <MX_ADC2_Init+0x204>)
 80029d6:	f001 fdcd 	bl	8004574 <HAL_ADC_Init>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80029e0:	f000 fe00 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80029e4:	230a      	movs	r3, #10
 80029e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80029e8:	2301      	movs	r3, #1
 80029ea:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80029ec:	2306      	movs	r3, #6
 80029ee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80029f0:	463b      	mov	r3, r7
 80029f2:	4619      	mov	r1, r3
 80029f4:	4860      	ldr	r0, [pc, #384]	; (8002b78 <MX_ADC2_Init+0x204>)
 80029f6:	f001 ff11 	bl	800481c <HAL_ADC_ConfigChannel>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8002a00:	f000 fdf0 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002a04:	230b      	movs	r3, #11
 8002a06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002a08:	2302      	movs	r3, #2
 8002a0a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a0c:	463b      	mov	r3, r7
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4859      	ldr	r0, [pc, #356]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002a12:	f001 ff03 	bl	800481c <HAL_ADC_ConfigChannel>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8002a1c:	f000 fde2 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8002a20:	230c      	movs	r3, #12
 8002a22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8002a24:	2303      	movs	r3, #3
 8002a26:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a28:	463b      	mov	r3, r7
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4852      	ldr	r0, [pc, #328]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002a2e:	f001 fef5 	bl	800481c <HAL_ADC_ConfigChannel>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8002a38:	f000 fdd4 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8002a3c:	230d      	movs	r3, #13
 8002a3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8002a40:	2304      	movs	r3, #4
 8002a42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a44:	463b      	mov	r3, r7
 8002a46:	4619      	mov	r1, r3
 8002a48:	484b      	ldr	r0, [pc, #300]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002a4a:	f001 fee7 	bl	800481c <HAL_ADC_ConfigChannel>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8002a54:	f000 fdc6 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8002a5c:	2305      	movs	r3, #5
 8002a5e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a60:	463b      	mov	r3, r7
 8002a62:	4619      	mov	r1, r3
 8002a64:	4844      	ldr	r0, [pc, #272]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002a66:	f001 fed9 	bl	800481c <HAL_ADC_ConfigChannel>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d001      	beq.n	8002a74 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8002a70:	f000 fdb8 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002a74:	2301      	movs	r3, #1
 8002a76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8002a78:	2306      	movs	r3, #6
 8002a7a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a7c:	463b      	mov	r3, r7
 8002a7e:	4619      	mov	r1, r3
 8002a80:	483d      	ldr	r0, [pc, #244]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002a82:	f001 fecb 	bl	800481c <HAL_ADC_ConfigChannel>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8002a8c:	f000 fdaa 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002a90:	2302      	movs	r3, #2
 8002a92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8002a94:	2307      	movs	r3, #7
 8002a96:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a98:	463b      	mov	r3, r7
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4836      	ldr	r0, [pc, #216]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002a9e:	f001 febd 	bl	800481c <HAL_ADC_ConfigChannel>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8002aa8:	f000 fd9c 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002aac:	2303      	movs	r3, #3
 8002aae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8002ab0:	2308      	movs	r3, #8
 8002ab2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002ab4:	463b      	mov	r3, r7
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	482f      	ldr	r0, [pc, #188]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002aba:	f001 feaf 	bl	800481c <HAL_ADC_ConfigChannel>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8002ac4:	f000 fd8e 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002ac8:	2304      	movs	r3, #4
 8002aca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8002acc:	2309      	movs	r3, #9
 8002ace:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002ad0:	463b      	mov	r3, r7
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	4828      	ldr	r0, [pc, #160]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002ad6:	f001 fea1 	bl	800481c <HAL_ADC_ConfigChannel>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8002ae0:	f000 fd80 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002ae4:	2305      	movs	r3, #5
 8002ae6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8002ae8:	230a      	movs	r3, #10
 8002aea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002aec:	463b      	mov	r3, r7
 8002aee:	4619      	mov	r1, r3
 8002af0:	4821      	ldr	r0, [pc, #132]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002af2:	f001 fe93 	bl	800481c <HAL_ADC_ConfigChannel>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8002afc:	f000 fd72 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002b00:	2306      	movs	r3, #6
 8002b02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8002b04:	230b      	movs	r3, #11
 8002b06:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002b08:	463b      	mov	r3, r7
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	481a      	ldr	r0, [pc, #104]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002b0e:	f001 fe85 	bl	800481c <HAL_ADC_ConfigChannel>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d001      	beq.n	8002b1c <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8002b18:	f000 fd64 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002b1c:	2307      	movs	r3, #7
 8002b1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8002b20:	230c      	movs	r3, #12
 8002b22:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002b24:	463b      	mov	r3, r7
 8002b26:	4619      	mov	r1, r3
 8002b28:	4813      	ldr	r0, [pc, #76]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002b2a:	f001 fe77 	bl	800481c <HAL_ADC_ConfigChannel>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d001      	beq.n	8002b38 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8002b34:	f000 fd56 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002b38:	2308      	movs	r3, #8
 8002b3a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8002b3c:	230d      	movs	r3, #13
 8002b3e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002b40:	463b      	mov	r3, r7
 8002b42:	4619      	mov	r1, r3
 8002b44:	480c      	ldr	r0, [pc, #48]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002b46:	f001 fe69 	bl	800481c <HAL_ADC_ConfigChannel>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d001      	beq.n	8002b54 <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8002b50:	f000 fd48 	bl	80035e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002b54:	2309      	movs	r3, #9
 8002b56:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8002b58:	230e      	movs	r3, #14
 8002b5a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002b5c:	463b      	mov	r3, r7
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4805      	ldr	r0, [pc, #20]	; (8002b78 <MX_ADC2_Init+0x204>)
 8002b62:	f001 fe5b 	bl	800481c <HAL_ADC_ConfigChannel>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8002b6c:	f000 fd3a 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002b70:	bf00      	nop
 8002b72:	3710      	adds	r7, #16
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	20002c38 	.word	0x20002c38
 8002b7c:	40012100 	.word	0x40012100
 8002b80:	0f000001 	.word	0x0f000001

08002b84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b88:	4b12      	ldr	r3, [pc, #72]	; (8002bd4 <MX_I2C1_Init+0x50>)
 8002b8a:	4a13      	ldr	r2, [pc, #76]	; (8002bd8 <MX_I2C1_Init+0x54>)
 8002b8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002b8e:	4b11      	ldr	r3, [pc, #68]	; (8002bd4 <MX_I2C1_Init+0x50>)
 8002b90:	4a12      	ldr	r2, [pc, #72]	; (8002bdc <MX_I2C1_Init+0x58>)
 8002b92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b94:	4b0f      	ldr	r3, [pc, #60]	; (8002bd4 <MX_I2C1_Init+0x50>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002b9a:	4b0e      	ldr	r3, [pc, #56]	; (8002bd4 <MX_I2C1_Init+0x50>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ba0:	4b0c      	ldr	r3, [pc, #48]	; (8002bd4 <MX_I2C1_Init+0x50>)
 8002ba2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002ba6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ba8:	4b0a      	ldr	r3, [pc, #40]	; (8002bd4 <MX_I2C1_Init+0x50>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002bae:	4b09      	ldr	r3, [pc, #36]	; (8002bd4 <MX_I2C1_Init+0x50>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002bb4:	4b07      	ldr	r3, [pc, #28]	; (8002bd4 <MX_I2C1_Init+0x50>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8002bba:	4b06      	ldr	r3, [pc, #24]	; (8002bd4 <MX_I2C1_Init+0x50>)
 8002bbc:	2280      	movs	r2, #128	; 0x80
 8002bbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002bc0:	4804      	ldr	r0, [pc, #16]	; (8002bd4 <MX_I2C1_Init+0x50>)
 8002bc2:	f002 ff7d 	bl	8005ac0 <HAL_I2C_Init>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002bcc:	f000 fd0a 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002bd0:	bf00      	nop
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	20002c80 	.word	0x20002c80
 8002bd8:	40005400 	.word	0x40005400
 8002bdc:	000186a0 	.word	0x000186a0

08002be0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002be4:	4b12      	ldr	r3, [pc, #72]	; (8002c30 <MX_I2C2_Init+0x50>)
 8002be6:	4a13      	ldr	r2, [pc, #76]	; (8002c34 <MX_I2C2_Init+0x54>)
 8002be8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002bea:	4b11      	ldr	r3, [pc, #68]	; (8002c30 <MX_I2C2_Init+0x50>)
 8002bec:	4a12      	ldr	r2, [pc, #72]	; (8002c38 <MX_I2C2_Init+0x58>)
 8002bee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002bf0:	4b0f      	ldr	r3, [pc, #60]	; (8002c30 <MX_I2C2_Init+0x50>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002bf6:	4b0e      	ldr	r3, [pc, #56]	; (8002c30 <MX_I2C2_Init+0x50>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002bfc:	4b0c      	ldr	r3, [pc, #48]	; (8002c30 <MX_I2C2_Init+0x50>)
 8002bfe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c02:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c04:	4b0a      	ldr	r3, [pc, #40]	; (8002c30 <MX_I2C2_Init+0x50>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002c0a:	4b09      	ldr	r3, [pc, #36]	; (8002c30 <MX_I2C2_Init+0x50>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c10:	4b07      	ldr	r3, [pc, #28]	; (8002c30 <MX_I2C2_Init+0x50>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8002c16:	4b06      	ldr	r3, [pc, #24]	; (8002c30 <MX_I2C2_Init+0x50>)
 8002c18:	2280      	movs	r2, #128	; 0x80
 8002c1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002c1c:	4804      	ldr	r0, [pc, #16]	; (8002c30 <MX_I2C2_Init+0x50>)
 8002c1e:	f002 ff4f 	bl	8005ac0 <HAL_I2C_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002c28:	f000 fcdc 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002c2c:	bf00      	nop
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20002d14 	.word	0x20002d14
 8002c34:	40005800 	.word	0x40005800
 8002c38:	000186a0 	.word	0x000186a0

08002c3c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002c40:	4b0c      	ldr	r3, [pc, #48]	; (8002c74 <MX_SDIO_SD_Init+0x38>)
 8002c42:	4a0d      	ldr	r2, [pc, #52]	; (8002c78 <MX_SDIO_SD_Init+0x3c>)
 8002c44:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002c46:	4b0b      	ldr	r3, [pc, #44]	; (8002c74 <MX_SDIO_SD_Init+0x38>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002c4c:	4b09      	ldr	r3, [pc, #36]	; (8002c74 <MX_SDIO_SD_Init+0x38>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002c52:	4b08      	ldr	r3, [pc, #32]	; (8002c74 <MX_SDIO_SD_Init+0x38>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002c58:	4b06      	ldr	r3, [pc, #24]	; (8002c74 <MX_SDIO_SD_Init+0x38>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002c5e:	4b05      	ldr	r3, [pc, #20]	; (8002c74 <MX_SDIO_SD_Init+0x38>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002c64:	4b03      	ldr	r3, [pc, #12]	; (8002c74 <MX_SDIO_SD_Init+0x38>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002c6a:	bf00      	nop
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	20002eec 	.word	0x20002eec
 8002c78:	40012c00 	.word	0x40012c00

08002c7c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002c80:	4b17      	ldr	r3, [pc, #92]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002c82:	4a18      	ldr	r2, [pc, #96]	; (8002ce4 <MX_SPI2_Init+0x68>)
 8002c84:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c86:	4b16      	ldr	r3, [pc, #88]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002c88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c8c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002c8e:	4b14      	ldr	r3, [pc, #80]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c94:	4b12      	ldr	r3, [pc, #72]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002c9a:	4b11      	ldr	r3, [pc, #68]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002c9c:	2202      	movs	r2, #2
 8002c9e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002ca0:	4b0f      	ldr	r3, [pc, #60]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ca6:	4b0e      	ldr	r3, [pc, #56]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002ca8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002cae:	4b0c      	ldr	r3, [pc, #48]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002cb0:	2228      	movs	r2, #40	; 0x28
 8002cb2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cb4:	4b0a      	ldr	r3, [pc, #40]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cba:	4b09      	ldr	r3, [pc, #36]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cc0:	4b07      	ldr	r3, [pc, #28]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002cc6:	4b06      	ldr	r3, [pc, #24]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002cc8:	220a      	movs	r2, #10
 8002cca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002ccc:	4804      	ldr	r0, [pc, #16]	; (8002ce0 <MX_SPI2_Init+0x64>)
 8002cce:	f005 fcdf 	bl	8008690 <HAL_SPI_Init>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002cd8:	f000 fc84 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002cdc:	bf00      	nop
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	20002b5c 	.word	0x20002b5c
 8002ce4:	40003800 	.word	0x40003800

08002ce8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b09a      	sub	sp, #104	; 0x68
 8002cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002cee:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002cf2:	2224      	movs	r2, #36	; 0x24
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f00c fb96 	bl	800f428 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cfc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d06:	f107 0320 	add.w	r3, r7, #32
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	605a      	str	r2, [r3, #4]
 8002d10:	609a      	str	r2, [r3, #8]
 8002d12:	60da      	str	r2, [r3, #12]
 8002d14:	611a      	str	r2, [r3, #16]
 8002d16:	615a      	str	r2, [r3, #20]
 8002d18:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d1a:	463b      	mov	r3, r7
 8002d1c:	2220      	movs	r2, #32
 8002d1e:	2100      	movs	r1, #0
 8002d20:	4618      	mov	r0, r3
 8002d22:	f00c fb81 	bl	800f428 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002d26:	4b42      	ldr	r3, [pc, #264]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002d28:	4a42      	ldr	r2, [pc, #264]	; (8002e34 <MX_TIM1_Init+0x14c>)
 8002d2a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002d2c:	4b40      	ldr	r3, [pc, #256]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d32:	4b3f      	ldr	r3, [pc, #252]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002d38:	4b3d      	ldr	r3, [pc, #244]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002d3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d3e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d40:	4b3b      	ldr	r3, [pc, #236]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d46:	4b3a      	ldr	r3, [pc, #232]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d4c:	4b38      	ldr	r3, [pc, #224]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002d52:	4837      	ldr	r0, [pc, #220]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002d54:	f006 fa3f 	bl	80091d6 <HAL_TIM_PWM_Init>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002d5e:	f000 fc41 	bl	80035e4 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002d62:	2303      	movs	r3, #3
 8002d64:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002d66:	2300      	movs	r3, #0
 8002d68:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8002d72:	2300      	movs	r3, #0
 8002d74:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002d76:	2300      	movs	r3, #0
 8002d78:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8002d82:	2300      	movs	r3, #0
 8002d84:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002d86:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	4828      	ldr	r0, [pc, #160]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002d8e:	f006 fa8b 	bl	80092a8 <HAL_TIM_Encoder_Init>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8002d98:	f000 fc24 	bl	80035e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002da0:	2300      	movs	r3, #0
 8002da2:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002da4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002da8:	4619      	mov	r1, r3
 8002daa:	4821      	ldr	r0, [pc, #132]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002dac:	f006 ffb2 	bl	8009d14 <HAL_TIMEx_MasterConfigSynchronization>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8002db6:	f000 fc15 	bl	80035e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002dba:	2360      	movs	r3, #96	; 0x60
 8002dbc:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002dd6:	f107 0320 	add.w	r3, r7, #32
 8002dda:	2208      	movs	r2, #8
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4814      	ldr	r0, [pc, #80]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002de0:	f006 fc34 	bl	800964c <HAL_TIM_PWM_ConfigChannel>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8002dea:	f000 fbfb 	bl	80035e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002dee:	2300      	movs	r3, #0
 8002df0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002df2:	2300      	movs	r3, #0
 8002df4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002df6:	2300      	movs	r3, #0
 8002df8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002e02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e06:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002e0c:	463b      	mov	r3, r7
 8002e0e:	4619      	mov	r1, r3
 8002e10:	4807      	ldr	r0, [pc, #28]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002e12:	f006 fffb 	bl	8009e0c <HAL_TIMEx_ConfigBreakDeadTime>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d001      	beq.n	8002e20 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8002e1c:	f000 fbe2 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002e20:	4803      	ldr	r0, [pc, #12]	; (8002e30 <MX_TIM1_Init+0x148>)
 8002e22:	f000 ffa1 	bl	8003d68 <HAL_TIM_MspPostInit>

}
 8002e26:	bf00      	nop
 8002e28:	3768      	adds	r7, #104	; 0x68
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	20002eac 	.word	0x20002eac
 8002e34:	40010000 	.word	0x40010000

08002e38 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b08a      	sub	sp, #40	; 0x28
 8002e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e3e:	f107 0320 	add.w	r3, r7, #32
 8002e42:	2200      	movs	r2, #0
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e48:	1d3b      	adds	r3, r7, #4
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	601a      	str	r2, [r3, #0]
 8002e4e:	605a      	str	r2, [r3, #4]
 8002e50:	609a      	str	r2, [r3, #8]
 8002e52:	60da      	str	r2, [r3, #12]
 8002e54:	611a      	str	r2, [r3, #16]
 8002e56:	615a      	str	r2, [r3, #20]
 8002e58:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e5a:	4b27      	ldr	r3, [pc, #156]	; (8002ef8 <MX_TIM3_Init+0xc0>)
 8002e5c:	4a27      	ldr	r2, [pc, #156]	; (8002efc <MX_TIM3_Init+0xc4>)
 8002e5e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002e60:	4b25      	ldr	r3, [pc, #148]	; (8002ef8 <MX_TIM3_Init+0xc0>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e66:	4b24      	ldr	r3, [pc, #144]	; (8002ef8 <MX_TIM3_Init+0xc0>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002e6c:	4b22      	ldr	r3, [pc, #136]	; (8002ef8 <MX_TIM3_Init+0xc0>)
 8002e6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e72:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e74:	4b20      	ldr	r3, [pc, #128]	; (8002ef8 <MX_TIM3_Init+0xc0>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e7a:	4b1f      	ldr	r3, [pc, #124]	; (8002ef8 <MX_TIM3_Init+0xc0>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e80:	481d      	ldr	r0, [pc, #116]	; (8002ef8 <MX_TIM3_Init+0xc0>)
 8002e82:	f006 f9a8 	bl	80091d6 <HAL_TIM_PWM_Init>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d001      	beq.n	8002e90 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002e8c:	f000 fbaa 	bl	80035e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e90:	2300      	movs	r3, #0
 8002e92:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e94:	2300      	movs	r3, #0
 8002e96:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e98:	f107 0320 	add.w	r3, r7, #32
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4816      	ldr	r0, [pc, #88]	; (8002ef8 <MX_TIM3_Init+0xc0>)
 8002ea0:	f006 ff38 	bl	8009d14 <HAL_TIMEx_MasterConfigSynchronization>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002eaa:	f000 fb9b 	bl	80035e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002eae:	2360      	movs	r3, #96	; 0x60
 8002eb0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ebe:	1d3b      	adds	r3, r7, #4
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	480c      	ldr	r0, [pc, #48]	; (8002ef8 <MX_TIM3_Init+0xc0>)
 8002ec6:	f006 fbc1 	bl	800964c <HAL_TIM_PWM_ConfigChannel>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002ed0:	f000 fb88 	bl	80035e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ed4:	1d3b      	adds	r3, r7, #4
 8002ed6:	2204      	movs	r2, #4
 8002ed8:	4619      	mov	r1, r3
 8002eda:	4807      	ldr	r0, [pc, #28]	; (8002ef8 <MX_TIM3_Init+0xc0>)
 8002edc:	f006 fbb6 	bl	800964c <HAL_TIM_PWM_ConfigChannel>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002ee6:	f000 fb7d 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002eea:	4803      	ldr	r0, [pc, #12]	; (8002ef8 <MX_TIM3_Init+0xc0>)
 8002eec:	f000 ff3c 	bl	8003d68 <HAL_TIM_MspPostInit>

}
 8002ef0:	bf00      	nop
 8002ef2:	3728      	adds	r7, #40	; 0x28
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	20002d78 	.word	0x20002d78
 8002efc:	40000400 	.word	0x40000400

08002f00 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b08a      	sub	sp, #40	; 0x28
 8002f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f06:	f107 0320 	add.w	r3, r7, #32
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	601a      	str	r2, [r3, #0]
 8002f0e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f10:	1d3b      	adds	r3, r7, #4
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	605a      	str	r2, [r3, #4]
 8002f18:	609a      	str	r2, [r3, #8]
 8002f1a:	60da      	str	r2, [r3, #12]
 8002f1c:	611a      	str	r2, [r3, #16]
 8002f1e:	615a      	str	r2, [r3, #20]
 8002f20:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002f22:	4b27      	ldr	r3, [pc, #156]	; (8002fc0 <MX_TIM4_Init+0xc0>)
 8002f24:	4a27      	ldr	r2, [pc, #156]	; (8002fc4 <MX_TIM4_Init+0xc4>)
 8002f26:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002f28:	4b25      	ldr	r3, [pc, #148]	; (8002fc0 <MX_TIM4_Init+0xc0>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f2e:	4b24      	ldr	r3, [pc, #144]	; (8002fc0 <MX_TIM4_Init+0xc0>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 8002f34:	4b22      	ldr	r3, [pc, #136]	; (8002fc0 <MX_TIM4_Init+0xc0>)
 8002f36:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8002f3a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f3c:	4b20      	ldr	r3, [pc, #128]	; (8002fc0 <MX_TIM4_Init+0xc0>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f42:	4b1f      	ldr	r3, [pc, #124]	; (8002fc0 <MX_TIM4_Init+0xc0>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002f48:	481d      	ldr	r0, [pc, #116]	; (8002fc0 <MX_TIM4_Init+0xc0>)
 8002f4a:	f006 f944 	bl	80091d6 <HAL_TIM_PWM_Init>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002f54:	f000 fb46 	bl	80035e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002f60:	f107 0320 	add.w	r3, r7, #32
 8002f64:	4619      	mov	r1, r3
 8002f66:	4816      	ldr	r0, [pc, #88]	; (8002fc0 <MX_TIM4_Init+0xc0>)
 8002f68:	f006 fed4 	bl	8009d14 <HAL_TIMEx_MasterConfigSynchronization>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002f72:	f000 fb37 	bl	80035e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f76:	2360      	movs	r3, #96	; 0x60
 8002f78:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f82:	2300      	movs	r3, #0
 8002f84:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002f86:	1d3b      	adds	r3, r7, #4
 8002f88:	2208      	movs	r2, #8
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	480c      	ldr	r0, [pc, #48]	; (8002fc0 <MX_TIM4_Init+0xc0>)
 8002f8e:	f006 fb5d 	bl	800964c <HAL_TIM_PWM_ConfigChannel>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002f98:	f000 fb24 	bl	80035e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002f9c:	1d3b      	adds	r3, r7, #4
 8002f9e:	220c      	movs	r2, #12
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	4807      	ldr	r0, [pc, #28]	; (8002fc0 <MX_TIM4_Init+0xc0>)
 8002fa4:	f006 fb52 	bl	800964c <HAL_TIM_PWM_ConfigChannel>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002fae:	f000 fb19 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002fb2:	4803      	ldr	r0, [pc, #12]	; (8002fc0 <MX_TIM4_Init+0xc0>)
 8002fb4:	f000 fed8 	bl	8003d68 <HAL_TIM_MspPostInit>

}
 8002fb8:	bf00      	nop
 8002fba:	3728      	adds	r7, #40	; 0x28
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	20002bf4 	.word	0x20002bf4
 8002fc4:	40000800 	.word	0x40000800

08002fc8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fce:	463b      	mov	r3, r7
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002fd6:	4b15      	ldr	r3, [pc, #84]	; (800302c <MX_TIM6_Init+0x64>)
 8002fd8:	4a15      	ldr	r2, [pc, #84]	; (8003030 <MX_TIM6_Init+0x68>)
 8002fda:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8002fdc:	4b13      	ldr	r3, [pc, #76]	; (800302c <MX_TIM6_Init+0x64>)
 8002fde:	2259      	movs	r2, #89	; 0x59
 8002fe0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fe2:	4b12      	ldr	r3, [pc, #72]	; (800302c <MX_TIM6_Init+0x64>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8002fe8:	4b10      	ldr	r3, [pc, #64]	; (800302c <MX_TIM6_Init+0x64>)
 8002fea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002fee:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ff0:	4b0e      	ldr	r3, [pc, #56]	; (800302c <MX_TIM6_Init+0x64>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002ff6:	480d      	ldr	r0, [pc, #52]	; (800302c <MX_TIM6_Init+0x64>)
 8002ff8:	f006 f89e 	bl	8009138 <HAL_TIM_Base_Init>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003002:	f000 faef 	bl	80035e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003006:	2300      	movs	r3, #0
 8003008:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800300a:	2300      	movs	r3, #0
 800300c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800300e:	463b      	mov	r3, r7
 8003010:	4619      	mov	r1, r3
 8003012:	4806      	ldr	r0, [pc, #24]	; (800302c <MX_TIM6_Init+0x64>)
 8003014:	f006 fe7e 	bl	8009d14 <HAL_TIMEx_MasterConfigSynchronization>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800301e:	f000 fae1 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003022:	bf00      	nop
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20002e6c 	.word	0x20002e6c
 8003030:	40001000 	.word	0x40001000

08003034 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800303a:	463b      	mov	r3, r7
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003042:	4b14      	ldr	r3, [pc, #80]	; (8003094 <MX_TIM7_Init+0x60>)
 8003044:	4a14      	ldr	r2, [pc, #80]	; (8003098 <MX_TIM7_Init+0x64>)
 8003046:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 89;
 8003048:	4b12      	ldr	r3, [pc, #72]	; (8003094 <MX_TIM7_Init+0x60>)
 800304a:	2259      	movs	r2, #89	; 0x59
 800304c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800304e:	4b11      	ldr	r3, [pc, #68]	; (8003094 <MX_TIM7_Init+0x60>)
 8003050:	2200      	movs	r2, #0
 8003052:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100;
 8003054:	4b0f      	ldr	r3, [pc, #60]	; (8003094 <MX_TIM7_Init+0x60>)
 8003056:	2264      	movs	r2, #100	; 0x64
 8003058:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800305a:	4b0e      	ldr	r3, [pc, #56]	; (8003094 <MX_TIM7_Init+0x60>)
 800305c:	2200      	movs	r2, #0
 800305e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003060:	480c      	ldr	r0, [pc, #48]	; (8003094 <MX_TIM7_Init+0x60>)
 8003062:	f006 f869 	bl	8009138 <HAL_TIM_Base_Init>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d001      	beq.n	8003070 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 800306c:	f000 faba 	bl	80035e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003070:	2300      	movs	r3, #0
 8003072:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003074:	2300      	movs	r3, #0
 8003076:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003078:	463b      	mov	r3, r7
 800307a:	4619      	mov	r1, r3
 800307c:	4805      	ldr	r0, [pc, #20]	; (8003094 <MX_TIM7_Init+0x60>)
 800307e:	f006 fe49 	bl	8009d14 <HAL_TIMEx_MasterConfigSynchronization>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8003088:	f000 faac 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800308c:	bf00      	nop
 800308e:	3708      	adds	r7, #8
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	20003014 	.word	0x20003014
 8003098:	40001400 	.word	0x40001400

0800309c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b08c      	sub	sp, #48	; 0x30
 80030a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80030a2:	f107 030c 	add.w	r3, r7, #12
 80030a6:	2224      	movs	r2, #36	; 0x24
 80030a8:	2100      	movs	r1, #0
 80030aa:	4618      	mov	r0, r3
 80030ac:	f00c f9bc 	bl	800f428 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030b0:	1d3b      	adds	r3, r7, #4
 80030b2:	2200      	movs	r2, #0
 80030b4:	601a      	str	r2, [r3, #0]
 80030b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80030b8:	4b22      	ldr	r3, [pc, #136]	; (8003144 <MX_TIM8_Init+0xa8>)
 80030ba:	4a23      	ldr	r2, [pc, #140]	; (8003148 <MX_TIM8_Init+0xac>)
 80030bc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80030be:	4b21      	ldr	r3, [pc, #132]	; (8003144 <MX_TIM8_Init+0xa8>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80030c4:	4b1f      	ldr	r3, [pc, #124]	; (8003144 <MX_TIM8_Init+0xa8>)
 80030c6:	2210      	movs	r2, #16
 80030c8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80030ca:	4b1e      	ldr	r3, [pc, #120]	; (8003144 <MX_TIM8_Init+0xa8>)
 80030cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030d0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030d2:	4b1c      	ldr	r3, [pc, #112]	; (8003144 <MX_TIM8_Init+0xa8>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80030d8:	4b1a      	ldr	r3, [pc, #104]	; (8003144 <MX_TIM8_Init+0xa8>)
 80030da:	2200      	movs	r2, #0
 80030dc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030de:	4b19      	ldr	r3, [pc, #100]	; (8003144 <MX_TIM8_Init+0xa8>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80030e4:	2303      	movs	r3, #3
 80030e6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80030e8:	2300      	movs	r3, #0
 80030ea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80030ec:	2301      	movs	r3, #1
 80030ee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80030f0:	2300      	movs	r3, #0
 80030f2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80030f4:	2300      	movs	r3, #0
 80030f6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80030f8:	2300      	movs	r3, #0
 80030fa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80030fc:	2301      	movs	r3, #1
 80030fe:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003100:	2300      	movs	r3, #0
 8003102:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003104:	2300      	movs	r3, #0
 8003106:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8003108:	f107 030c 	add.w	r3, r7, #12
 800310c:	4619      	mov	r1, r3
 800310e:	480d      	ldr	r0, [pc, #52]	; (8003144 <MX_TIM8_Init+0xa8>)
 8003110:	f006 f8ca 	bl	80092a8 <HAL_TIM_Encoder_Init>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800311a:	f000 fa63 	bl	80035e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800311e:	2300      	movs	r3, #0
 8003120:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003122:	2300      	movs	r3, #0
 8003124:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003126:	1d3b      	adds	r3, r7, #4
 8003128:	4619      	mov	r1, r3
 800312a:	4806      	ldr	r0, [pc, #24]	; (8003144 <MX_TIM8_Init+0xa8>)
 800312c:	f006 fdf2 	bl	8009d14 <HAL_TIMEx_MasterConfigSynchronization>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8003136:	f000 fa55 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800313a:	bf00      	nop
 800313c:	3730      	adds	r7, #48	; 0x30
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	20002bb4 	.word	0x20002bb4
 8003148:	40010400 	.word	0x40010400

0800314c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b088      	sub	sp, #32
 8003150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003152:	1d3b      	adds	r3, r7, #4
 8003154:	2200      	movs	r2, #0
 8003156:	601a      	str	r2, [r3, #0]
 8003158:	605a      	str	r2, [r3, #4]
 800315a:	609a      	str	r2, [r3, #8]
 800315c:	60da      	str	r2, [r3, #12]
 800315e:	611a      	str	r2, [r3, #16]
 8003160:	615a      	str	r2, [r3, #20]
 8003162:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8003164:	4b1e      	ldr	r3, [pc, #120]	; (80031e0 <MX_TIM10_Init+0x94>)
 8003166:	4a1f      	ldr	r2, [pc, #124]	; (80031e4 <MX_TIM10_Init+0x98>)
 8003168:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800316a:	4b1d      	ldr	r3, [pc, #116]	; (80031e0 <MX_TIM10_Init+0x94>)
 800316c:	2200      	movs	r2, #0
 800316e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003170:	4b1b      	ldr	r3, [pc, #108]	; (80031e0 <MX_TIM10_Init+0x94>)
 8003172:	2200      	movs	r2, #0
 8003174:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8003176:	4b1a      	ldr	r3, [pc, #104]	; (80031e0 <MX_TIM10_Init+0x94>)
 8003178:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800317c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800317e:	4b18      	ldr	r3, [pc, #96]	; (80031e0 <MX_TIM10_Init+0x94>)
 8003180:	2200      	movs	r2, #0
 8003182:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003184:	4b16      	ldr	r3, [pc, #88]	; (80031e0 <MX_TIM10_Init+0x94>)
 8003186:	2200      	movs	r2, #0
 8003188:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800318a:	4815      	ldr	r0, [pc, #84]	; (80031e0 <MX_TIM10_Init+0x94>)
 800318c:	f005 ffd4 	bl	8009138 <HAL_TIM_Base_Init>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8003196:	f000 fa25 	bl	80035e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800319a:	4811      	ldr	r0, [pc, #68]	; (80031e0 <MX_TIM10_Init+0x94>)
 800319c:	f006 f81b 	bl	80091d6 <HAL_TIM_PWM_Init>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d001      	beq.n	80031aa <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80031a6:	f000 fa1d 	bl	80035e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031aa:	2360      	movs	r3, #96	; 0x60
 80031ac:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80031ae:	2300      	movs	r3, #0
 80031b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031b2:	2300      	movs	r3, #0
 80031b4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031b6:	2300      	movs	r3, #0
 80031b8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80031ba:	1d3b      	adds	r3, r7, #4
 80031bc:	2200      	movs	r2, #0
 80031be:	4619      	mov	r1, r3
 80031c0:	4807      	ldr	r0, [pc, #28]	; (80031e0 <MX_TIM10_Init+0x94>)
 80031c2:	f006 fa43 	bl	800964c <HAL_TIM_PWM_ConfigChannel>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d001      	beq.n	80031d0 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80031cc:	f000 fa0a 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80031d0:	4803      	ldr	r0, [pc, #12]	; (80031e0 <MX_TIM10_Init+0x94>)
 80031d2:	f000 fdc9 	bl	8003d68 <HAL_TIM_MspPostInit>

}
 80031d6:	bf00      	nop
 80031d8:	3720      	adds	r7, #32
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	20002cd4 	.word	0x20002cd4
 80031e4:	40014400 	.word	0x40014400

080031e8 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b088      	sub	sp, #32
 80031ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80031ee:	1d3b      	adds	r3, r7, #4
 80031f0:	2200      	movs	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]
 80031f4:	605a      	str	r2, [r3, #4]
 80031f6:	609a      	str	r2, [r3, #8]
 80031f8:	60da      	str	r2, [r3, #12]
 80031fa:	611a      	str	r2, [r3, #16]
 80031fc:	615a      	str	r2, [r3, #20]
 80031fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8003200:	4b1e      	ldr	r3, [pc, #120]	; (800327c <MX_TIM11_Init+0x94>)
 8003202:	4a1f      	ldr	r2, [pc, #124]	; (8003280 <MX_TIM11_Init+0x98>)
 8003204:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8003206:	4b1d      	ldr	r3, [pc, #116]	; (800327c <MX_TIM11_Init+0x94>)
 8003208:	2200      	movs	r2, #0
 800320a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800320c:	4b1b      	ldr	r3, [pc, #108]	; (800327c <MX_TIM11_Init+0x94>)
 800320e:	2200      	movs	r2, #0
 8003210:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8003212:	4b1a      	ldr	r3, [pc, #104]	; (800327c <MX_TIM11_Init+0x94>)
 8003214:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003218:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800321a:	4b18      	ldr	r3, [pc, #96]	; (800327c <MX_TIM11_Init+0x94>)
 800321c:	2200      	movs	r2, #0
 800321e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003220:	4b16      	ldr	r3, [pc, #88]	; (800327c <MX_TIM11_Init+0x94>)
 8003222:	2200      	movs	r2, #0
 8003224:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003226:	4815      	ldr	r0, [pc, #84]	; (800327c <MX_TIM11_Init+0x94>)
 8003228:	f005 ff86 	bl	8009138 <HAL_TIM_Base_Init>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8003232:	f000 f9d7 	bl	80035e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8003236:	4811      	ldr	r0, [pc, #68]	; (800327c <MX_TIM11_Init+0x94>)
 8003238:	f005 ffcd 	bl	80091d6 <HAL_TIM_PWM_Init>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d001      	beq.n	8003246 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8003242:	f000 f9cf 	bl	80035e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003246:	2360      	movs	r3, #96	; 0x60
 8003248:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800324a:	2300      	movs	r3, #0
 800324c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800324e:	2300      	movs	r3, #0
 8003250:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003252:	2300      	movs	r3, #0
 8003254:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003256:	1d3b      	adds	r3, r7, #4
 8003258:	2200      	movs	r2, #0
 800325a:	4619      	mov	r1, r3
 800325c:	4807      	ldr	r0, [pc, #28]	; (800327c <MX_TIM11_Init+0x94>)
 800325e:	f006 f9f5 	bl	800964c <HAL_TIM_PWM_ConfigChannel>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d001      	beq.n	800326c <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8003268:	f000 f9bc 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 800326c:	4803      	ldr	r0, [pc, #12]	; (800327c <MX_TIM11_Init+0x94>)
 800326e:	f000 fd7b 	bl	8003d68 <HAL_TIM_MspPostInit>

}
 8003272:	bf00      	nop
 8003274:	3720      	adds	r7, #32
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	20002dc4 	.word	0x20002dc4
 8003280:	40014800 	.word	0x40014800

08003284 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003288:	4b11      	ldr	r3, [pc, #68]	; (80032d0 <MX_USART2_UART_Init+0x4c>)
 800328a:	4a12      	ldr	r2, [pc, #72]	; (80032d4 <MX_USART2_UART_Init+0x50>)
 800328c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800328e:	4b10      	ldr	r3, [pc, #64]	; (80032d0 <MX_USART2_UART_Init+0x4c>)
 8003290:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003294:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003296:	4b0e      	ldr	r3, [pc, #56]	; (80032d0 <MX_USART2_UART_Init+0x4c>)
 8003298:	2200      	movs	r2, #0
 800329a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800329c:	4b0c      	ldr	r3, [pc, #48]	; (80032d0 <MX_USART2_UART_Init+0x4c>)
 800329e:	2200      	movs	r2, #0
 80032a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80032a2:	4b0b      	ldr	r3, [pc, #44]	; (80032d0 <MX_USART2_UART_Init+0x4c>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80032a8:	4b09      	ldr	r3, [pc, #36]	; (80032d0 <MX_USART2_UART_Init+0x4c>)
 80032aa:	220c      	movs	r2, #12
 80032ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032ae:	4b08      	ldr	r3, [pc, #32]	; (80032d0 <MX_USART2_UART_Init+0x4c>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80032b4:	4b06      	ldr	r3, [pc, #24]	; (80032d0 <MX_USART2_UART_Init+0x4c>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80032ba:	4805      	ldr	r0, [pc, #20]	; (80032d0 <MX_USART2_UART_Init+0x4c>)
 80032bc:	f006 fe0c 	bl	8009ed8 <HAL_UART_Init>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80032c6:	f000 f98d 	bl	80035e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80032ca:	bf00      	nop
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	20002f74 	.word	0x20002f74
 80032d4:	40004400 	.word	0x40004400

080032d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80032de:	2300      	movs	r3, #0
 80032e0:	607b      	str	r3, [r7, #4]
 80032e2:	4b14      	ldr	r3, [pc, #80]	; (8003334 <MX_DMA_Init+0x5c>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e6:	4a13      	ldr	r2, [pc, #76]	; (8003334 <MX_DMA_Init+0x5c>)
 80032e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80032ec:	6313      	str	r3, [r2, #48]	; 0x30
 80032ee:	4b11      	ldr	r3, [pc, #68]	; (8003334 <MX_DMA_Init+0x5c>)
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032f6:	607b      	str	r3, [r7, #4]
 80032f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80032fa:	2200      	movs	r2, #0
 80032fc:	2100      	movs	r1, #0
 80032fe:	203a      	movs	r0, #58	; 0x3a
 8003300:	f001 fe17 	bl	8004f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003304:	203a      	movs	r0, #58	; 0x3a
 8003306:	f001 fe30 	bl	8004f6a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800330a:	2200      	movs	r2, #0
 800330c:	2100      	movs	r1, #0
 800330e:	203b      	movs	r0, #59	; 0x3b
 8003310:	f001 fe0f 	bl	8004f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8003314:	203b      	movs	r0, #59	; 0x3b
 8003316:	f001 fe28 	bl	8004f6a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800331a:	2200      	movs	r2, #0
 800331c:	2100      	movs	r1, #0
 800331e:	2045      	movs	r0, #69	; 0x45
 8003320:	f001 fe07 	bl	8004f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8003324:	2045      	movs	r0, #69	; 0x45
 8003326:	f001 fe20 	bl	8004f6a <HAL_NVIC_EnableIRQ>

}
 800332a:	bf00      	nop
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	40023800 	.word	0x40023800

08003338 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b08c      	sub	sp, #48	; 0x30
 800333c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800333e:	f107 031c 	add.w	r3, r7, #28
 8003342:	2200      	movs	r2, #0
 8003344:	601a      	str	r2, [r3, #0]
 8003346:	605a      	str	r2, [r3, #4]
 8003348:	609a      	str	r2, [r3, #8]
 800334a:	60da      	str	r2, [r3, #12]
 800334c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800334e:	2300      	movs	r3, #0
 8003350:	61bb      	str	r3, [r7, #24]
 8003352:	4b9c      	ldr	r3, [pc, #624]	; (80035c4 <MX_GPIO_Init+0x28c>)
 8003354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003356:	4a9b      	ldr	r2, [pc, #620]	; (80035c4 <MX_GPIO_Init+0x28c>)
 8003358:	f043 0310 	orr.w	r3, r3, #16
 800335c:	6313      	str	r3, [r2, #48]	; 0x30
 800335e:	4b99      	ldr	r3, [pc, #612]	; (80035c4 <MX_GPIO_Init+0x28c>)
 8003360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003362:	f003 0310 	and.w	r3, r3, #16
 8003366:	61bb      	str	r3, [r7, #24]
 8003368:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800336a:	2300      	movs	r3, #0
 800336c:	617b      	str	r3, [r7, #20]
 800336e:	4b95      	ldr	r3, [pc, #596]	; (80035c4 <MX_GPIO_Init+0x28c>)
 8003370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003372:	4a94      	ldr	r2, [pc, #592]	; (80035c4 <MX_GPIO_Init+0x28c>)
 8003374:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003378:	6313      	str	r3, [r2, #48]	; 0x30
 800337a:	4b92      	ldr	r3, [pc, #584]	; (80035c4 <MX_GPIO_Init+0x28c>)
 800337c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800337e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003382:	617b      	str	r3, [r7, #20]
 8003384:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003386:	2300      	movs	r3, #0
 8003388:	613b      	str	r3, [r7, #16]
 800338a:	4b8e      	ldr	r3, [pc, #568]	; (80035c4 <MX_GPIO_Init+0x28c>)
 800338c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338e:	4a8d      	ldr	r2, [pc, #564]	; (80035c4 <MX_GPIO_Init+0x28c>)
 8003390:	f043 0304 	orr.w	r3, r3, #4
 8003394:	6313      	str	r3, [r2, #48]	; 0x30
 8003396:	4b8b      	ldr	r3, [pc, #556]	; (80035c4 <MX_GPIO_Init+0x28c>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	613b      	str	r3, [r7, #16]
 80033a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033a2:	2300      	movs	r3, #0
 80033a4:	60fb      	str	r3, [r7, #12]
 80033a6:	4b87      	ldr	r3, [pc, #540]	; (80035c4 <MX_GPIO_Init+0x28c>)
 80033a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033aa:	4a86      	ldr	r2, [pc, #536]	; (80035c4 <MX_GPIO_Init+0x28c>)
 80033ac:	f043 0301 	orr.w	r3, r3, #1
 80033b0:	6313      	str	r3, [r2, #48]	; 0x30
 80033b2:	4b84      	ldr	r3, [pc, #528]	; (80035c4 <MX_GPIO_Init+0x28c>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	60fb      	str	r3, [r7, #12]
 80033bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033be:	2300      	movs	r3, #0
 80033c0:	60bb      	str	r3, [r7, #8]
 80033c2:	4b80      	ldr	r3, [pc, #512]	; (80035c4 <MX_GPIO_Init+0x28c>)
 80033c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c6:	4a7f      	ldr	r2, [pc, #508]	; (80035c4 <MX_GPIO_Init+0x28c>)
 80033c8:	f043 0302 	orr.w	r3, r3, #2
 80033cc:	6313      	str	r3, [r2, #48]	; 0x30
 80033ce:	4b7d      	ldr	r3, [pc, #500]	; (80035c4 <MX_GPIO_Init+0x28c>)
 80033d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	60bb      	str	r3, [r7, #8]
 80033d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80033da:	2300      	movs	r3, #0
 80033dc:	607b      	str	r3, [r7, #4]
 80033de:	4b79      	ldr	r3, [pc, #484]	; (80035c4 <MX_GPIO_Init+0x28c>)
 80033e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e2:	4a78      	ldr	r2, [pc, #480]	; (80035c4 <MX_GPIO_Init+0x28c>)
 80033e4:	f043 0308 	orr.w	r3, r3, #8
 80033e8:	6313      	str	r3, [r2, #48]	; 0x30
 80033ea:	4b76      	ldr	r3, [pc, #472]	; (80035c4 <MX_GPIO_Init+0x28c>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ee:	f003 0308 	and.w	r3, r3, #8
 80033f2:	607b      	str	r3, [r7, #4]
 80033f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 80033f6:	2200      	movs	r2, #0
 80033f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80033fc:	4872      	ldr	r0, [pc, #456]	; (80035c8 <MX_GPIO_Init+0x290>)
 80033fe:	f002 fb2d 	bl	8005a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8003402:	2200      	movs	r2, #0
 8003404:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003408:	4870      	ldr	r0, [pc, #448]	; (80035cc <MX_GPIO_Init+0x294>)
 800340a:	f002 fb27 	bl	8005a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 800340e:	2200      	movs	r2, #0
 8003410:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003414:	486e      	ldr	r0, [pc, #440]	; (80035d0 <MX_GPIO_Init+0x298>)
 8003416:	f002 fb21 	bl	8005a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800341a:	2200      	movs	r2, #0
 800341c:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8003420:	486c      	ldr	r0, [pc, #432]	; (80035d4 <MX_GPIO_Init+0x29c>)
 8003422:	f002 fb1b 	bl	8005a5c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003426:	2304      	movs	r3, #4
 8003428:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800342a:	4b6b      	ldr	r3, [pc, #428]	; (80035d8 <MX_GPIO_Init+0x2a0>)
 800342c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800342e:	2300      	movs	r3, #0
 8003430:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003432:	f107 031c 	add.w	r3, r7, #28
 8003436:	4619      	mov	r1, r3
 8003438:	4863      	ldr	r0, [pc, #396]	; (80035c8 <MX_GPIO_Init+0x290>)
 800343a:	f002 f94d 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800343e:	230f      	movs	r3, #15
 8003440:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003442:	2303      	movs	r3, #3
 8003444:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003446:	2300      	movs	r3, #0
 8003448:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800344a:	f107 031c 	add.w	r3, r7, #28
 800344e:	4619      	mov	r1, r3
 8003450:	4862      	ldr	r0, [pc, #392]	; (80035dc <MX_GPIO_Init+0x2a4>)
 8003452:	f002 f941 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003456:	23e1      	movs	r3, #225	; 0xe1
 8003458:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800345a:	2303      	movs	r3, #3
 800345c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345e:	2300      	movs	r3, #0
 8003460:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003462:	f107 031c 	add.w	r3, r7, #28
 8003466:	4619      	mov	r1, r3
 8003468:	485a      	ldr	r0, [pc, #360]	; (80035d4 <MX_GPIO_Init+0x29c>)
 800346a:	f002 f935 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800346e:	2303      	movs	r3, #3
 8003470:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003472:	2303      	movs	r3, #3
 8003474:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003476:	2300      	movs	r3, #0
 8003478:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800347a:	f107 031c 	add.w	r3, r7, #28
 800347e:	4619      	mov	r1, r3
 8003480:	4852      	ldr	r0, [pc, #328]	; (80035cc <MX_GPIO_Init+0x294>)
 8003482:	f002 f929 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003486:	2304      	movs	r3, #4
 8003488:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800348a:	2300      	movs	r3, #0
 800348c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800348e:	2301      	movs	r3, #1
 8003490:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003492:	f107 031c 	add.w	r3, r7, #28
 8003496:	4619      	mov	r1, r3
 8003498:	484c      	ldr	r0, [pc, #304]	; (80035cc <MX_GPIO_Init+0x294>)
 800349a:	f002 f91d 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 800349e:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 80034a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034a4:	2300      	movs	r3, #0
 80034a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034a8:	2301      	movs	r3, #1
 80034aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80034ac:	f107 031c 	add.w	r3, r7, #28
 80034b0:	4619      	mov	r1, r3
 80034b2:	4845      	ldr	r0, [pc, #276]	; (80035c8 <MX_GPIO_Init+0x290>)
 80034b4:	f002 f910 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80034b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80034bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034be:	2301      	movs	r3, #1
 80034c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c2:	2300      	movs	r3, #0
 80034c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c6:	2300      	movs	r3, #0
 80034c8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80034ca:	f107 031c 	add.w	r3, r7, #28
 80034ce:	4619      	mov	r1, r3
 80034d0:	483d      	ldr	r0, [pc, #244]	; (80035c8 <MX_GPIO_Init+0x290>)
 80034d2:	f002 f901 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80034d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034dc:	2301      	movs	r3, #1
 80034de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e0:	2300      	movs	r3, #0
 80034e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034e4:	2300      	movs	r3, #0
 80034e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034e8:	f107 031c 	add.w	r3, r7, #28
 80034ec:	4619      	mov	r1, r3
 80034ee:	4837      	ldr	r0, [pc, #220]	; (80035cc <MX_GPIO_Init+0x294>)
 80034f0:	f002 f8f2 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80034f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80034fa:	4b39      	ldr	r3, [pc, #228]	; (80035e0 <MX_GPIO_Init+0x2a8>)
 80034fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034fe:	2300      	movs	r3, #0
 8003500:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003502:	f107 031c 	add.w	r3, r7, #28
 8003506:	4619      	mov	r1, r3
 8003508:	4831      	ldr	r0, [pc, #196]	; (80035d0 <MX_GPIO_Init+0x298>)
 800350a:	f002 f8e5 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800350e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003512:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003514:	2301      	movs	r3, #1
 8003516:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003518:	2300      	movs	r3, #0
 800351a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800351c:	2300      	movs	r3, #0
 800351e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003520:	f107 031c 	add.w	r3, r7, #28
 8003524:	4619      	mov	r1, r3
 8003526:	482a      	ldr	r0, [pc, #168]	; (80035d0 <MX_GPIO_Init+0x298>)
 8003528:	f002 f8d6 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800352c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003530:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003532:	2301      	movs	r3, #1
 8003534:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003536:	2301      	movs	r3, #1
 8003538:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800353a:	2300      	movs	r3, #0
 800353c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800353e:	f107 031c 	add.w	r3, r7, #28
 8003542:	4619      	mov	r1, r3
 8003544:	4822      	ldr	r0, [pc, #136]	; (80035d0 <MX_GPIO_Init+0x298>)
 8003546:	f002 f8c7 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800354a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800354e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003550:	2301      	movs	r3, #1
 8003552:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003554:	2300      	movs	r3, #0
 8003556:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003558:	2300      	movs	r3, #0
 800355a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800355c:	f107 031c 	add.w	r3, r7, #28
 8003560:	4619      	mov	r1, r3
 8003562:	481c      	ldr	r0, [pc, #112]	; (80035d4 <MX_GPIO_Init+0x29c>)
 8003564:	f002 f8b8 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003568:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800356c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800356e:	2300      	movs	r3, #0
 8003570:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003572:	2300      	movs	r3, #0
 8003574:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003576:	f107 031c 	add.w	r3, r7, #28
 800357a:	4619      	mov	r1, r3
 800357c:	4815      	ldr	r0, [pc, #84]	; (80035d4 <MX_GPIO_Init+0x29c>)
 800357e:	f002 f8ab 	bl	80056d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8003582:	239b      	movs	r3, #155	; 0x9b
 8003584:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003586:	2300      	movs	r3, #0
 8003588:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800358a:	2301      	movs	r3, #1
 800358c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800358e:	f107 031c 	add.w	r3, r7, #28
 8003592:	4619      	mov	r1, r3
 8003594:	480e      	ldr	r0, [pc, #56]	; (80035d0 <MX_GPIO_Init+0x298>)
 8003596:	f002 f89f 	bl	80056d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800359a:	2200      	movs	r2, #0
 800359c:	2100      	movs	r1, #0
 800359e:	2008      	movs	r0, #8
 80035a0:	f001 fcc7 	bl	8004f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80035a4:	2008      	movs	r0, #8
 80035a6:	f001 fce0 	bl	8004f6a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80035aa:	2200      	movs	r2, #0
 80035ac:	2100      	movs	r1, #0
 80035ae:	2017      	movs	r0, #23
 80035b0:	f001 fcbf 	bl	8004f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80035b4:	2017      	movs	r0, #23
 80035b6:	f001 fcd8 	bl	8004f6a <HAL_NVIC_EnableIRQ>

}
 80035ba:	bf00      	nop
 80035bc:	3730      	adds	r7, #48	; 0x30
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	40023800 	.word	0x40023800
 80035c8:	40021000 	.word	0x40021000
 80035cc:	40020400 	.word	0x40020400
 80035d0:	40020c00 	.word	0x40020c00
 80035d4:	40020000 	.word	0x40020000
 80035d8:	10310000 	.word	0x10310000
 80035dc:	40020800 	.word	0x40020800
 80035e0:	10110000 	.word	0x10110000

080035e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035e8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035ea:	e7fe      	b.n	80035ea <Error_Handler+0x6>

080035ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035f2:	2300      	movs	r3, #0
 80035f4:	607b      	str	r3, [r7, #4]
 80035f6:	4b10      	ldr	r3, [pc, #64]	; (8003638 <HAL_MspInit+0x4c>)
 80035f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fa:	4a0f      	ldr	r2, [pc, #60]	; (8003638 <HAL_MspInit+0x4c>)
 80035fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003600:	6453      	str	r3, [r2, #68]	; 0x44
 8003602:	4b0d      	ldr	r3, [pc, #52]	; (8003638 <HAL_MspInit+0x4c>)
 8003604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003606:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800360a:	607b      	str	r3, [r7, #4]
 800360c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	603b      	str	r3, [r7, #0]
 8003612:	4b09      	ldr	r3, [pc, #36]	; (8003638 <HAL_MspInit+0x4c>)
 8003614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003616:	4a08      	ldr	r2, [pc, #32]	; (8003638 <HAL_MspInit+0x4c>)
 8003618:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800361c:	6413      	str	r3, [r2, #64]	; 0x40
 800361e:	4b06      	ldr	r3, [pc, #24]	; (8003638 <HAL_MspInit+0x4c>)
 8003620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003626:	603b      	str	r3, [r7, #0]
 8003628:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800362a:	bf00      	nop
 800362c:	370c      	adds	r7, #12
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	40023800 	.word	0x40023800

0800363c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b08c      	sub	sp, #48	; 0x30
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003644:	f107 031c 	add.w	r3, r7, #28
 8003648:	2200      	movs	r2, #0
 800364a:	601a      	str	r2, [r3, #0]
 800364c:	605a      	str	r2, [r3, #4]
 800364e:	609a      	str	r2, [r3, #8]
 8003650:	60da      	str	r2, [r3, #12]
 8003652:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a4a      	ldr	r2, [pc, #296]	; (8003784 <HAL_ADC_MspInit+0x148>)
 800365a:	4293      	cmp	r3, r2
 800365c:	f040 808e 	bne.w	800377c <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003660:	2300      	movs	r3, #0
 8003662:	61bb      	str	r3, [r7, #24]
 8003664:	4b48      	ldr	r3, [pc, #288]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 8003666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003668:	4a47      	ldr	r2, [pc, #284]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 800366a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800366e:	6453      	str	r3, [r2, #68]	; 0x44
 8003670:	4b45      	ldr	r3, [pc, #276]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 8003672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003674:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003678:	61bb      	str	r3, [r7, #24]
 800367a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800367c:	2300      	movs	r3, #0
 800367e:	617b      	str	r3, [r7, #20]
 8003680:	4b41      	ldr	r3, [pc, #260]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 8003682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003684:	4a40      	ldr	r2, [pc, #256]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 8003686:	f043 0304 	orr.w	r3, r3, #4
 800368a:	6313      	str	r3, [r2, #48]	; 0x30
 800368c:	4b3e      	ldr	r3, [pc, #248]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 800368e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003690:	f003 0304 	and.w	r3, r3, #4
 8003694:	617b      	str	r3, [r7, #20]
 8003696:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003698:	2300      	movs	r3, #0
 800369a:	613b      	str	r3, [r7, #16]
 800369c:	4b3a      	ldr	r3, [pc, #232]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 800369e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a0:	4a39      	ldr	r2, [pc, #228]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 80036a2:	f043 0301 	orr.w	r3, r3, #1
 80036a6:	6313      	str	r3, [r2, #48]	; 0x30
 80036a8:	4b37      	ldr	r3, [pc, #220]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 80036aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ac:	f003 0301 	and.w	r3, r3, #1
 80036b0:	613b      	str	r3, [r7, #16]
 80036b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036b4:	2300      	movs	r3, #0
 80036b6:	60fb      	str	r3, [r7, #12]
 80036b8:	4b33      	ldr	r3, [pc, #204]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 80036ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036bc:	4a32      	ldr	r2, [pc, #200]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 80036be:	f043 0302 	orr.w	r3, r3, #2
 80036c2:	6313      	str	r3, [r2, #48]	; 0x30
 80036c4:	4b30      	ldr	r3, [pc, #192]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 80036c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c8:	f003 0302 	and.w	r3, r3, #2
 80036cc:	60fb      	str	r3, [r7, #12]
 80036ce:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80036d0:	230f      	movs	r3, #15
 80036d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036d4:	2303      	movs	r3, #3
 80036d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d8:	2300      	movs	r3, #0
 80036da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036dc:	f107 031c 	add.w	r3, r7, #28
 80036e0:	4619      	mov	r1, r3
 80036e2:	482a      	ldr	r0, [pc, #168]	; (800378c <HAL_ADC_MspInit+0x150>)
 80036e4:	f001 fff8 	bl	80056d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80036e8:	23ff      	movs	r3, #255	; 0xff
 80036ea:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036ec:	2303      	movs	r3, #3
 80036ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f0:	2300      	movs	r3, #0
 80036f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036f4:	f107 031c 	add.w	r3, r7, #28
 80036f8:	4619      	mov	r1, r3
 80036fa:	4825      	ldr	r0, [pc, #148]	; (8003790 <HAL_ADC_MspInit+0x154>)
 80036fc:	f001 ffec 	bl	80056d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003700:	2303      	movs	r3, #3
 8003702:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003704:	2303      	movs	r3, #3
 8003706:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003708:	2300      	movs	r3, #0
 800370a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800370c:	f107 031c 	add.w	r3, r7, #28
 8003710:	4619      	mov	r1, r3
 8003712:	4820      	ldr	r0, [pc, #128]	; (8003794 <HAL_ADC_MspInit+0x158>)
 8003714:	f001 ffe0 	bl	80056d8 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8003718:	4b1f      	ldr	r3, [pc, #124]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 800371a:	4a20      	ldr	r2, [pc, #128]	; (800379c <HAL_ADC_MspInit+0x160>)
 800371c:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800371e:	4b1e      	ldr	r3, [pc, #120]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 8003720:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003724:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003726:	4b1c      	ldr	r3, [pc, #112]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 8003728:	2200      	movs	r2, #0
 800372a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800372c:	4b1a      	ldr	r3, [pc, #104]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 800372e:	2200      	movs	r2, #0
 8003730:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8003732:	4b19      	ldr	r3, [pc, #100]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 8003734:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003738:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800373a:	4b17      	ldr	r3, [pc, #92]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 800373c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003740:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003742:	4b15      	ldr	r3, [pc, #84]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 8003744:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003748:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800374a:	4b13      	ldr	r3, [pc, #76]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 800374c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003750:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003752:	4b11      	ldr	r3, [pc, #68]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 8003754:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003758:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800375a:	4b0f      	ldr	r3, [pc, #60]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 800375c:	2200      	movs	r2, #0
 800375e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003760:	480d      	ldr	r0, [pc, #52]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 8003762:	f001 fc1d 	bl	8004fa0 <HAL_DMA_Init>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 800376c:	f7ff ff3a 	bl	80035e4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4a09      	ldr	r2, [pc, #36]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 8003774:	639a      	str	r2, [r3, #56]	; 0x38
 8003776:	4a08      	ldr	r2, [pc, #32]	; (8003798 <HAL_ADC_MspInit+0x15c>)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800377c:	bf00      	nop
 800377e:	3730      	adds	r7, #48	; 0x30
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40012100 	.word	0x40012100
 8003788:	40023800 	.word	0x40023800
 800378c:	40020800 	.word	0x40020800
 8003790:	40020000 	.word	0x40020000
 8003794:	40020400 	.word	0x40020400
 8003798:	20002fb4 	.word	0x20002fb4
 800379c:	40026440 	.word	0x40026440

080037a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b08c      	sub	sp, #48	; 0x30
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037a8:	f107 031c 	add.w	r3, r7, #28
 80037ac:	2200      	movs	r2, #0
 80037ae:	601a      	str	r2, [r3, #0]
 80037b0:	605a      	str	r2, [r3, #4]
 80037b2:	609a      	str	r2, [r3, #8]
 80037b4:	60da      	str	r2, [r3, #12]
 80037b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a32      	ldr	r2, [pc, #200]	; (8003888 <HAL_I2C_MspInit+0xe8>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d12c      	bne.n	800381c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037c2:	2300      	movs	r3, #0
 80037c4:	61bb      	str	r3, [r7, #24]
 80037c6:	4b31      	ldr	r3, [pc, #196]	; (800388c <HAL_I2C_MspInit+0xec>)
 80037c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ca:	4a30      	ldr	r2, [pc, #192]	; (800388c <HAL_I2C_MspInit+0xec>)
 80037cc:	f043 0302 	orr.w	r3, r3, #2
 80037d0:	6313      	str	r3, [r2, #48]	; 0x30
 80037d2:	4b2e      	ldr	r3, [pc, #184]	; (800388c <HAL_I2C_MspInit+0xec>)
 80037d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	61bb      	str	r3, [r7, #24]
 80037dc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80037de:	23c0      	movs	r3, #192	; 0xc0
 80037e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037e2:	2312      	movs	r3, #18
 80037e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037e6:	2301      	movs	r3, #1
 80037e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037ea:	2303      	movs	r3, #3
 80037ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80037ee:	2304      	movs	r3, #4
 80037f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037f2:	f107 031c 	add.w	r3, r7, #28
 80037f6:	4619      	mov	r1, r3
 80037f8:	4825      	ldr	r0, [pc, #148]	; (8003890 <HAL_I2C_MspInit+0xf0>)
 80037fa:	f001 ff6d 	bl	80056d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80037fe:	2300      	movs	r3, #0
 8003800:	617b      	str	r3, [r7, #20]
 8003802:	4b22      	ldr	r3, [pc, #136]	; (800388c <HAL_I2C_MspInit+0xec>)
 8003804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003806:	4a21      	ldr	r2, [pc, #132]	; (800388c <HAL_I2C_MspInit+0xec>)
 8003808:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800380c:	6413      	str	r3, [r2, #64]	; 0x40
 800380e:	4b1f      	ldr	r3, [pc, #124]	; (800388c <HAL_I2C_MspInit+0xec>)
 8003810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003812:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800381a:	e031      	b.n	8003880 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a1c      	ldr	r2, [pc, #112]	; (8003894 <HAL_I2C_MspInit+0xf4>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d12c      	bne.n	8003880 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003826:	2300      	movs	r3, #0
 8003828:	613b      	str	r3, [r7, #16]
 800382a:	4b18      	ldr	r3, [pc, #96]	; (800388c <HAL_I2C_MspInit+0xec>)
 800382c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382e:	4a17      	ldr	r2, [pc, #92]	; (800388c <HAL_I2C_MspInit+0xec>)
 8003830:	f043 0302 	orr.w	r3, r3, #2
 8003834:	6313      	str	r3, [r2, #48]	; 0x30
 8003836:	4b15      	ldr	r3, [pc, #84]	; (800388c <HAL_I2C_MspInit+0xec>)
 8003838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	613b      	str	r3, [r7, #16]
 8003840:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003842:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003846:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003848:	2312      	movs	r3, #18
 800384a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800384c:	2301      	movs	r3, #1
 800384e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003850:	2303      	movs	r3, #3
 8003852:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003854:	2304      	movs	r3, #4
 8003856:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003858:	f107 031c 	add.w	r3, r7, #28
 800385c:	4619      	mov	r1, r3
 800385e:	480c      	ldr	r0, [pc, #48]	; (8003890 <HAL_I2C_MspInit+0xf0>)
 8003860:	f001 ff3a 	bl	80056d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003864:	2300      	movs	r3, #0
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	4b08      	ldr	r3, [pc, #32]	; (800388c <HAL_I2C_MspInit+0xec>)
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	4a07      	ldr	r2, [pc, #28]	; (800388c <HAL_I2C_MspInit+0xec>)
 800386e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003872:	6413      	str	r3, [r2, #64]	; 0x40
 8003874:	4b05      	ldr	r3, [pc, #20]	; (800388c <HAL_I2C_MspInit+0xec>)
 8003876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003878:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	68fb      	ldr	r3, [r7, #12]
}
 8003880:	bf00      	nop
 8003882:	3730      	adds	r7, #48	; 0x30
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	40005400 	.word	0x40005400
 800388c:	40023800 	.word	0x40023800
 8003890:	40020400 	.word	0x40020400
 8003894:	40005800 	.word	0x40005800

08003898 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b08a      	sub	sp, #40	; 0x28
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038a0:	f107 0314 	add.w	r3, r7, #20
 80038a4:	2200      	movs	r2, #0
 80038a6:	601a      	str	r2, [r3, #0]
 80038a8:	605a      	str	r2, [r3, #4]
 80038aa:	609a      	str	r2, [r3, #8]
 80038ac:	60da      	str	r2, [r3, #12]
 80038ae:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a69      	ldr	r2, [pc, #420]	; (8003a5c <HAL_SD_MspInit+0x1c4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	f040 80cb 	bne.w	8003a52 <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80038bc:	2300      	movs	r3, #0
 80038be:	613b      	str	r3, [r7, #16]
 80038c0:	4b67      	ldr	r3, [pc, #412]	; (8003a60 <HAL_SD_MspInit+0x1c8>)
 80038c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c4:	4a66      	ldr	r2, [pc, #408]	; (8003a60 <HAL_SD_MspInit+0x1c8>)
 80038c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80038ca:	6453      	str	r3, [r2, #68]	; 0x44
 80038cc:	4b64      	ldr	r3, [pc, #400]	; (8003a60 <HAL_SD_MspInit+0x1c8>)
 80038ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038d4:	613b      	str	r3, [r7, #16]
 80038d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038d8:	2300      	movs	r3, #0
 80038da:	60fb      	str	r3, [r7, #12]
 80038dc:	4b60      	ldr	r3, [pc, #384]	; (8003a60 <HAL_SD_MspInit+0x1c8>)
 80038de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e0:	4a5f      	ldr	r2, [pc, #380]	; (8003a60 <HAL_SD_MspInit+0x1c8>)
 80038e2:	f043 0304 	orr.w	r3, r3, #4
 80038e6:	6313      	str	r3, [r2, #48]	; 0x30
 80038e8:	4b5d      	ldr	r3, [pc, #372]	; (8003a60 <HAL_SD_MspInit+0x1c8>)
 80038ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ec:	f003 0304 	and.w	r3, r3, #4
 80038f0:	60fb      	str	r3, [r7, #12]
 80038f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80038f4:	2300      	movs	r3, #0
 80038f6:	60bb      	str	r3, [r7, #8]
 80038f8:	4b59      	ldr	r3, [pc, #356]	; (8003a60 <HAL_SD_MspInit+0x1c8>)
 80038fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fc:	4a58      	ldr	r2, [pc, #352]	; (8003a60 <HAL_SD_MspInit+0x1c8>)
 80038fe:	f043 0308 	orr.w	r3, r3, #8
 8003902:	6313      	str	r3, [r2, #48]	; 0x30
 8003904:	4b56      	ldr	r3, [pc, #344]	; (8003a60 <HAL_SD_MspInit+0x1c8>)
 8003906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003908:	f003 0308 	and.w	r3, r3, #8
 800390c:	60bb      	str	r3, [r7, #8]
 800390e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003910:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8003914:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003916:	2302      	movs	r3, #2
 8003918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800391a:	2300      	movs	r3, #0
 800391c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800391e:	2303      	movs	r3, #3
 8003920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003922:	230c      	movs	r3, #12
 8003924:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003926:	f107 0314 	add.w	r3, r7, #20
 800392a:	4619      	mov	r1, r3
 800392c:	484d      	ldr	r0, [pc, #308]	; (8003a64 <HAL_SD_MspInit+0x1cc>)
 800392e:	f001 fed3 	bl	80056d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003932:	2304      	movs	r3, #4
 8003934:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003936:	2302      	movs	r3, #2
 8003938:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393a:	2300      	movs	r3, #0
 800393c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800393e:	2303      	movs	r3, #3
 8003940:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003942:	230c      	movs	r3, #12
 8003944:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003946:	f107 0314 	add.w	r3, r7, #20
 800394a:	4619      	mov	r1, r3
 800394c:	4846      	ldr	r0, [pc, #280]	; (8003a68 <HAL_SD_MspInit+0x1d0>)
 800394e:	f001 fec3 	bl	80056d8 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8003952:	4b46      	ldr	r3, [pc, #280]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 8003954:	4a46      	ldr	r2, [pc, #280]	; (8003a70 <HAL_SD_MspInit+0x1d8>)
 8003956:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003958:	4b44      	ldr	r3, [pc, #272]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 800395a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800395e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003960:	4b42      	ldr	r3, [pc, #264]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 8003962:	2200      	movs	r2, #0
 8003964:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003966:	4b41      	ldr	r3, [pc, #260]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 8003968:	2200      	movs	r2, #0
 800396a:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800396c:	4b3f      	ldr	r3, [pc, #252]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 800396e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003972:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003974:	4b3d      	ldr	r3, [pc, #244]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 8003976:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800397a:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800397c:	4b3b      	ldr	r3, [pc, #236]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 800397e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003982:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8003984:	4b39      	ldr	r3, [pc, #228]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 8003986:	2220      	movs	r2, #32
 8003988:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800398a:	4b38      	ldr	r3, [pc, #224]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 800398c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003990:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003992:	4b36      	ldr	r3, [pc, #216]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 8003994:	2204      	movs	r2, #4
 8003996:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003998:	4b34      	ldr	r3, [pc, #208]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 800399a:	2203      	movs	r2, #3
 800399c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800399e:	4b33      	ldr	r3, [pc, #204]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 80039a0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80039a4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80039a6:	4b31      	ldr	r3, [pc, #196]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 80039a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80039ac:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80039ae:	482f      	ldr	r0, [pc, #188]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 80039b0:	f001 faf6 	bl	8004fa0 <HAL_DMA_Init>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 80039ba:	f7ff fe13 	bl	80035e4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a2a      	ldr	r2, [pc, #168]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 80039c2:	641a      	str	r2, [r3, #64]	; 0x40
 80039c4:	4a29      	ldr	r2, [pc, #164]	; (8003a6c <HAL_SD_MspInit+0x1d4>)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80039ca:	4b2a      	ldr	r3, [pc, #168]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 80039cc:	4a2a      	ldr	r2, [pc, #168]	; (8003a78 <HAL_SD_MspInit+0x1e0>)
 80039ce:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80039d0:	4b28      	ldr	r3, [pc, #160]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 80039d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039d6:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039d8:	4b26      	ldr	r3, [pc, #152]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 80039da:	2240      	movs	r2, #64	; 0x40
 80039dc:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039de:	4b25      	ldr	r3, [pc, #148]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039e4:	4b23      	ldr	r3, [pc, #140]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 80039e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039ea:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80039ec:	4b21      	ldr	r3, [pc, #132]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 80039ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80039f2:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80039f4:	4b1f      	ldr	r3, [pc, #124]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 80039f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80039fa:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80039fc:	4b1d      	ldr	r3, [pc, #116]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 80039fe:	2220      	movs	r2, #32
 8003a00:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003a02:	4b1c      	ldr	r3, [pc, #112]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 8003a04:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a08:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003a0a:	4b1a      	ldr	r3, [pc, #104]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 8003a0c:	2204      	movs	r2, #4
 8003a0e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003a10:	4b18      	ldr	r3, [pc, #96]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 8003a12:	2203      	movs	r2, #3
 8003a14:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8003a16:	4b17      	ldr	r3, [pc, #92]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 8003a18:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003a1c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003a1e:	4b15      	ldr	r3, [pc, #84]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 8003a20:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003a24:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8003a26:	4813      	ldr	r0, [pc, #76]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 8003a28:	f001 faba 	bl	8004fa0 <HAL_DMA_Init>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8003a32:	f7ff fdd7 	bl	80035e4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a0e      	ldr	r2, [pc, #56]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 8003a3a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a3c:	4a0d      	ldr	r2, [pc, #52]	; (8003a74 <HAL_SD_MspInit+0x1dc>)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8003a42:	2200      	movs	r2, #0
 8003a44:	2100      	movs	r1, #0
 8003a46:	2031      	movs	r0, #49	; 0x31
 8003a48:	f001 fa73 	bl	8004f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8003a4c:	2031      	movs	r0, #49	; 0x31
 8003a4e:	f001 fa8c 	bl	8004f6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8003a52:	bf00      	nop
 8003a54:	3728      	adds	r7, #40	; 0x28
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40012c00 	.word	0x40012c00
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40020800 	.word	0x40020800
 8003a68:	40020c00 	.word	0x40020c00
 8003a6c:	20002af8 	.word	0x20002af8
 8003a70:	40026458 	.word	0x40026458
 8003a74:	20002e08 	.word	0x20002e08
 8003a78:	400264a0 	.word	0x400264a0

08003a7c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b08a      	sub	sp, #40	; 0x28
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a84:	f107 0314 	add.w	r3, r7, #20
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	605a      	str	r2, [r3, #4]
 8003a8e:	609a      	str	r2, [r3, #8]
 8003a90:	60da      	str	r2, [r3, #12]
 8003a92:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a19      	ldr	r2, [pc, #100]	; (8003b00 <HAL_SPI_MspInit+0x84>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d12c      	bne.n	8003af8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	613b      	str	r3, [r7, #16]
 8003aa2:	4b18      	ldr	r3, [pc, #96]	; (8003b04 <HAL_SPI_MspInit+0x88>)
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa6:	4a17      	ldr	r2, [pc, #92]	; (8003b04 <HAL_SPI_MspInit+0x88>)
 8003aa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003aac:	6413      	str	r3, [r2, #64]	; 0x40
 8003aae:	4b15      	ldr	r3, [pc, #84]	; (8003b04 <HAL_SPI_MspInit+0x88>)
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ab6:	613b      	str	r3, [r7, #16]
 8003ab8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
 8003abe:	4b11      	ldr	r3, [pc, #68]	; (8003b04 <HAL_SPI_MspInit+0x88>)
 8003ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac2:	4a10      	ldr	r2, [pc, #64]	; (8003b04 <HAL_SPI_MspInit+0x88>)
 8003ac4:	f043 0302 	orr.w	r3, r3, #2
 8003ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8003aca:	4b0e      	ldr	r3, [pc, #56]	; (8003b04 <HAL_SPI_MspInit+0x88>)
 8003acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	60fb      	str	r3, [r7, #12]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003ad6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003adc:	2302      	movs	r3, #2
 8003ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003ae8:	2305      	movs	r3, #5
 8003aea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aec:	f107 0314 	add.w	r3, r7, #20
 8003af0:	4619      	mov	r1, r3
 8003af2:	4805      	ldr	r0, [pc, #20]	; (8003b08 <HAL_SPI_MspInit+0x8c>)
 8003af4:	f001 fdf0 	bl	80056d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003af8:	bf00      	nop
 8003afa:	3728      	adds	r7, #40	; 0x28
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40003800 	.word	0x40003800
 8003b04:	40023800 	.word	0x40023800
 8003b08:	40020400 	.word	0x40020400

08003b0c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b08c      	sub	sp, #48	; 0x30
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b14:	f107 031c 	add.w	r3, r7, #28
 8003b18:	2200      	movs	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]
 8003b1c:	605a      	str	r2, [r3, #4]
 8003b1e:	609a      	str	r2, [r3, #8]
 8003b20:	60da      	str	r2, [r3, #12]
 8003b22:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a2d      	ldr	r2, [pc, #180]	; (8003be0 <HAL_TIM_PWM_MspInit+0xd4>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d12d      	bne.n	8003b8a <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b2e:	2300      	movs	r3, #0
 8003b30:	61bb      	str	r3, [r7, #24]
 8003b32:	4b2c      	ldr	r3, [pc, #176]	; (8003be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b36:	4a2b      	ldr	r2, [pc, #172]	; (8003be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b38:	f043 0301 	orr.w	r3, r3, #1
 8003b3c:	6453      	str	r3, [r2, #68]	; 0x44
 8003b3e:	4b29      	ldr	r3, [pc, #164]	; (8003be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	61bb      	str	r3, [r7, #24]
 8003b48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	617b      	str	r3, [r7, #20]
 8003b4e:	4b25      	ldr	r3, [pc, #148]	; (8003be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b52:	4a24      	ldr	r2, [pc, #144]	; (8003be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b54:	f043 0310 	orr.w	r3, r3, #16
 8003b58:	6313      	str	r3, [r2, #48]	; 0x30
 8003b5a:	4b22      	ldr	r3, [pc, #136]	; (8003be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5e:	f003 0310 	and.w	r3, r3, #16
 8003b62:	617b      	str	r3, [r7, #20]
 8003b64:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8003b66:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8003b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b70:	2300      	movs	r3, #0
 8003b72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b74:	2300      	movs	r3, #0
 8003b76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003b7c:	f107 031c 	add.w	r3, r7, #28
 8003b80:	4619      	mov	r1, r3
 8003b82:	4819      	ldr	r0, [pc, #100]	; (8003be8 <HAL_TIM_PWM_MspInit+0xdc>)
 8003b84:	f001 fda8 	bl	80056d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003b88:	e026      	b.n	8003bd8 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a17      	ldr	r2, [pc, #92]	; (8003bec <HAL_TIM_PWM_MspInit+0xe0>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d10e      	bne.n	8003bb2 <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b94:	2300      	movs	r3, #0
 8003b96:	613b      	str	r3, [r7, #16]
 8003b98:	4b12      	ldr	r3, [pc, #72]	; (8003be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9c:	4a11      	ldr	r2, [pc, #68]	; (8003be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8003b9e:	f043 0302 	orr.w	r3, r3, #2
 8003ba2:	6413      	str	r3, [r2, #64]	; 0x40
 8003ba4:	4b0f      	ldr	r3, [pc, #60]	; (8003be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba8:	f003 0302 	and.w	r3, r3, #2
 8003bac:	613b      	str	r3, [r7, #16]
 8003bae:	693b      	ldr	r3, [r7, #16]
}
 8003bb0:	e012      	b.n	8003bd8 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a0e      	ldr	r2, [pc, #56]	; (8003bf0 <HAL_TIM_PWM_MspInit+0xe4>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d10d      	bne.n	8003bd8 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	60fb      	str	r3, [r7, #12]
 8003bc0:	4b08      	ldr	r3, [pc, #32]	; (8003be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8003bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc4:	4a07      	ldr	r2, [pc, #28]	; (8003be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8003bc6:	f043 0304 	orr.w	r3, r3, #4
 8003bca:	6413      	str	r3, [r2, #64]	; 0x40
 8003bcc:	4b05      	ldr	r3, [pc, #20]	; (8003be4 <HAL_TIM_PWM_MspInit+0xd8>)
 8003bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	60fb      	str	r3, [r7, #12]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
}
 8003bd8:	bf00      	nop
 8003bda:	3730      	adds	r7, #48	; 0x30
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	40010000 	.word	0x40010000
 8003be4:	40023800 	.word	0x40023800
 8003be8:	40021000 	.word	0x40021000
 8003bec:	40000400 	.word	0x40000400
 8003bf0:	40000800 	.word	0x40000800

08003bf4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a30      	ldr	r2, [pc, #192]	; (8003cc4 <HAL_TIM_Base_MspInit+0xd0>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d116      	bne.n	8003c34 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003c06:	2300      	movs	r3, #0
 8003c08:	617b      	str	r3, [r7, #20]
 8003c0a:	4b2f      	ldr	r3, [pc, #188]	; (8003cc8 <HAL_TIM_Base_MspInit+0xd4>)
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	4a2e      	ldr	r2, [pc, #184]	; (8003cc8 <HAL_TIM_Base_MspInit+0xd4>)
 8003c10:	f043 0310 	orr.w	r3, r3, #16
 8003c14:	6413      	str	r3, [r2, #64]	; 0x40
 8003c16:	4b2c      	ldr	r3, [pc, #176]	; (8003cc8 <HAL_TIM_Base_MspInit+0xd4>)
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1a:	f003 0310 	and.w	r3, r3, #16
 8003c1e:	617b      	str	r3, [r7, #20]
 8003c20:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003c22:	2200      	movs	r2, #0
 8003c24:	2100      	movs	r1, #0
 8003c26:	2036      	movs	r0, #54	; 0x36
 8003c28:	f001 f983 	bl	8004f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c2c:	2036      	movs	r0, #54	; 0x36
 8003c2e:	f001 f99c 	bl	8004f6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8003c32:	e042      	b.n	8003cba <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM7)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a24      	ldr	r2, [pc, #144]	; (8003ccc <HAL_TIM_Base_MspInit+0xd8>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d116      	bne.n	8003c6c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003c3e:	2300      	movs	r3, #0
 8003c40:	613b      	str	r3, [r7, #16]
 8003c42:	4b21      	ldr	r3, [pc, #132]	; (8003cc8 <HAL_TIM_Base_MspInit+0xd4>)
 8003c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c46:	4a20      	ldr	r2, [pc, #128]	; (8003cc8 <HAL_TIM_Base_MspInit+0xd4>)
 8003c48:	f043 0320 	orr.w	r3, r3, #32
 8003c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c4e:	4b1e      	ldr	r3, [pc, #120]	; (8003cc8 <HAL_TIM_Base_MspInit+0xd4>)
 8003c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c52:	f003 0320 	and.w	r3, r3, #32
 8003c56:	613b      	str	r3, [r7, #16]
 8003c58:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	2100      	movs	r1, #0
 8003c5e:	2037      	movs	r0, #55	; 0x37
 8003c60:	f001 f967 	bl	8004f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003c64:	2037      	movs	r0, #55	; 0x37
 8003c66:	f001 f980 	bl	8004f6a <HAL_NVIC_EnableIRQ>
}
 8003c6a:	e026      	b.n	8003cba <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM10)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a17      	ldr	r2, [pc, #92]	; (8003cd0 <HAL_TIM_Base_MspInit+0xdc>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d10e      	bne.n	8003c94 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003c76:	2300      	movs	r3, #0
 8003c78:	60fb      	str	r3, [r7, #12]
 8003c7a:	4b13      	ldr	r3, [pc, #76]	; (8003cc8 <HAL_TIM_Base_MspInit+0xd4>)
 8003c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c7e:	4a12      	ldr	r2, [pc, #72]	; (8003cc8 <HAL_TIM_Base_MspInit+0xd4>)
 8003c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c84:	6453      	str	r3, [r2, #68]	; 0x44
 8003c86:	4b10      	ldr	r3, [pc, #64]	; (8003cc8 <HAL_TIM_Base_MspInit+0xd4>)
 8003c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c8e:	60fb      	str	r3, [r7, #12]
 8003c90:	68fb      	ldr	r3, [r7, #12]
}
 8003c92:	e012      	b.n	8003cba <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM11)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a0e      	ldr	r2, [pc, #56]	; (8003cd4 <HAL_TIM_Base_MspInit+0xe0>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d10d      	bne.n	8003cba <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	60bb      	str	r3, [r7, #8]
 8003ca2:	4b09      	ldr	r3, [pc, #36]	; (8003cc8 <HAL_TIM_Base_MspInit+0xd4>)
 8003ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca6:	4a08      	ldr	r2, [pc, #32]	; (8003cc8 <HAL_TIM_Base_MspInit+0xd4>)
 8003ca8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cac:	6453      	str	r3, [r2, #68]	; 0x44
 8003cae:	4b06      	ldr	r3, [pc, #24]	; (8003cc8 <HAL_TIM_Base_MspInit+0xd4>)
 8003cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cb6:	60bb      	str	r3, [r7, #8]
 8003cb8:	68bb      	ldr	r3, [r7, #8]
}
 8003cba:	bf00      	nop
 8003cbc:	3718      	adds	r7, #24
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	40001000 	.word	0x40001000
 8003cc8:	40023800 	.word	0x40023800
 8003ccc:	40001400 	.word	0x40001400
 8003cd0:	40014400 	.word	0x40014400
 8003cd4:	40014800 	.word	0x40014800

08003cd8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b08a      	sub	sp, #40	; 0x28
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ce0:	f107 0314 	add.w	r3, r7, #20
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	605a      	str	r2, [r3, #4]
 8003cea:	609a      	str	r2, [r3, #8]
 8003cec:	60da      	str	r2, [r3, #12]
 8003cee:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a19      	ldr	r2, [pc, #100]	; (8003d5c <HAL_TIM_Encoder_MspInit+0x84>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d12b      	bne.n	8003d52 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	613b      	str	r3, [r7, #16]
 8003cfe:	4b18      	ldr	r3, [pc, #96]	; (8003d60 <HAL_TIM_Encoder_MspInit+0x88>)
 8003d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d02:	4a17      	ldr	r2, [pc, #92]	; (8003d60 <HAL_TIM_Encoder_MspInit+0x88>)
 8003d04:	f043 0302 	orr.w	r3, r3, #2
 8003d08:	6453      	str	r3, [r2, #68]	; 0x44
 8003d0a:	4b15      	ldr	r3, [pc, #84]	; (8003d60 <HAL_TIM_Encoder_MspInit+0x88>)
 8003d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	613b      	str	r3, [r7, #16]
 8003d14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d16:	2300      	movs	r3, #0
 8003d18:	60fb      	str	r3, [r7, #12]
 8003d1a:	4b11      	ldr	r3, [pc, #68]	; (8003d60 <HAL_TIM_Encoder_MspInit+0x88>)
 8003d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1e:	4a10      	ldr	r2, [pc, #64]	; (8003d60 <HAL_TIM_Encoder_MspInit+0x88>)
 8003d20:	f043 0304 	orr.w	r3, r3, #4
 8003d24:	6313      	str	r3, [r2, #48]	; 0x30
 8003d26:	4b0e      	ldr	r3, [pc, #56]	; (8003d60 <HAL_TIM_Encoder_MspInit+0x88>)
 8003d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2a:	f003 0304 	and.w	r3, r3, #4
 8003d2e:	60fb      	str	r3, [r7, #12]
 8003d30:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d32:	23c0      	movs	r3, #192	; 0xc0
 8003d34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d36:	2302      	movs	r3, #2
 8003d38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003d42:	2303      	movs	r3, #3
 8003d44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d46:	f107 0314 	add.w	r3, r7, #20
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4805      	ldr	r0, [pc, #20]	; (8003d64 <HAL_TIM_Encoder_MspInit+0x8c>)
 8003d4e:	f001 fcc3 	bl	80056d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003d52:	bf00      	nop
 8003d54:	3728      	adds	r7, #40	; 0x28
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	40010400 	.word	0x40010400
 8003d60:	40023800 	.word	0x40023800
 8003d64:	40020800 	.word	0x40020800

08003d68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b08c      	sub	sp, #48	; 0x30
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d70:	f107 031c 	add.w	r3, r7, #28
 8003d74:	2200      	movs	r2, #0
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	605a      	str	r2, [r3, #4]
 8003d7a:	609a      	str	r2, [r3, #8]
 8003d7c:	60da      	str	r2, [r3, #12]
 8003d7e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a5c      	ldr	r2, [pc, #368]	; (8003ef8 <HAL_TIM_MspPostInit+0x190>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d11f      	bne.n	8003dca <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	61bb      	str	r3, [r7, #24]
 8003d8e:	4b5b      	ldr	r3, [pc, #364]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d92:	4a5a      	ldr	r2, [pc, #360]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003d94:	f043 0310 	orr.w	r3, r3, #16
 8003d98:	6313      	str	r3, [r2, #48]	; 0x30
 8003d9a:	4b58      	ldr	r3, [pc, #352]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9e:	f003 0310 	and.w	r3, r3, #16
 8003da2:	61bb      	str	r3, [r7, #24]
 8003da4:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003da6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dac:	2302      	movs	r3, #2
 8003dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db0:	2300      	movs	r3, #0
 8003db2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003db4:	2300      	movs	r3, #0
 8003db6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003db8:	2301      	movs	r3, #1
 8003dba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dbc:	f107 031c 	add.w	r3, r7, #28
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	484f      	ldr	r0, [pc, #316]	; (8003f00 <HAL_TIM_MspPostInit+0x198>)
 8003dc4:	f001 fc88 	bl	80056d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8003dc8:	e091      	b.n	8003eee <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a4d      	ldr	r2, [pc, #308]	; (8003f04 <HAL_TIM_MspPostInit+0x19c>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d11e      	bne.n	8003e12 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	617b      	str	r3, [r7, #20]
 8003dd8:	4b48      	ldr	r3, [pc, #288]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ddc:	4a47      	ldr	r2, [pc, #284]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003dde:	f043 0302 	orr.w	r3, r3, #2
 8003de2:	6313      	str	r3, [r2, #48]	; 0x30
 8003de4:	4b45      	ldr	r3, [pc, #276]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	617b      	str	r3, [r7, #20]
 8003dee:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003df0:	2330      	movs	r3, #48	; 0x30
 8003df2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003df4:	2302      	movs	r3, #2
 8003df6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003e00:	2302      	movs	r3, #2
 8003e02:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e04:	f107 031c 	add.w	r3, r7, #28
 8003e08:	4619      	mov	r1, r3
 8003e0a:	483f      	ldr	r0, [pc, #252]	; (8003f08 <HAL_TIM_MspPostInit+0x1a0>)
 8003e0c:	f001 fc64 	bl	80056d8 <HAL_GPIO_Init>
}
 8003e10:	e06d      	b.n	8003eee <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a3d      	ldr	r2, [pc, #244]	; (8003f0c <HAL_TIM_MspPostInit+0x1a4>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d11f      	bne.n	8003e5c <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	613b      	str	r3, [r7, #16]
 8003e20:	4b36      	ldr	r3, [pc, #216]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e24:	4a35      	ldr	r2, [pc, #212]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003e26:	f043 0308 	orr.w	r3, r3, #8
 8003e2a:	6313      	str	r3, [r2, #48]	; 0x30
 8003e2c:	4b33      	ldr	r3, [pc, #204]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e30:	f003 0308 	and.w	r3, r3, #8
 8003e34:	613b      	str	r3, [r7, #16]
 8003e36:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003e38:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003e3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e3e:	2302      	movs	r3, #2
 8003e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e42:	2300      	movs	r3, #0
 8003e44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e46:	2300      	movs	r3, #0
 8003e48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e4e:	f107 031c 	add.w	r3, r7, #28
 8003e52:	4619      	mov	r1, r3
 8003e54:	482e      	ldr	r0, [pc, #184]	; (8003f10 <HAL_TIM_MspPostInit+0x1a8>)
 8003e56:	f001 fc3f 	bl	80056d8 <HAL_GPIO_Init>
}
 8003e5a:	e048      	b.n	8003eee <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a2c      	ldr	r2, [pc, #176]	; (8003f14 <HAL_TIM_MspPostInit+0x1ac>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d11f      	bne.n	8003ea6 <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e66:	2300      	movs	r3, #0
 8003e68:	60fb      	str	r3, [r7, #12]
 8003e6a:	4b24      	ldr	r3, [pc, #144]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6e:	4a23      	ldr	r2, [pc, #140]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003e70:	f043 0302 	orr.w	r3, r3, #2
 8003e74:	6313      	str	r3, [r2, #48]	; 0x30
 8003e76:	4b21      	ldr	r3, [pc, #132]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	60fb      	str	r3, [r7, #12]
 8003e80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003e82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e88:	2302      	movs	r3, #2
 8003e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e90:	2300      	movs	r3, #0
 8003e92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003e94:	2303      	movs	r3, #3
 8003e96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e98:	f107 031c 	add.w	r3, r7, #28
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	481a      	ldr	r0, [pc, #104]	; (8003f08 <HAL_TIM_MspPostInit+0x1a0>)
 8003ea0:	f001 fc1a 	bl	80056d8 <HAL_GPIO_Init>
}
 8003ea4:	e023      	b.n	8003eee <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a1b      	ldr	r2, [pc, #108]	; (8003f18 <HAL_TIM_MspPostInit+0x1b0>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d11e      	bne.n	8003eee <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	60bb      	str	r3, [r7, #8]
 8003eb4:	4b11      	ldr	r3, [pc, #68]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb8:	4a10      	ldr	r2, [pc, #64]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003eba:	f043 0302 	orr.w	r3, r3, #2
 8003ebe:	6313      	str	r3, [r2, #48]	; 0x30
 8003ec0:	4b0e      	ldr	r3, [pc, #56]	; (8003efc <HAL_TIM_MspPostInit+0x194>)
 8003ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec4:	f003 0302 	and.w	r3, r3, #2
 8003ec8:	60bb      	str	r3, [r7, #8]
 8003eca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003ecc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ed2:	2302      	movs	r3, #2
 8003ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eda:	2300      	movs	r3, #0
 8003edc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ee2:	f107 031c 	add.w	r3, r7, #28
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	4807      	ldr	r0, [pc, #28]	; (8003f08 <HAL_TIM_MspPostInit+0x1a0>)
 8003eea:	f001 fbf5 	bl	80056d8 <HAL_GPIO_Init>
}
 8003eee:	bf00      	nop
 8003ef0:	3730      	adds	r7, #48	; 0x30
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	40010000 	.word	0x40010000
 8003efc:	40023800 	.word	0x40023800
 8003f00:	40021000 	.word	0x40021000
 8003f04:	40000400 	.word	0x40000400
 8003f08:	40020400 	.word	0x40020400
 8003f0c:	40000800 	.word	0x40000800
 8003f10:	40020c00 	.word	0x40020c00
 8003f14:	40014400 	.word	0x40014400
 8003f18:	40014800 	.word	0x40014800

08003f1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b08a      	sub	sp, #40	; 0x28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f24:	f107 0314 	add.w	r3, r7, #20
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	605a      	str	r2, [r3, #4]
 8003f2e:	609a      	str	r2, [r3, #8]
 8003f30:	60da      	str	r2, [r3, #12]
 8003f32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a19      	ldr	r2, [pc, #100]	; (8003fa0 <HAL_UART_MspInit+0x84>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d12b      	bne.n	8003f96 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003f3e:	2300      	movs	r3, #0
 8003f40:	613b      	str	r3, [r7, #16]
 8003f42:	4b18      	ldr	r3, [pc, #96]	; (8003fa4 <HAL_UART_MspInit+0x88>)
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	4a17      	ldr	r2, [pc, #92]	; (8003fa4 <HAL_UART_MspInit+0x88>)
 8003f48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f4c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f4e:	4b15      	ldr	r3, [pc, #84]	; (8003fa4 <HAL_UART_MspInit+0x88>)
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f56:	613b      	str	r3, [r7, #16]
 8003f58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	60fb      	str	r3, [r7, #12]
 8003f5e:	4b11      	ldr	r3, [pc, #68]	; (8003fa4 <HAL_UART_MspInit+0x88>)
 8003f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f62:	4a10      	ldr	r2, [pc, #64]	; (8003fa4 <HAL_UART_MspInit+0x88>)
 8003f64:	f043 0308 	orr.w	r3, r3, #8
 8003f68:	6313      	str	r3, [r2, #48]	; 0x30
 8003f6a:	4b0e      	ldr	r3, [pc, #56]	; (8003fa4 <HAL_UART_MspInit+0x88>)
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6e:	f003 0308 	and.w	r3, r3, #8
 8003f72:	60fb      	str	r3, [r7, #12]
 8003f74:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003f76:	2360      	movs	r3, #96	; 0x60
 8003f78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f7a:	2302      	movs	r3, #2
 8003f7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f82:	2303      	movs	r3, #3
 8003f84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003f86:	2307      	movs	r3, #7
 8003f88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f8a:	f107 0314 	add.w	r3, r7, #20
 8003f8e:	4619      	mov	r1, r3
 8003f90:	4805      	ldr	r0, [pc, #20]	; (8003fa8 <HAL_UART_MspInit+0x8c>)
 8003f92:	f001 fba1 	bl	80056d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003f96:	bf00      	nop
 8003f98:	3728      	adds	r7, #40	; 0x28
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	40004400 	.word	0x40004400
 8003fa4:	40023800 	.word	0x40023800
 8003fa8:	40020c00 	.word	0x40020c00

08003fac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fac:	b480      	push	{r7}
 8003fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003fb0:	e7fe      	b.n	8003fb0 <NMI_Handler+0x4>

08003fb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fb2:	b480      	push	{r7}
 8003fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fb6:	e7fe      	b.n	8003fb6 <HardFault_Handler+0x4>

08003fb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003fbc:	e7fe      	b.n	8003fbc <MemManage_Handler+0x4>

08003fbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003fbe:	b480      	push	{r7}
 8003fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003fc2:	e7fe      	b.n	8003fc2 <BusFault_Handler+0x4>

08003fc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003fc8:	e7fe      	b.n	8003fc8 <UsageFault_Handler+0x4>

08003fca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003fca:	b480      	push	{r7}
 8003fcc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003fce:	bf00      	nop
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003fdc:	bf00      	nop
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr

08003fe6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003fe6:	b480      	push	{r7}
 8003fe8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003fea:	bf00      	nop
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ff8:	f000 fa7a 	bl	80044f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ffc:	bf00      	nop
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8004004:	2004      	movs	r0, #4
 8004006:	f001 fd43 	bl	8005a90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800400a:	bf00      	nop
 800400c:	bd80      	pop	{r7, pc}

0800400e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004012:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004016:	f001 fd3b 	bl	8005a90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800401a:	bf00      	nop
 800401c:	bd80      	pop	{r7, pc}
	...

08004020 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8004024:	4802      	ldr	r0, [pc, #8]	; (8004030 <SDIO_IRQHandler+0x10>)
 8004026:	f003 faaf 	bl	8007588 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800402a:	bf00      	nop
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	20002eec 	.word	0x20002eec

08004034 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004038:	4802      	ldr	r0, [pc, #8]	; (8004044 <TIM6_DAC_IRQHandler+0x10>)
 800403a:	f005 f9fe 	bl	800943a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800403e:	bf00      	nop
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	20002e6c 	.word	0x20002e6c

08004048 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800404c:	4802      	ldr	r0, [pc, #8]	; (8004058 <TIM7_IRQHandler+0x10>)
 800404e:	f005 f9f4 	bl	800943a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004052:	bf00      	nop
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	20003014 	.word	0x20003014

0800405c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004060:	4802      	ldr	r0, [pc, #8]	; (800406c <DMA2_Stream2_IRQHandler+0x10>)
 8004062:	f001 f8c5 	bl	80051f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004066:	bf00      	nop
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	20002fb4 	.word	0x20002fb4

08004070 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8004074:	4802      	ldr	r0, [pc, #8]	; (8004080 <DMA2_Stream3_IRQHandler+0x10>)
 8004076:	f001 f8bb 	bl	80051f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800407a:	bf00      	nop
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	20002af8 	.word	0x20002af8

08004084 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8004088:	4802      	ldr	r0, [pc, #8]	; (8004094 <DMA2_Stream6_IRQHandler+0x10>)
 800408a:	f001 f8b1 	bl	80051f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800408e:	bf00      	nop
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	20002e08 	.word	0x20002e08

08004098 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040a4:	2300      	movs	r3, #0
 80040a6:	617b      	str	r3, [r7, #20]
 80040a8:	e00a      	b.n	80040c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80040aa:	f3af 8000 	nop.w
 80040ae:	4601      	mov	r1, r0
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	1c5a      	adds	r2, r3, #1
 80040b4:	60ba      	str	r2, [r7, #8]
 80040b6:	b2ca      	uxtb	r2, r1
 80040b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	3301      	adds	r3, #1
 80040be:	617b      	str	r3, [r7, #20]
 80040c0:	697a      	ldr	r2, [r7, #20]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	dbf0      	blt.n	80040aa <_read+0x12>
	}

return len;
 80040c8:	687b      	ldr	r3, [r7, #4]
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3718      	adds	r7, #24
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80040d2:	b480      	push	{r7}
 80040d4:	b083      	sub	sp, #12
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
	return -1;
 80040da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040de:	4618      	mov	r0, r3
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr

080040ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80040ea:	b480      	push	{r7}
 80040ec:	b083      	sub	sp, #12
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
 80040f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80040fa:	605a      	str	r2, [r3, #4]
	return 0;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	370c      	adds	r7, #12
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr

0800410a <_isatty>:

int _isatty(int file)
{
 800410a:	b480      	push	{r7}
 800410c:	b083      	sub	sp, #12
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
	return 1;
 8004112:	2301      	movs	r3, #1
}
 8004114:	4618      	mov	r0, r3
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
	return 0;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3714      	adds	r7, #20
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
	...

0800413c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004144:	4a14      	ldr	r2, [pc, #80]	; (8004198 <_sbrk+0x5c>)
 8004146:	4b15      	ldr	r3, [pc, #84]	; (800419c <_sbrk+0x60>)
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004150:	4b13      	ldr	r3, [pc, #76]	; (80041a0 <_sbrk+0x64>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d102      	bne.n	800415e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004158:	4b11      	ldr	r3, [pc, #68]	; (80041a0 <_sbrk+0x64>)
 800415a:	4a12      	ldr	r2, [pc, #72]	; (80041a4 <_sbrk+0x68>)
 800415c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800415e:	4b10      	ldr	r3, [pc, #64]	; (80041a0 <_sbrk+0x64>)
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4413      	add	r3, r2
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	429a      	cmp	r2, r3
 800416a:	d207      	bcs.n	800417c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800416c:	f00b f932 	bl	800f3d4 <__errno>
 8004170:	4602      	mov	r2, r0
 8004172:	230c      	movs	r3, #12
 8004174:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004176:	f04f 33ff 	mov.w	r3, #4294967295
 800417a:	e009      	b.n	8004190 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800417c:	4b08      	ldr	r3, [pc, #32]	; (80041a0 <_sbrk+0x64>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004182:	4b07      	ldr	r3, [pc, #28]	; (80041a0 <_sbrk+0x64>)
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4413      	add	r3, r2
 800418a:	4a05      	ldr	r2, [pc, #20]	; (80041a0 <_sbrk+0x64>)
 800418c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800418e:	68fb      	ldr	r3, [r7, #12]
}
 8004190:	4618      	mov	r0, r3
 8004192:	3718      	adds	r7, #24
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	20050000 	.word	0x20050000
 800419c:	00000400 	.word	0x00000400
 80041a0:	2000020c 	.word	0x2000020c
 80041a4:	200050d0 	.word	0x200050d0

080041a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80041ac:	4b08      	ldr	r3, [pc, #32]	; (80041d0 <SystemInit+0x28>)
 80041ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041b2:	4a07      	ldr	r2, [pc, #28]	; (80041d0 <SystemInit+0x28>)
 80041b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80041b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80041bc:	4b04      	ldr	r3, [pc, #16]	; (80041d0 <SystemInit+0x28>)
 80041be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80041c2:	609a      	str	r2, [r3, #8]
#endif
}
 80041c4:	bf00      	nop
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	e000ed00 	.word	0xe000ed00

080041d4 <cppInit>:
LineTrace line_trace(&motor, &line_sensor);

float velocity;

void cppInit(void)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	af00      	add	r7, sp, #0
	line_sensor.ADCStart();
 80041d8:	4815      	ldr	r0, [pc, #84]	; (8004230 <cppInit+0x5c>)
 80041da:	f7fd fce7 	bl	8001bac <_ZN10LineSensor8ADCStartEv>
	motor.init();
 80041de:	4815      	ldr	r0, [pc, #84]	; (8004234 <cppInit+0x60>)
 80041e0:	f7fd fe2a 	bl	8001e38 <_ZN5Motor4initEv>
	encoder.init();
 80041e4:	4814      	ldr	r0, [pc, #80]	; (8004238 <cppInit+0x64>)
 80041e6:	f7fc ffc9 	bl	800117c <_ZN7Encoder4initEv>
	//power_sensor.init();
	imu.init();
 80041ea:	4814      	ldr	r0, [pc, #80]	; (800423c <cppInit+0x68>)
 80041ec:	f7fd fa7c 	bl	80016e8 <_ZN3IMU4initEv>

	//line_sensor.calibration();
	imu.calibration();
 80041f0:	4812      	ldr	r0, [pc, #72]	; (800423c <cppInit+0x68>)
 80041f2:	f7fd faf5 	bl	80017e0 <_ZN3IMU11calibrationEv>
	//printf("imu offset %f", imu.getOffsetVal());

	line_trace.setGain(0.0005, 0.000003, 0);
 80041f6:	ed9f 1a12 	vldr	s2, [pc, #72]	; 8004240 <cppInit+0x6c>
 80041fa:	eddf 0a12 	vldr	s1, [pc, #72]	; 8004244 <cppInit+0x70>
 80041fe:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8004248 <cppInit+0x74>
 8004202:	4812      	ldr	r0, [pc, #72]	; (800424c <cppInit+0x78>)
 8004204:	f7fd fdee 	bl	8001de4 <_ZN9LineTrace7setGainEfff>

	velocity_ctrl.setVelocityGain(1.5, 0, 20);
 8004208:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 800420c:	eddf 0a0c 	vldr	s1, [pc, #48]	; 8004240 <cppInit+0x6c>
 8004210:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 8004214:	480e      	ldr	r0, [pc, #56]	; (8004250 <cppInit+0x7c>)
 8004216:	f7fe f98b 	bl	8002530 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setVelocityGain(0, 0, 0);
	velocity_ctrl.setOmegaGain(0.2, 0, 20);
 800421a:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 800421e:	eddf 0a08 	vldr	s1, [pc, #32]	; 8004240 <cppInit+0x6c>
 8004222:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8004254 <cppInit+0x80>
 8004226:	480a      	ldr	r0, [pc, #40]	; (8004250 <cppInit+0x7c>)
 8004228:	f7fe f99b 	bl	8002562 <_ZN12VelocityCtrl12setOmegaGainEfff>
}
 800422c:	bf00      	nop
 800422e:	bd80      	pop	{r7, pc}
 8004230:	20000210 	.word	0x20000210
 8004234:	20000514 	.word	0x20000514
 8004238:	2000053c 	.word	0x2000053c
 800423c:	2000051c 	.word	0x2000051c
 8004240:	00000000 	.word	0x00000000
 8004244:	3649539c 	.word	0x3649539c
 8004248:	3a03126f 	.word	0x3a03126f
 800424c:	20000578 	.word	0x20000578
 8004250:	20000540 	.word	0x20000540
 8004254:	3e4ccccd 	.word	0x3e4ccccd

08004258 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 800425c:	481e      	ldr	r0, [pc, #120]	; (80042d8 <cppFlip1ms+0x80>)
 800425e:	f7fd fd03 	bl	8001c68 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 8004262:	481e      	ldr	r0, [pc, #120]	; (80042dc <cppFlip1ms+0x84>)
 8004264:	f7fd fa54 	bl	8001710 <_ZN3IMU12updateValuesEv>
	encoder.updateCnt();
 8004268:	481d      	ldr	r0, [pc, #116]	; (80042e0 <cppFlip1ms+0x88>)
 800426a:	f7fc ffa7 	bl	80011bc <_ZN7Encoder9updateCntEv>

	velocity = velocity_ctrl.flip();
 800426e:	481d      	ldr	r0, [pc, #116]	; (80042e4 <cppFlip1ms+0x8c>)
 8004270:	f7fe f990 	bl	8002594 <_ZN12VelocityCtrl4flipEv>
 8004274:	eef0 7a40 	vmov.f32	s15, s0
 8004278:	4b1b      	ldr	r3, [pc, #108]	; (80042e8 <cppFlip1ms+0x90>)
 800427a:	edc3 7a00 	vstr	s15, [r3]
	//line_trace.flip();

	motor.motorCtrl();
 800427e:	481b      	ldr	r0, [pc, #108]	; (80042ec <cppFlip1ms+0x94>)
 8004280:	f7fd fdec 	bl	8001e5c <_ZN5Motor9motorCtrlEv>

	encoder.clearCnt();
 8004284:	4816      	ldr	r0, [pc, #88]	; (80042e0 <cppFlip1ms+0x88>)
 8004286:	f7fc ffcf 	bl	8001228 <_ZN7Encoder8clearCntEv>


	if(rotary_switch.getValue() == 1){
 800428a:	4819      	ldr	r0, [pc, #100]	; (80042f0 <cppFlip1ms+0x98>)
 800428c:	f7fd fea8 	bl	8001fe0 <_ZN12RotarySwitch8getValueEv>
 8004290:	4603      	mov	r3, r0
 8004292:	2b01      	cmp	r3, #1
 8004294:	bf0c      	ite	eq
 8004296:	2301      	moveq	r3, #1
 8004298:	2300      	movne	r3, #0
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b00      	cmp	r3, #0
 800429e:	d010      	beq.n	80042c2 <cppFlip1ms+0x6a>
		//line_trace.start();
		//line_trace.setNormalRatio(0.1);
		velocity_ctrl.start();
 80042a0:	4810      	ldr	r0, [pc, #64]	; (80042e4 <cppFlip1ms+0x8c>)
 80042a2:	f7fe f993 	bl	80025cc <_ZN12VelocityCtrl5startEv>
		velocity_ctrl.setVelocity(0, 0);
 80042a6:	eddf 0a13 	vldr	s1, [pc, #76]	; 80042f4 <cppFlip1ms+0x9c>
 80042aa:	ed9f 0a12 	vldr	s0, [pc, #72]	; 80042f4 <cppFlip1ms+0x9c>
 80042ae:	480d      	ldr	r0, [pc, #52]	; (80042e4 <cppFlip1ms+0x8c>)
 80042b0:	f7fe f92a 	bl	8002508 <_ZN12VelocityCtrl11setVelocityEff>
		led.LR(1, -1);
 80042b4:	f04f 32ff 	mov.w	r2, #4294967295
 80042b8:	2101      	movs	r1, #1
 80042ba:	480f      	ldr	r0, [pc, #60]	; (80042f8 <cppFlip1ms+0xa0>)
 80042bc:	f7fd fbd6 	bl	8001a6c <_ZN3LED2LREaa>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 80042c0:	e008      	b.n	80042d4 <cppFlip1ms+0x7c>
		velocity_ctrl.stop();
 80042c2:	4808      	ldr	r0, [pc, #32]	; (80042e4 <cppFlip1ms+0x8c>)
 80042c4:	f7fe f994 	bl	80025f0 <_ZN12VelocityCtrl4stopEv>
		led.LR(0, -1);
 80042c8:	f04f 32ff 	mov.w	r2, #4294967295
 80042cc:	2100      	movs	r1, #0
 80042ce:	480a      	ldr	r0, [pc, #40]	; (80042f8 <cppFlip1ms+0xa0>)
 80042d0:	f7fd fbcc 	bl	8001a6c <_ZN3LED2LREaa>
}
 80042d4:	bf00      	nop
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	20000210 	.word	0x20000210
 80042dc:	2000051c 	.word	0x2000051c
 80042e0:	2000053c 	.word	0x2000053c
 80042e4:	20000540 	.word	0x20000540
 80042e8:	20000598 	.word	0x20000598
 80042ec:	20000514 	.word	0x20000514
 80042f0:	20000510 	.word	0x20000510
 80042f4:	00000000 	.word	0x00000000
 80042f8:	20000518 	.word	0x20000518

080042fc <cppFlip100ns>:

void cppFlip100ns(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8004300:	4802      	ldr	r0, [pc, #8]	; (800430c <cppFlip100ns+0x10>)
 8004302:	f7fd fc63 	bl	8001bcc <_ZN10LineSensor17storeSensorValuesEv>
}
 8004306:	bf00      	nop
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	20000210 	.word	0x20000210

08004310 <cppExit>:

void cppExit(uint16_t gpio_pin)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	4603      	mov	r3, r0
 8004318:	80fb      	strh	r3, [r7, #6]
	side_sensor.updateStatus(gpio_pin);
 800431a:	88fb      	ldrh	r3, [r7, #6]
 800431c:	4619      	mov	r1, r3
 800431e:	4803      	ldr	r0, [pc, #12]	; (800432c <cppExit+0x1c>)
 8004320:	f7fd feb8 	bl	8002094 <_ZN10SideSensor12updateStatusEt>
}
 8004324:	bf00      	nop
 8004326:	3708      	adds	r7, #8
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}
 800432c:	20000508 	.word	0x20000508

08004330 <cppLoop>:

void cppLoop(void)
{
 8004330:	b598      	push	{r3, r4, r7, lr}
 8004332:	af00      	add	r7, sp, #0

	//led.fullColor('C');

	//led.LR(-1, 1);

	printf("imu zg: %f\n", imu.getOmega());
 8004334:	480b      	ldr	r0, [pc, #44]	; (8004364 <cppLoop+0x34>)
 8004336:	f7fd fa3f 	bl	80017b8 <_ZN3IMU8getOmegaEv>
 800433a:	ee10 3a10 	vmov	r3, s0
 800433e:	4618      	mov	r0, r3
 8004340:	f7fc f91a 	bl	8000578 <__aeabi_f2d>
 8004344:	4603      	mov	r3, r0
 8004346:	460c      	mov	r4, r1
 8004348:	461a      	mov	r2, r3
 800434a:	4623      	mov	r3, r4
 800434c:	4806      	ldr	r0, [pc, #24]	; (8004368 <cppLoop+0x38>)
 800434e:	f00b feb1 	bl	80100b4 <iprintf>

	HAL_Delay(100);
 8004352:	2064      	movs	r0, #100	; 0x64
 8004354:	f000 f8ec 	bl	8004530 <HAL_Delay>
	//motor.setRatio(0, -0.5);
	//velocity_ctrl.setOmegaGain(1, 1, 1);
	//led.fullColor('Y');
	//led.LR(-1, 0);

	HAL_Delay(100);
 8004358:	2064      	movs	r0, #100	; 0x64
 800435a:	f000 f8e9 	bl	8004530 <HAL_Delay>

}
 800435e:	bf00      	nop
 8004360:	bd98      	pop	{r3, r4, r7, pc}
 8004362:	bf00      	nop
 8004364:	2000051c 	.word	0x2000051c
 8004368:	08014284 	.word	0x08014284

0800436c <_Z41__static_initialization_and_destruction_0ii>:
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d121      	bne.n	80043c0 <_Z41__static_initialization_and_destruction_0ii+0x54>
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004382:	4293      	cmp	r3, r2
 8004384:	d11c      	bne.n	80043c0 <_Z41__static_initialization_and_destruction_0ii+0x54>
LineSensor line_sensor;
 8004386:	4810      	ldr	r0, [pc, #64]	; (80043c8 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8004388:	f7fd fba8 	bl	8001adc <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 800438c:	480f      	ldr	r0, [pc, #60]	; (80043cc <_Z41__static_initialization_and_destruction_0ii+0x60>)
 800438e:	f7fd fe75 	bl	800207c <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8004392:	480f      	ldr	r0, [pc, #60]	; (80043d0 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8004394:	f7fd faa2 	bl	80018dc <_ZN8JoyStickC1Ev>
Motor motor;
 8004398:	480e      	ldr	r0, [pc, #56]	; (80043d4 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 800439a:	f7fd fd3c 	bl	8001e16 <_ZN5MotorC1Ev>
IMU imu;
 800439e:	480e      	ldr	r0, [pc, #56]	; (80043d8 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80043a0:	f7fd f97a 	bl	8001698 <_ZN3IMUC1Ev>
Encoder encoder;
 80043a4:	480d      	ldr	r0, [pc, #52]	; (80043dc <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80043a6:	f7fc fed5 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 80043aa:	4b0b      	ldr	r3, [pc, #44]	; (80043d8 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80043ac:	4a0b      	ldr	r2, [pc, #44]	; (80043dc <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80043ae:	4909      	ldr	r1, [pc, #36]	; (80043d4 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80043b0:	480b      	ldr	r0, [pc, #44]	; (80043e0 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 80043b2:	f7fd fecd 	bl	8002150 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
LineTrace line_trace(&motor, &line_sensor);
 80043b6:	4a04      	ldr	r2, [pc, #16]	; (80043c8 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 80043b8:	4906      	ldr	r1, [pc, #24]	; (80043d4 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80043ba:	480a      	ldr	r0, [pc, #40]	; (80043e4 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80043bc:	f7fd fcec 	bl	8001d98 <_ZN9LineTraceC1EP5MotorP10LineSensor>
}
 80043c0:	bf00      	nop
 80043c2:	3708      	adds	r7, #8
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	20000210 	.word	0x20000210
 80043cc:	20000508 	.word	0x20000508
 80043d0:	2000050c 	.word	0x2000050c
 80043d4:	20000514 	.word	0x20000514
 80043d8:	2000051c 	.word	0x2000051c
 80043dc:	2000053c 	.word	0x2000053c
 80043e0:	20000540 	.word	0x20000540
 80043e4:	20000578 	.word	0x20000578

080043e8 <_GLOBAL__sub_I_line_sensor>:
 80043e8:	b580      	push	{r7, lr}
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80043f0:	2001      	movs	r0, #1
 80043f2:	f7ff ffbb 	bl	800436c <_Z41__static_initialization_and_destruction_0ii>
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80043f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004430 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80043fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80043fe:	e003      	b.n	8004408 <LoopCopyDataInit>

08004400 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004400:	4b0c      	ldr	r3, [pc, #48]	; (8004434 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004402:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004404:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004406:	3104      	adds	r1, #4

08004408 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004408:	480b      	ldr	r0, [pc, #44]	; (8004438 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800440a:	4b0c      	ldr	r3, [pc, #48]	; (800443c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800440c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800440e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004410:	d3f6      	bcc.n	8004400 <CopyDataInit>
  ldr  r2, =_sbss
 8004412:	4a0b      	ldr	r2, [pc, #44]	; (8004440 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004414:	e002      	b.n	800441c <LoopFillZerobss>

08004416 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004416:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004418:	f842 3b04 	str.w	r3, [r2], #4

0800441c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800441c:	4b09      	ldr	r3, [pc, #36]	; (8004444 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800441e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004420:	d3f9      	bcc.n	8004416 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004422:	f7ff fec1 	bl	80041a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004426:	f00a ffdb 	bl	800f3e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800442a:	f7fe f9d3 	bl	80027d4 <main>
  bx  lr    
 800442e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004430:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8004434:	08014aa8 	.word	0x08014aa8
  ldr  r0, =_sdata
 8004438:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800443c:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8004440:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8004444:	200050d0 	.word	0x200050d0

08004448 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004448:	e7fe      	b.n	8004448 <ADC_IRQHandler>
	...

0800444c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004450:	4b0e      	ldr	r3, [pc, #56]	; (800448c <HAL_Init+0x40>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a0d      	ldr	r2, [pc, #52]	; (800448c <HAL_Init+0x40>)
 8004456:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800445a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800445c:	4b0b      	ldr	r3, [pc, #44]	; (800448c <HAL_Init+0x40>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a0a      	ldr	r2, [pc, #40]	; (800448c <HAL_Init+0x40>)
 8004462:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004466:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004468:	4b08      	ldr	r3, [pc, #32]	; (800448c <HAL_Init+0x40>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a07      	ldr	r2, [pc, #28]	; (800448c <HAL_Init+0x40>)
 800446e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004472:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004474:	2003      	movs	r0, #3
 8004476:	f000 fd51 	bl	8004f1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800447a:	2000      	movs	r0, #0
 800447c:	f000 f808 	bl	8004490 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004480:	f7ff f8b4 	bl	80035ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	40023c00 	.word	0x40023c00

08004490 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004498:	4b12      	ldr	r3, [pc, #72]	; (80044e4 <HAL_InitTick+0x54>)
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	4b12      	ldr	r3, [pc, #72]	; (80044e8 <HAL_InitTick+0x58>)
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	4619      	mov	r1, r3
 80044a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80044a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80044aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ae:	4618      	mov	r0, r3
 80044b0:	f000 fd69 	bl	8004f86 <HAL_SYSTICK_Config>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d001      	beq.n	80044be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e00e      	b.n	80044dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b0f      	cmp	r3, #15
 80044c2:	d80a      	bhi.n	80044da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80044c4:	2200      	movs	r2, #0
 80044c6:	6879      	ldr	r1, [r7, #4]
 80044c8:	f04f 30ff 	mov.w	r0, #4294967295
 80044cc:	f000 fd31 	bl	8004f32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80044d0:	4a06      	ldr	r2, [pc, #24]	; (80044ec <HAL_InitTick+0x5c>)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80044d6:	2300      	movs	r3, #0
 80044d8:	e000      	b.n	80044dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3708      	adds	r7, #8
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	20000000 	.word	0x20000000
 80044e8:	20000008 	.word	0x20000008
 80044ec:	20000004 	.word	0x20000004

080044f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80044f0:	b480      	push	{r7}
 80044f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80044f4:	4b06      	ldr	r3, [pc, #24]	; (8004510 <HAL_IncTick+0x20>)
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	461a      	mov	r2, r3
 80044fa:	4b06      	ldr	r3, [pc, #24]	; (8004514 <HAL_IncTick+0x24>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4413      	add	r3, r2
 8004500:	4a04      	ldr	r2, [pc, #16]	; (8004514 <HAL_IncTick+0x24>)
 8004502:	6013      	str	r3, [r2, #0]
}
 8004504:	bf00      	nop
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	20000008 	.word	0x20000008
 8004514:	20003054 	.word	0x20003054

08004518 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004518:	b480      	push	{r7}
 800451a:	af00      	add	r7, sp, #0
  return uwTick;
 800451c:	4b03      	ldr	r3, [pc, #12]	; (800452c <HAL_GetTick+0x14>)
 800451e:	681b      	ldr	r3, [r3, #0]
}
 8004520:	4618      	mov	r0, r3
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr
 800452a:	bf00      	nop
 800452c:	20003054 	.word	0x20003054

08004530 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004538:	f7ff ffee 	bl	8004518 <HAL_GetTick>
 800453c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004548:	d005      	beq.n	8004556 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800454a:	4b09      	ldr	r3, [pc, #36]	; (8004570 <HAL_Delay+0x40>)
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	461a      	mov	r2, r3
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	4413      	add	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004556:	bf00      	nop
 8004558:	f7ff ffde 	bl	8004518 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	429a      	cmp	r2, r3
 8004566:	d8f7      	bhi.n	8004558 <HAL_Delay+0x28>
  {
  }
}
 8004568:	bf00      	nop
 800456a:	3710      	adds	r7, #16
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	20000008 	.word	0x20000008

08004574 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800457c:	2300      	movs	r3, #0
 800457e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e033      	b.n	80045f2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458e:	2b00      	cmp	r3, #0
 8004590:	d109      	bne.n	80045a6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f7ff f852 	bl	800363c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045aa:	f003 0310 	and.w	r3, r3, #16
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d118      	bne.n	80045e4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80045ba:	f023 0302 	bic.w	r3, r3, #2
 80045be:	f043 0202 	orr.w	r2, r3, #2
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fa5a 	bl	8004a80 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d6:	f023 0303 	bic.w	r3, r3, #3
 80045da:	f043 0201 	orr.w	r2, r3, #1
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	641a      	str	r2, [r3, #64]	; 0x40
 80045e2:	e001      	b.n	80045e8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80045f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
	...

080045fc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004608:	2300      	movs	r3, #0
 800460a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004612:	2b01      	cmp	r3, #1
 8004614:	d101      	bne.n	800461a <HAL_ADC_Start_DMA+0x1e>
 8004616:	2302      	movs	r3, #2
 8004618:	e0cc      	b.n	80047b4 <HAL_ADC_Start_DMA+0x1b8>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2201      	movs	r2, #1
 800461e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	2b01      	cmp	r3, #1
 800462e:	d018      	beq.n	8004662 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689a      	ldr	r2, [r3, #8]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 0201 	orr.w	r2, r2, #1
 800463e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004640:	4b5e      	ldr	r3, [pc, #376]	; (80047bc <HAL_ADC_Start_DMA+0x1c0>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a5e      	ldr	r2, [pc, #376]	; (80047c0 <HAL_ADC_Start_DMA+0x1c4>)
 8004646:	fba2 2303 	umull	r2, r3, r2, r3
 800464a:	0c9a      	lsrs	r2, r3, #18
 800464c:	4613      	mov	r3, r2
 800464e:	005b      	lsls	r3, r3, #1
 8004650:	4413      	add	r3, r2
 8004652:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004654:	e002      	b.n	800465c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	3b01      	subs	r3, #1
 800465a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1f9      	bne.n	8004656 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f003 0301 	and.w	r3, r3, #1
 800466c:	2b01      	cmp	r3, #1
 800466e:	f040 80a0 	bne.w	80047b2 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004676:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800467a:	f023 0301 	bic.w	r3, r3, #1
 800467e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004690:	2b00      	cmp	r3, #0
 8004692:	d007      	beq.n	80046a4 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004698:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800469c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046b0:	d106      	bne.n	80046c0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046b6:	f023 0206 	bic.w	r2, r3, #6
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	645a      	str	r2, [r3, #68]	; 0x44
 80046be:	e002      	b.n	80046c6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80046ce:	4b3d      	ldr	r3, [pc, #244]	; (80047c4 <HAL_ADC_Start_DMA+0x1c8>)
 80046d0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d6:	4a3c      	ldr	r2, [pc, #240]	; (80047c8 <HAL_ADC_Start_DMA+0x1cc>)
 80046d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046de:	4a3b      	ldr	r2, [pc, #236]	; (80047cc <HAL_ADC_Start_DMA+0x1d0>)
 80046e0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e6:	4a3a      	ldr	r2, [pc, #232]	; (80047d0 <HAL_ADC_Start_DMA+0x1d4>)
 80046e8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80046f2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004702:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689a      	ldr	r2, [r3, #8]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004712:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	334c      	adds	r3, #76	; 0x4c
 800471e:	4619      	mov	r1, r3
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f000 fcea 	bl	80050fc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f003 031f 	and.w	r3, r3, #31
 8004730:	2b00      	cmp	r3, #0
 8004732:	d12a      	bne.n	800478a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a26      	ldr	r2, [pc, #152]	; (80047d4 <HAL_ADC_Start_DMA+0x1d8>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d015      	beq.n	800476a <HAL_ADC_Start_DMA+0x16e>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a25      	ldr	r2, [pc, #148]	; (80047d8 <HAL_ADC_Start_DMA+0x1dc>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d105      	bne.n	8004754 <HAL_ADC_Start_DMA+0x158>
 8004748:	4b1e      	ldr	r3, [pc, #120]	; (80047c4 <HAL_ADC_Start_DMA+0x1c8>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f003 031f 	and.w	r3, r3, #31
 8004750:	2b00      	cmp	r3, #0
 8004752:	d00a      	beq.n	800476a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a20      	ldr	r2, [pc, #128]	; (80047dc <HAL_ADC_Start_DMA+0x1e0>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d129      	bne.n	80047b2 <HAL_ADC_Start_DMA+0x1b6>
 800475e:	4b19      	ldr	r3, [pc, #100]	; (80047c4 <HAL_ADC_Start_DMA+0x1c8>)
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f003 031f 	and.w	r3, r3, #31
 8004766:	2b0f      	cmp	r3, #15
 8004768:	d823      	bhi.n	80047b2 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d11c      	bne.n	80047b2 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	689a      	ldr	r2, [r3, #8]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004786:	609a      	str	r2, [r3, #8]
 8004788:	e013      	b.n	80047b2 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a11      	ldr	r2, [pc, #68]	; (80047d4 <HAL_ADC_Start_DMA+0x1d8>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d10e      	bne.n	80047b2 <HAL_ADC_Start_DMA+0x1b6>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d107      	bne.n	80047b2 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	689a      	ldr	r2, [r3, #8]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80047b0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80047b2:	2300      	movs	r3, #0
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3718      	adds	r7, #24
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	20000000 	.word	0x20000000
 80047c0:	431bde83 	.word	0x431bde83
 80047c4:	40012300 	.word	0x40012300
 80047c8:	08004c79 	.word	0x08004c79
 80047cc:	08004d33 	.word	0x08004d33
 80047d0:	08004d4f 	.word	0x08004d4f
 80047d4:	40012000 	.word	0x40012000
 80047d8:	40012100 	.word	0x40012100
 80047dc:	40012200 	.word	0x40012200

080047e0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80047fc:	bf00      	nop
 80047fe:	370c      	adds	r7, #12
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr

08004808 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004810:	bf00      	nop
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800481c:	b480      	push	{r7}
 800481e:	b085      	sub	sp, #20
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004826:	2300      	movs	r3, #0
 8004828:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004830:	2b01      	cmp	r3, #1
 8004832:	d101      	bne.n	8004838 <HAL_ADC_ConfigChannel+0x1c>
 8004834:	2302      	movs	r3, #2
 8004836:	e113      	b.n	8004a60 <HAL_ADC_ConfigChannel+0x244>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2b09      	cmp	r3, #9
 8004846:	d925      	bls.n	8004894 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68d9      	ldr	r1, [r3, #12]
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	b29b      	uxth	r3, r3
 8004854:	461a      	mov	r2, r3
 8004856:	4613      	mov	r3, r2
 8004858:	005b      	lsls	r3, r3, #1
 800485a:	4413      	add	r3, r2
 800485c:	3b1e      	subs	r3, #30
 800485e:	2207      	movs	r2, #7
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	43da      	mvns	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	400a      	ands	r2, r1
 800486c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68d9      	ldr	r1, [r3, #12]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	689a      	ldr	r2, [r3, #8]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	b29b      	uxth	r3, r3
 800487e:	4618      	mov	r0, r3
 8004880:	4603      	mov	r3, r0
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	4403      	add	r3, r0
 8004886:	3b1e      	subs	r3, #30
 8004888:	409a      	lsls	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	60da      	str	r2, [r3, #12]
 8004892:	e022      	b.n	80048da <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	6919      	ldr	r1, [r3, #16]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	b29b      	uxth	r3, r3
 80048a0:	461a      	mov	r2, r3
 80048a2:	4613      	mov	r3, r2
 80048a4:	005b      	lsls	r3, r3, #1
 80048a6:	4413      	add	r3, r2
 80048a8:	2207      	movs	r2, #7
 80048aa:	fa02 f303 	lsl.w	r3, r2, r3
 80048ae:	43da      	mvns	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	400a      	ands	r2, r1
 80048b6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6919      	ldr	r1, [r3, #16]
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	689a      	ldr	r2, [r3, #8]
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	4618      	mov	r0, r3
 80048ca:	4603      	mov	r3, r0
 80048cc:	005b      	lsls	r3, r3, #1
 80048ce:	4403      	add	r3, r0
 80048d0:	409a      	lsls	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	430a      	orrs	r2, r1
 80048d8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	2b06      	cmp	r3, #6
 80048e0:	d824      	bhi.n	800492c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	685a      	ldr	r2, [r3, #4]
 80048ec:	4613      	mov	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	3b05      	subs	r3, #5
 80048f4:	221f      	movs	r2, #31
 80048f6:	fa02 f303 	lsl.w	r3, r2, r3
 80048fa:	43da      	mvns	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	400a      	ands	r2, r1
 8004902:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	b29b      	uxth	r3, r3
 8004910:	4618      	mov	r0, r3
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	4613      	mov	r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	4413      	add	r3, r2
 800491c:	3b05      	subs	r3, #5
 800491e:	fa00 f203 	lsl.w	r2, r0, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	430a      	orrs	r2, r1
 8004928:	635a      	str	r2, [r3, #52]	; 0x34
 800492a:	e04c      	b.n	80049c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	2b0c      	cmp	r3, #12
 8004932:	d824      	bhi.n	800497e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	4613      	mov	r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	4413      	add	r3, r2
 8004944:	3b23      	subs	r3, #35	; 0x23
 8004946:	221f      	movs	r2, #31
 8004948:	fa02 f303 	lsl.w	r3, r2, r3
 800494c:	43da      	mvns	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	400a      	ands	r2, r1
 8004954:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	b29b      	uxth	r3, r3
 8004962:	4618      	mov	r0, r3
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	685a      	ldr	r2, [r3, #4]
 8004968:	4613      	mov	r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	4413      	add	r3, r2
 800496e:	3b23      	subs	r3, #35	; 0x23
 8004970:	fa00 f203 	lsl.w	r2, r0, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	430a      	orrs	r2, r1
 800497a:	631a      	str	r2, [r3, #48]	; 0x30
 800497c:	e023      	b.n	80049c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	685a      	ldr	r2, [r3, #4]
 8004988:	4613      	mov	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	4413      	add	r3, r2
 800498e:	3b41      	subs	r3, #65	; 0x41
 8004990:	221f      	movs	r2, #31
 8004992:	fa02 f303 	lsl.w	r3, r2, r3
 8004996:	43da      	mvns	r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	400a      	ands	r2, r1
 800499e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	4618      	mov	r0, r3
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	685a      	ldr	r2, [r3, #4]
 80049b2:	4613      	mov	r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	4413      	add	r3, r2
 80049b8:	3b41      	subs	r3, #65	; 0x41
 80049ba:	fa00 f203 	lsl.w	r2, r0, r3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80049c6:	4b29      	ldr	r3, [pc, #164]	; (8004a6c <HAL_ADC_ConfigChannel+0x250>)
 80049c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a28      	ldr	r2, [pc, #160]	; (8004a70 <HAL_ADC_ConfigChannel+0x254>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d10f      	bne.n	80049f4 <HAL_ADC_ConfigChannel+0x1d8>
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2b12      	cmp	r3, #18
 80049da:	d10b      	bne.n	80049f4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a1d      	ldr	r2, [pc, #116]	; (8004a70 <HAL_ADC_ConfigChannel+0x254>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d12b      	bne.n	8004a56 <HAL_ADC_ConfigChannel+0x23a>
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a1c      	ldr	r2, [pc, #112]	; (8004a74 <HAL_ADC_ConfigChannel+0x258>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d003      	beq.n	8004a10 <HAL_ADC_ConfigChannel+0x1f4>
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2b11      	cmp	r3, #17
 8004a0e:	d122      	bne.n	8004a56 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a11      	ldr	r2, [pc, #68]	; (8004a74 <HAL_ADC_ConfigChannel+0x258>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d111      	bne.n	8004a56 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004a32:	4b11      	ldr	r3, [pc, #68]	; (8004a78 <HAL_ADC_ConfigChannel+0x25c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a11      	ldr	r2, [pc, #68]	; (8004a7c <HAL_ADC_ConfigChannel+0x260>)
 8004a38:	fba2 2303 	umull	r2, r3, r2, r3
 8004a3c:	0c9a      	lsrs	r2, r3, #18
 8004a3e:	4613      	mov	r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	4413      	add	r3, r2
 8004a44:	005b      	lsls	r3, r3, #1
 8004a46:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004a48:	e002      	b.n	8004a50 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1f9      	bne.n	8004a4a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3714      	adds	r7, #20
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr
 8004a6c:	40012300 	.word	0x40012300
 8004a70:	40012000 	.word	0x40012000
 8004a74:	10000012 	.word	0x10000012
 8004a78:	20000000 	.word	0x20000000
 8004a7c:	431bde83 	.word	0x431bde83

08004a80 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a88:	4b79      	ldr	r3, [pc, #484]	; (8004c70 <ADC_Init+0x1f0>)
 8004a8a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	431a      	orrs	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	685a      	ldr	r2, [r3, #4]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ab4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6859      	ldr	r1, [r3, #4]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	021a      	lsls	r2, r3, #8
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004ad8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	6859      	ldr	r1, [r3, #4]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	689a      	ldr	r2, [r3, #8]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	689a      	ldr	r2, [r3, #8]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004afa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	6899      	ldr	r1, [r3, #8]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68da      	ldr	r2, [r3, #12]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b12:	4a58      	ldr	r2, [pc, #352]	; (8004c74 <ADC_Init+0x1f4>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d022      	beq.n	8004b5e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	689a      	ldr	r2, [r3, #8]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b26:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	6899      	ldr	r1, [r3, #8]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	430a      	orrs	r2, r1
 8004b38:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689a      	ldr	r2, [r3, #8]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004b48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	6899      	ldr	r1, [r3, #8]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	609a      	str	r2, [r3, #8]
 8004b5c:	e00f      	b.n	8004b7e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	689a      	ldr	r2, [r3, #8]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b6c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	689a      	ldr	r2, [r3, #8]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004b7c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	689a      	ldr	r2, [r3, #8]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f022 0202 	bic.w	r2, r2, #2
 8004b8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	6899      	ldr	r1, [r3, #8]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	7e1b      	ldrb	r3, [r3, #24]
 8004b98:	005a      	lsls	r2, r3, #1
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d01b      	beq.n	8004be4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	685a      	ldr	r2, [r3, #4]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bba:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	685a      	ldr	r2, [r3, #4]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004bca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	6859      	ldr	r1, [r3, #4]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	035a      	lsls	r2, r3, #13
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	430a      	orrs	r2, r1
 8004be0:	605a      	str	r2, [r3, #4]
 8004be2:	e007      	b.n	8004bf4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	685a      	ldr	r2, [r3, #4]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bf2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004c02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	69db      	ldr	r3, [r3, #28]
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	051a      	lsls	r2, r3, #20
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	430a      	orrs	r2, r1
 8004c18:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	689a      	ldr	r2, [r3, #8]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004c28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6899      	ldr	r1, [r3, #8]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004c36:	025a      	lsls	r2, r3, #9
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	689a      	ldr	r2, [r3, #8]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c4e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6899      	ldr	r1, [r3, #8]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	029a      	lsls	r2, r3, #10
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	430a      	orrs	r2, r1
 8004c62:	609a      	str	r2, [r3, #8]
}
 8004c64:	bf00      	nop
 8004c66:	3714      	adds	r7, #20
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr
 8004c70:	40012300 	.word	0x40012300
 8004c74:	0f000001 	.word	0x0f000001

08004c78 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c84:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d13c      	bne.n	8004d0c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c96:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d12b      	bne.n	8004d04 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d127      	bne.n	8004d04 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cba:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d006      	beq.n	8004cd0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d119      	bne.n	8004d04 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	685a      	ldr	r2, [r3, #4]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f022 0220 	bic.w	r2, r2, #32
 8004cde:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d105      	bne.n	8004d04 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfc:	f043 0201 	orr.w	r2, r3, #1
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f7ff fd6b 	bl	80047e0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004d0a:	e00e      	b.n	8004d2a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d10:	f003 0310 	and.w	r3, r3, #16
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d003      	beq.n	8004d20 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f7ff fd75 	bl	8004808 <HAL_ADC_ErrorCallback>
}
 8004d1e:	e004      	b.n	8004d2a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	4798      	blx	r3
}
 8004d2a:	bf00      	nop
 8004d2c:	3710      	adds	r7, #16
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b084      	sub	sp, #16
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d3e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004d40:	68f8      	ldr	r0, [r7, #12]
 8004d42:	f7ff fd57 	bl	80047f4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004d46:	bf00      	nop
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}

08004d4e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004d4e:	b580      	push	{r7, lr}
 8004d50:	b084      	sub	sp, #16
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d5a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2240      	movs	r2, #64	; 0x40
 8004d60:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d66:	f043 0204 	orr.w	r2, r3, #4
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f7ff fd4a 	bl	8004808 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004d74:	bf00      	nop
 8004d76:	3710      	adds	r7, #16
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <__NVIC_SetPriorityGrouping>:
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b085      	sub	sp, #20
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f003 0307 	and.w	r3, r3, #7
 8004d8a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d8c:	4b0c      	ldr	r3, [pc, #48]	; (8004dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d92:	68ba      	ldr	r2, [r7, #8]
 8004d94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d98:	4013      	ands	r3, r2
 8004d9a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004da4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004da8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004dac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004dae:	4a04      	ldr	r2, [pc, #16]	; (8004dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	60d3      	str	r3, [r2, #12]
}
 8004db4:	bf00      	nop
 8004db6:	3714      	adds	r7, #20
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr
 8004dc0:	e000ed00 	.word	0xe000ed00

08004dc4 <__NVIC_GetPriorityGrouping>:
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004dc8:	4b04      	ldr	r3, [pc, #16]	; (8004ddc <__NVIC_GetPriorityGrouping+0x18>)
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	0a1b      	lsrs	r3, r3, #8
 8004dce:	f003 0307 	and.w	r3, r3, #7
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr
 8004ddc:	e000ed00 	.word	0xe000ed00

08004de0 <__NVIC_EnableIRQ>:
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	4603      	mov	r3, r0
 8004de8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	db0b      	blt.n	8004e0a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004df2:	79fb      	ldrb	r3, [r7, #7]
 8004df4:	f003 021f 	and.w	r2, r3, #31
 8004df8:	4907      	ldr	r1, [pc, #28]	; (8004e18 <__NVIC_EnableIRQ+0x38>)
 8004dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dfe:	095b      	lsrs	r3, r3, #5
 8004e00:	2001      	movs	r0, #1
 8004e02:	fa00 f202 	lsl.w	r2, r0, r2
 8004e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004e0a:	bf00      	nop
 8004e0c:	370c      	adds	r7, #12
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	e000e100 	.word	0xe000e100

08004e1c <__NVIC_SetPriority>:
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	4603      	mov	r3, r0
 8004e24:	6039      	str	r1, [r7, #0]
 8004e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	db0a      	blt.n	8004e46 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	b2da      	uxtb	r2, r3
 8004e34:	490c      	ldr	r1, [pc, #48]	; (8004e68 <__NVIC_SetPriority+0x4c>)
 8004e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e3a:	0112      	lsls	r2, r2, #4
 8004e3c:	b2d2      	uxtb	r2, r2
 8004e3e:	440b      	add	r3, r1
 8004e40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004e44:	e00a      	b.n	8004e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	b2da      	uxtb	r2, r3
 8004e4a:	4908      	ldr	r1, [pc, #32]	; (8004e6c <__NVIC_SetPriority+0x50>)
 8004e4c:	79fb      	ldrb	r3, [r7, #7]
 8004e4e:	f003 030f 	and.w	r3, r3, #15
 8004e52:	3b04      	subs	r3, #4
 8004e54:	0112      	lsls	r2, r2, #4
 8004e56:	b2d2      	uxtb	r2, r2
 8004e58:	440b      	add	r3, r1
 8004e5a:	761a      	strb	r2, [r3, #24]
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr
 8004e68:	e000e100 	.word	0xe000e100
 8004e6c:	e000ed00 	.word	0xe000ed00

08004e70 <NVIC_EncodePriority>:
{
 8004e70:	b480      	push	{r7}
 8004e72:	b089      	sub	sp, #36	; 0x24
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f003 0307 	and.w	r3, r3, #7
 8004e82:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	f1c3 0307 	rsb	r3, r3, #7
 8004e8a:	2b04      	cmp	r3, #4
 8004e8c:	bf28      	it	cs
 8004e8e:	2304      	movcs	r3, #4
 8004e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	3304      	adds	r3, #4
 8004e96:	2b06      	cmp	r3, #6
 8004e98:	d902      	bls.n	8004ea0 <NVIC_EncodePriority+0x30>
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	3b03      	subs	r3, #3
 8004e9e:	e000      	b.n	8004ea2 <NVIC_EncodePriority+0x32>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004eae:	43da      	mvns	r2, r3
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	401a      	ands	r2, r3
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004eb8:	f04f 31ff 	mov.w	r1, #4294967295
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8004ec2:	43d9      	mvns	r1, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ec8:	4313      	orrs	r3, r2
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3724      	adds	r7, #36	; 0x24
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr
	...

08004ed8 <SysTick_Config>:
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ee8:	d301      	bcc.n	8004eee <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004eea:	2301      	movs	r3, #1
 8004eec:	e00f      	b.n	8004f0e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004eee:	4a0a      	ldr	r2, [pc, #40]	; (8004f18 <SysTick_Config+0x40>)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ef6:	210f      	movs	r1, #15
 8004ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8004efc:	f7ff ff8e 	bl	8004e1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f00:	4b05      	ldr	r3, [pc, #20]	; (8004f18 <SysTick_Config+0x40>)
 8004f02:	2200      	movs	r2, #0
 8004f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f06:	4b04      	ldr	r3, [pc, #16]	; (8004f18 <SysTick_Config+0x40>)
 8004f08:	2207      	movs	r2, #7
 8004f0a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004f0c:	2300      	movs	r3, #0
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3708      	adds	r7, #8
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	e000e010 	.word	0xe000e010

08004f1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f7ff ff29 	bl	8004d7c <__NVIC_SetPriorityGrouping>
}
 8004f2a:	bf00      	nop
 8004f2c:	3708      	adds	r7, #8
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004f32:	b580      	push	{r7, lr}
 8004f34:	b086      	sub	sp, #24
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	4603      	mov	r3, r0
 8004f3a:	60b9      	str	r1, [r7, #8]
 8004f3c:	607a      	str	r2, [r7, #4]
 8004f3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004f40:	2300      	movs	r3, #0
 8004f42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004f44:	f7ff ff3e 	bl	8004dc4 <__NVIC_GetPriorityGrouping>
 8004f48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	68b9      	ldr	r1, [r7, #8]
 8004f4e:	6978      	ldr	r0, [r7, #20]
 8004f50:	f7ff ff8e 	bl	8004e70 <NVIC_EncodePriority>
 8004f54:	4602      	mov	r2, r0
 8004f56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f5a:	4611      	mov	r1, r2
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f7ff ff5d 	bl	8004e1c <__NVIC_SetPriority>
}
 8004f62:	bf00      	nop
 8004f64:	3718      	adds	r7, #24
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}

08004f6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f6a:	b580      	push	{r7, lr}
 8004f6c:	b082      	sub	sp, #8
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	4603      	mov	r3, r0
 8004f72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f7ff ff31 	bl	8004de0 <__NVIC_EnableIRQ>
}
 8004f7e:	bf00      	nop
 8004f80:	3708      	adds	r7, #8
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}

08004f86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f86:	b580      	push	{r7, lr}
 8004f88:	b082      	sub	sp, #8
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f7ff ffa2 	bl	8004ed8 <SysTick_Config>
 8004f94:	4603      	mov	r3, r0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3708      	adds	r7, #8
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
	...

08004fa0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b086      	sub	sp, #24
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004fac:	f7ff fab4 	bl	8004518 <HAL_GetTick>
 8004fb0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d101      	bne.n	8004fbc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e099      	b.n	80050f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2202      	movs	r2, #2
 8004fc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0201 	bic.w	r2, r2, #1
 8004fda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004fdc:	e00f      	b.n	8004ffe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004fde:	f7ff fa9b 	bl	8004518 <HAL_GetTick>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	2b05      	cmp	r3, #5
 8004fea:	d908      	bls.n	8004ffe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2220      	movs	r2, #32
 8004ff0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2203      	movs	r2, #3
 8004ff6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e078      	b.n	80050f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0301 	and.w	r3, r3, #1
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1e8      	bne.n	8004fde <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005014:	697a      	ldr	r2, [r7, #20]
 8005016:	4b38      	ldr	r3, [pc, #224]	; (80050f8 <HAL_DMA_Init+0x158>)
 8005018:	4013      	ands	r3, r2
 800501a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685a      	ldr	r2, [r3, #4]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800502a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	691b      	ldr	r3, [r3, #16]
 8005030:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005036:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005042:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a1b      	ldr	r3, [r3, #32]
 8005048:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	4313      	orrs	r3, r2
 800504e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005054:	2b04      	cmp	r3, #4
 8005056:	d107      	bne.n	8005068 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005060:	4313      	orrs	r3, r2
 8005062:	697a      	ldr	r2, [r7, #20]
 8005064:	4313      	orrs	r3, r2
 8005066:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	697a      	ldr	r2, [r7, #20]
 800506e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f023 0307 	bic.w	r3, r3, #7
 800507e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	4313      	orrs	r3, r2
 8005088:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508e:	2b04      	cmp	r3, #4
 8005090:	d117      	bne.n	80050c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	4313      	orrs	r3, r2
 800509a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00e      	beq.n	80050c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 fa9d 	bl	80055e4 <DMA_CheckFifoParam>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d008      	beq.n	80050c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2240      	movs	r2, #64	; 0x40
 80050b4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2201      	movs	r2, #1
 80050ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80050be:	2301      	movs	r3, #1
 80050c0:	e016      	b.n	80050f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	697a      	ldr	r2, [r7, #20]
 80050c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 fa54 	bl	8005578 <DMA_CalcBaseAndBitshift>
 80050d0:	4603      	mov	r3, r0
 80050d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050d8:	223f      	movs	r2, #63	; 0x3f
 80050da:	409a      	lsls	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2201      	movs	r2, #1
 80050ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3718      	adds	r7, #24
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	f010803f 	.word	0xf010803f

080050fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b086      	sub	sp, #24
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	607a      	str	r2, [r7, #4]
 8005108:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800510a:	2300      	movs	r3, #0
 800510c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005112:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800511a:	2b01      	cmp	r3, #1
 800511c:	d101      	bne.n	8005122 <HAL_DMA_Start_IT+0x26>
 800511e:	2302      	movs	r3, #2
 8005120:	e040      	b.n	80051a4 <HAL_DMA_Start_IT+0xa8>
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2201      	movs	r2, #1
 8005126:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005130:	b2db      	uxtb	r3, r3
 8005132:	2b01      	cmp	r3, #1
 8005134:	d12f      	bne.n	8005196 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2202      	movs	r2, #2
 800513a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	68b9      	ldr	r1, [r7, #8]
 800514a:	68f8      	ldr	r0, [r7, #12]
 800514c:	f000 f9e6 	bl	800551c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005154:	223f      	movs	r2, #63	; 0x3f
 8005156:	409a      	lsls	r2, r3
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f042 0216 	orr.w	r2, r2, #22
 800516a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005170:	2b00      	cmp	r3, #0
 8005172:	d007      	beq.n	8005184 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f042 0208 	orr.w	r2, r2, #8
 8005182:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f042 0201 	orr.w	r2, r2, #1
 8005192:	601a      	str	r2, [r3, #0]
 8005194:	e005      	b.n	80051a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800519e:	2302      	movs	r3, #2
 80051a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80051a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3718      	adds	r7, #24
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d004      	beq.n	80051ca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2280      	movs	r2, #128	; 0x80
 80051c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e00c      	b.n	80051e4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2205      	movs	r2, #5
 80051ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f022 0201 	bic.w	r2, r2, #1
 80051e0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b086      	sub	sp, #24
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80051f8:	2300      	movs	r3, #0
 80051fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80051fc:	4b92      	ldr	r3, [pc, #584]	; (8005448 <HAL_DMA_IRQHandler+0x258>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a92      	ldr	r2, [pc, #584]	; (800544c <HAL_DMA_IRQHandler+0x25c>)
 8005202:	fba2 2303 	umull	r2, r3, r2, r3
 8005206:	0a9b      	lsrs	r3, r3, #10
 8005208:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800520e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800521a:	2208      	movs	r2, #8
 800521c:	409a      	lsls	r2, r3
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	4013      	ands	r3, r2
 8005222:	2b00      	cmp	r3, #0
 8005224:	d01a      	beq.n	800525c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0304 	and.w	r3, r3, #4
 8005230:	2b00      	cmp	r3, #0
 8005232:	d013      	beq.n	800525c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f022 0204 	bic.w	r2, r2, #4
 8005242:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005248:	2208      	movs	r2, #8
 800524a:	409a      	lsls	r2, r3
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005254:	f043 0201 	orr.w	r2, r3, #1
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005260:	2201      	movs	r2, #1
 8005262:	409a      	lsls	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	4013      	ands	r3, r2
 8005268:	2b00      	cmp	r3, #0
 800526a:	d012      	beq.n	8005292 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	695b      	ldr	r3, [r3, #20]
 8005272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005276:	2b00      	cmp	r3, #0
 8005278:	d00b      	beq.n	8005292 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800527e:	2201      	movs	r2, #1
 8005280:	409a      	lsls	r2, r3
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800528a:	f043 0202 	orr.w	r2, r3, #2
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005296:	2204      	movs	r2, #4
 8005298:	409a      	lsls	r2, r3
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	4013      	ands	r3, r2
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d012      	beq.n	80052c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 0302 	and.w	r3, r3, #2
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d00b      	beq.n	80052c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052b4:	2204      	movs	r2, #4
 80052b6:	409a      	lsls	r2, r3
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052c0:	f043 0204 	orr.w	r2, r3, #4
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052cc:	2210      	movs	r2, #16
 80052ce:	409a      	lsls	r2, r3
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	4013      	ands	r3, r2
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d043      	beq.n	8005360 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0308 	and.w	r3, r3, #8
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d03c      	beq.n	8005360 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052ea:	2210      	movs	r2, #16
 80052ec:	409a      	lsls	r2, r3
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d018      	beq.n	8005332 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d108      	bne.n	8005320 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005312:	2b00      	cmp	r3, #0
 8005314:	d024      	beq.n	8005360 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	4798      	blx	r3
 800531e:	e01f      	b.n	8005360 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005324:	2b00      	cmp	r3, #0
 8005326:	d01b      	beq.n	8005360 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	4798      	blx	r3
 8005330:	e016      	b.n	8005360 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800533c:	2b00      	cmp	r3, #0
 800533e:	d107      	bne.n	8005350 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f022 0208 	bic.w	r2, r2, #8
 800534e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005354:	2b00      	cmp	r3, #0
 8005356:	d003      	beq.n	8005360 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005364:	2220      	movs	r2, #32
 8005366:	409a      	lsls	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	4013      	ands	r3, r2
 800536c:	2b00      	cmp	r3, #0
 800536e:	f000 808e 	beq.w	800548e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f003 0310 	and.w	r3, r3, #16
 800537c:	2b00      	cmp	r3, #0
 800537e:	f000 8086 	beq.w	800548e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005386:	2220      	movs	r2, #32
 8005388:	409a      	lsls	r2, r3
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b05      	cmp	r3, #5
 8005398:	d136      	bne.n	8005408 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f022 0216 	bic.w	r2, r2, #22
 80053a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	695a      	ldr	r2, [r3, #20]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d103      	bne.n	80053ca <HAL_DMA_IRQHandler+0x1da>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d007      	beq.n	80053da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f022 0208 	bic.w	r2, r2, #8
 80053d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053de:	223f      	movs	r2, #63	; 0x3f
 80053e0:	409a      	lsls	r2, r3
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2201      	movs	r2, #1
 80053f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d07d      	beq.n	80054fa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	4798      	blx	r3
        }
        return;
 8005406:	e078      	b.n	80054fa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005412:	2b00      	cmp	r3, #0
 8005414:	d01c      	beq.n	8005450 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005420:	2b00      	cmp	r3, #0
 8005422:	d108      	bne.n	8005436 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005428:	2b00      	cmp	r3, #0
 800542a:	d030      	beq.n	800548e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	4798      	blx	r3
 8005434:	e02b      	b.n	800548e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800543a:	2b00      	cmp	r3, #0
 800543c:	d027      	beq.n	800548e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	4798      	blx	r3
 8005446:	e022      	b.n	800548e <HAL_DMA_IRQHandler+0x29e>
 8005448:	20000000 	.word	0x20000000
 800544c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800545a:	2b00      	cmp	r3, #0
 800545c:	d10f      	bne.n	800547e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f022 0210 	bic.w	r2, r2, #16
 800546c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2201      	movs	r2, #1
 800547a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005482:	2b00      	cmp	r3, #0
 8005484:	d003      	beq.n	800548e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005492:	2b00      	cmp	r3, #0
 8005494:	d032      	beq.n	80054fc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d022      	beq.n	80054e8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2205      	movs	r2, #5
 80054a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f022 0201 	bic.w	r2, r2, #1
 80054b8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	3301      	adds	r3, #1
 80054be:	60bb      	str	r3, [r7, #8]
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d307      	bcc.n	80054d6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0301 	and.w	r3, r3, #1
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1f2      	bne.n	80054ba <HAL_DMA_IRQHandler+0x2ca>
 80054d4:	e000      	b.n	80054d8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80054d6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d005      	beq.n	80054fc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	4798      	blx	r3
 80054f8:	e000      	b.n	80054fc <HAL_DMA_IRQHandler+0x30c>
        return;
 80054fa:	bf00      	nop
    }
  }
}
 80054fc:	3718      	adds	r7, #24
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop

08005504 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005510:	4618      	mov	r0, r3
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	60b9      	str	r1, [r7, #8]
 8005526:	607a      	str	r2, [r7, #4]
 8005528:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005538:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	683a      	ldr	r2, [r7, #0]
 8005540:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	2b40      	cmp	r3, #64	; 0x40
 8005548:	d108      	bne.n	800555c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800555a:	e007      	b.n	800556c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	687a      	ldr	r2, [r7, #4]
 800556a:	60da      	str	r2, [r3, #12]
}
 800556c:	bf00      	nop
 800556e:	3714      	adds	r7, #20
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	b2db      	uxtb	r3, r3
 8005586:	3b10      	subs	r3, #16
 8005588:	4a14      	ldr	r2, [pc, #80]	; (80055dc <DMA_CalcBaseAndBitshift+0x64>)
 800558a:	fba2 2303 	umull	r2, r3, r2, r3
 800558e:	091b      	lsrs	r3, r3, #4
 8005590:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005592:	4a13      	ldr	r2, [pc, #76]	; (80055e0 <DMA_CalcBaseAndBitshift+0x68>)
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	4413      	add	r3, r2
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	461a      	mov	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2b03      	cmp	r3, #3
 80055a4:	d909      	bls.n	80055ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80055ae:	f023 0303 	bic.w	r3, r3, #3
 80055b2:	1d1a      	adds	r2, r3, #4
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	659a      	str	r2, [r3, #88]	; 0x58
 80055b8:	e007      	b.n	80055ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80055c2:	f023 0303 	bic.w	r3, r3, #3
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3714      	adds	r7, #20
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	aaaaaaab 	.word	0xaaaaaaab
 80055e0:	080142fc 	.word	0x080142fc

080055e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b085      	sub	sp, #20
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055ec:	2300      	movs	r3, #0
 80055ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	699b      	ldr	r3, [r3, #24]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d11f      	bne.n	800563e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	2b03      	cmp	r3, #3
 8005602:	d855      	bhi.n	80056b0 <DMA_CheckFifoParam+0xcc>
 8005604:	a201      	add	r2, pc, #4	; (adr r2, 800560c <DMA_CheckFifoParam+0x28>)
 8005606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800560a:	bf00      	nop
 800560c:	0800561d 	.word	0x0800561d
 8005610:	0800562f 	.word	0x0800562f
 8005614:	0800561d 	.word	0x0800561d
 8005618:	080056b1 	.word	0x080056b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005620:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d045      	beq.n	80056b4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800562c:	e042      	b.n	80056b4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005632:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005636:	d13f      	bne.n	80056b8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800563c:	e03c      	b.n	80056b8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005646:	d121      	bne.n	800568c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	2b03      	cmp	r3, #3
 800564c:	d836      	bhi.n	80056bc <DMA_CheckFifoParam+0xd8>
 800564e:	a201      	add	r2, pc, #4	; (adr r2, 8005654 <DMA_CheckFifoParam+0x70>)
 8005650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005654:	08005665 	.word	0x08005665
 8005658:	0800566b 	.word	0x0800566b
 800565c:	08005665 	.word	0x08005665
 8005660:	0800567d 	.word	0x0800567d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	73fb      	strb	r3, [r7, #15]
      break;
 8005668:	e02f      	b.n	80056ca <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800566e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d024      	beq.n	80056c0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800567a:	e021      	b.n	80056c0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005680:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005684:	d11e      	bne.n	80056c4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800568a:	e01b      	b.n	80056c4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	2b02      	cmp	r3, #2
 8005690:	d902      	bls.n	8005698 <DMA_CheckFifoParam+0xb4>
 8005692:	2b03      	cmp	r3, #3
 8005694:	d003      	beq.n	800569e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005696:	e018      	b.n	80056ca <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	73fb      	strb	r3, [r7, #15]
      break;
 800569c:	e015      	b.n	80056ca <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00e      	beq.n	80056c8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	73fb      	strb	r3, [r7, #15]
      break;
 80056ae:	e00b      	b.n	80056c8 <DMA_CheckFifoParam+0xe4>
      break;
 80056b0:	bf00      	nop
 80056b2:	e00a      	b.n	80056ca <DMA_CheckFifoParam+0xe6>
      break;
 80056b4:	bf00      	nop
 80056b6:	e008      	b.n	80056ca <DMA_CheckFifoParam+0xe6>
      break;
 80056b8:	bf00      	nop
 80056ba:	e006      	b.n	80056ca <DMA_CheckFifoParam+0xe6>
      break;
 80056bc:	bf00      	nop
 80056be:	e004      	b.n	80056ca <DMA_CheckFifoParam+0xe6>
      break;
 80056c0:	bf00      	nop
 80056c2:	e002      	b.n	80056ca <DMA_CheckFifoParam+0xe6>
      break;   
 80056c4:	bf00      	nop
 80056c6:	e000      	b.n	80056ca <DMA_CheckFifoParam+0xe6>
      break;
 80056c8:	bf00      	nop
    }
  } 
  
  return status; 
 80056ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3714      	adds	r7, #20
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80056d8:	b480      	push	{r7}
 80056da:	b089      	sub	sp, #36	; 0x24
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80056e2:	2300      	movs	r3, #0
 80056e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80056e6:	2300      	movs	r3, #0
 80056e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80056ea:	2300      	movs	r3, #0
 80056ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80056ee:	2300      	movs	r3, #0
 80056f0:	61fb      	str	r3, [r7, #28]
 80056f2:	e177      	b.n	80059e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80056f4:	2201      	movs	r2, #1
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	fa02 f303 	lsl.w	r3, r2, r3
 80056fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	4013      	ands	r3, r2
 8005706:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	429a      	cmp	r2, r3
 800570e:	f040 8166 	bne.w	80059de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d00b      	beq.n	8005732 <HAL_GPIO_Init+0x5a>
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	2b02      	cmp	r3, #2
 8005720:	d007      	beq.n	8005732 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005726:	2b11      	cmp	r3, #17
 8005728:	d003      	beq.n	8005732 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	2b12      	cmp	r3, #18
 8005730:	d130      	bne.n	8005794 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	005b      	lsls	r3, r3, #1
 800573c:	2203      	movs	r2, #3
 800573e:	fa02 f303 	lsl.w	r3, r2, r3
 8005742:	43db      	mvns	r3, r3
 8005744:	69ba      	ldr	r2, [r7, #24]
 8005746:	4013      	ands	r3, r2
 8005748:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	68da      	ldr	r2, [r3, #12]
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	005b      	lsls	r3, r3, #1
 8005752:	fa02 f303 	lsl.w	r3, r2, r3
 8005756:	69ba      	ldr	r2, [r7, #24]
 8005758:	4313      	orrs	r3, r2
 800575a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	69ba      	ldr	r2, [r7, #24]
 8005760:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005768:	2201      	movs	r2, #1
 800576a:	69fb      	ldr	r3, [r7, #28]
 800576c:	fa02 f303 	lsl.w	r3, r2, r3
 8005770:	43db      	mvns	r3, r3
 8005772:	69ba      	ldr	r2, [r7, #24]
 8005774:	4013      	ands	r3, r2
 8005776:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	091b      	lsrs	r3, r3, #4
 800577e:	f003 0201 	and.w	r2, r3, #1
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	fa02 f303 	lsl.w	r3, r2, r3
 8005788:	69ba      	ldr	r2, [r7, #24]
 800578a:	4313      	orrs	r3, r2
 800578c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	69ba      	ldr	r2, [r7, #24]
 8005792:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	2203      	movs	r2, #3
 80057a0:	fa02 f303 	lsl.w	r3, r2, r3
 80057a4:	43db      	mvns	r3, r3
 80057a6:	69ba      	ldr	r2, [r7, #24]
 80057a8:	4013      	ands	r3, r2
 80057aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	689a      	ldr	r2, [r3, #8]
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	005b      	lsls	r3, r3, #1
 80057b4:	fa02 f303 	lsl.w	r3, r2, r3
 80057b8:	69ba      	ldr	r2, [r7, #24]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	69ba      	ldr	r2, [r7, #24]
 80057c2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	2b02      	cmp	r3, #2
 80057ca:	d003      	beq.n	80057d4 <HAL_GPIO_Init+0xfc>
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	2b12      	cmp	r3, #18
 80057d2:	d123      	bne.n	800581c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80057d4:	69fb      	ldr	r3, [r7, #28]
 80057d6:	08da      	lsrs	r2, r3, #3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	3208      	adds	r2, #8
 80057dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80057e2:	69fb      	ldr	r3, [r7, #28]
 80057e4:	f003 0307 	and.w	r3, r3, #7
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	220f      	movs	r2, #15
 80057ec:	fa02 f303 	lsl.w	r3, r2, r3
 80057f0:	43db      	mvns	r3, r3
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	4013      	ands	r3, r2
 80057f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	691a      	ldr	r2, [r3, #16]
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	f003 0307 	and.w	r3, r3, #7
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	fa02 f303 	lsl.w	r3, r2, r3
 8005808:	69ba      	ldr	r2, [r7, #24]
 800580a:	4313      	orrs	r3, r2
 800580c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	08da      	lsrs	r2, r3, #3
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	3208      	adds	r2, #8
 8005816:	69b9      	ldr	r1, [r7, #24]
 8005818:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	005b      	lsls	r3, r3, #1
 8005826:	2203      	movs	r2, #3
 8005828:	fa02 f303 	lsl.w	r3, r2, r3
 800582c:	43db      	mvns	r3, r3
 800582e:	69ba      	ldr	r2, [r7, #24]
 8005830:	4013      	ands	r3, r2
 8005832:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	f003 0203 	and.w	r2, r3, #3
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	005b      	lsls	r3, r3, #1
 8005840:	fa02 f303 	lsl.w	r3, r2, r3
 8005844:	69ba      	ldr	r2, [r7, #24]
 8005846:	4313      	orrs	r3, r2
 8005848:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	69ba      	ldr	r2, [r7, #24]
 800584e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005858:	2b00      	cmp	r3, #0
 800585a:	f000 80c0 	beq.w	80059de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800585e:	2300      	movs	r3, #0
 8005860:	60fb      	str	r3, [r7, #12]
 8005862:	4b65      	ldr	r3, [pc, #404]	; (80059f8 <HAL_GPIO_Init+0x320>)
 8005864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005866:	4a64      	ldr	r2, [pc, #400]	; (80059f8 <HAL_GPIO_Init+0x320>)
 8005868:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800586c:	6453      	str	r3, [r2, #68]	; 0x44
 800586e:	4b62      	ldr	r3, [pc, #392]	; (80059f8 <HAL_GPIO_Init+0x320>)
 8005870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005872:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005876:	60fb      	str	r3, [r7, #12]
 8005878:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800587a:	4a60      	ldr	r2, [pc, #384]	; (80059fc <HAL_GPIO_Init+0x324>)
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	089b      	lsrs	r3, r3, #2
 8005880:	3302      	adds	r3, #2
 8005882:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005886:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	f003 0303 	and.w	r3, r3, #3
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	220f      	movs	r2, #15
 8005892:	fa02 f303 	lsl.w	r3, r2, r3
 8005896:	43db      	mvns	r3, r3
 8005898:	69ba      	ldr	r2, [r7, #24]
 800589a:	4013      	ands	r3, r2
 800589c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a57      	ldr	r2, [pc, #348]	; (8005a00 <HAL_GPIO_Init+0x328>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d037      	beq.n	8005916 <HAL_GPIO_Init+0x23e>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a56      	ldr	r2, [pc, #344]	; (8005a04 <HAL_GPIO_Init+0x32c>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d031      	beq.n	8005912 <HAL_GPIO_Init+0x23a>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	4a55      	ldr	r2, [pc, #340]	; (8005a08 <HAL_GPIO_Init+0x330>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d02b      	beq.n	800590e <HAL_GPIO_Init+0x236>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4a54      	ldr	r2, [pc, #336]	; (8005a0c <HAL_GPIO_Init+0x334>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d025      	beq.n	800590a <HAL_GPIO_Init+0x232>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4a53      	ldr	r2, [pc, #332]	; (8005a10 <HAL_GPIO_Init+0x338>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d01f      	beq.n	8005906 <HAL_GPIO_Init+0x22e>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a52      	ldr	r2, [pc, #328]	; (8005a14 <HAL_GPIO_Init+0x33c>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d019      	beq.n	8005902 <HAL_GPIO_Init+0x22a>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a51      	ldr	r2, [pc, #324]	; (8005a18 <HAL_GPIO_Init+0x340>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d013      	beq.n	80058fe <HAL_GPIO_Init+0x226>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a50      	ldr	r2, [pc, #320]	; (8005a1c <HAL_GPIO_Init+0x344>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d00d      	beq.n	80058fa <HAL_GPIO_Init+0x222>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a4f      	ldr	r2, [pc, #316]	; (8005a20 <HAL_GPIO_Init+0x348>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d007      	beq.n	80058f6 <HAL_GPIO_Init+0x21e>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a4e      	ldr	r2, [pc, #312]	; (8005a24 <HAL_GPIO_Init+0x34c>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d101      	bne.n	80058f2 <HAL_GPIO_Init+0x21a>
 80058ee:	2309      	movs	r3, #9
 80058f0:	e012      	b.n	8005918 <HAL_GPIO_Init+0x240>
 80058f2:	230a      	movs	r3, #10
 80058f4:	e010      	b.n	8005918 <HAL_GPIO_Init+0x240>
 80058f6:	2308      	movs	r3, #8
 80058f8:	e00e      	b.n	8005918 <HAL_GPIO_Init+0x240>
 80058fa:	2307      	movs	r3, #7
 80058fc:	e00c      	b.n	8005918 <HAL_GPIO_Init+0x240>
 80058fe:	2306      	movs	r3, #6
 8005900:	e00a      	b.n	8005918 <HAL_GPIO_Init+0x240>
 8005902:	2305      	movs	r3, #5
 8005904:	e008      	b.n	8005918 <HAL_GPIO_Init+0x240>
 8005906:	2304      	movs	r3, #4
 8005908:	e006      	b.n	8005918 <HAL_GPIO_Init+0x240>
 800590a:	2303      	movs	r3, #3
 800590c:	e004      	b.n	8005918 <HAL_GPIO_Init+0x240>
 800590e:	2302      	movs	r3, #2
 8005910:	e002      	b.n	8005918 <HAL_GPIO_Init+0x240>
 8005912:	2301      	movs	r3, #1
 8005914:	e000      	b.n	8005918 <HAL_GPIO_Init+0x240>
 8005916:	2300      	movs	r3, #0
 8005918:	69fa      	ldr	r2, [r7, #28]
 800591a:	f002 0203 	and.w	r2, r2, #3
 800591e:	0092      	lsls	r2, r2, #2
 8005920:	4093      	lsls	r3, r2
 8005922:	69ba      	ldr	r2, [r7, #24]
 8005924:	4313      	orrs	r3, r2
 8005926:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005928:	4934      	ldr	r1, [pc, #208]	; (80059fc <HAL_GPIO_Init+0x324>)
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	089b      	lsrs	r3, r3, #2
 800592e:	3302      	adds	r3, #2
 8005930:	69ba      	ldr	r2, [r7, #24]
 8005932:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005936:	4b3c      	ldr	r3, [pc, #240]	; (8005a28 <HAL_GPIO_Init+0x350>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	43db      	mvns	r3, r3
 8005940:	69ba      	ldr	r2, [r7, #24]
 8005942:	4013      	ands	r3, r2
 8005944:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d003      	beq.n	800595a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005952:	69ba      	ldr	r2, [r7, #24]
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	4313      	orrs	r3, r2
 8005958:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800595a:	4a33      	ldr	r2, [pc, #204]	; (8005a28 <HAL_GPIO_Init+0x350>)
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005960:	4b31      	ldr	r3, [pc, #196]	; (8005a28 <HAL_GPIO_Init+0x350>)
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	43db      	mvns	r3, r3
 800596a:	69ba      	ldr	r2, [r7, #24]
 800596c:	4013      	ands	r3, r2
 800596e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005978:	2b00      	cmp	r3, #0
 800597a:	d003      	beq.n	8005984 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	4313      	orrs	r3, r2
 8005982:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005984:	4a28      	ldr	r2, [pc, #160]	; (8005a28 <HAL_GPIO_Init+0x350>)
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800598a:	4b27      	ldr	r3, [pc, #156]	; (8005a28 <HAL_GPIO_Init+0x350>)
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	43db      	mvns	r3, r3
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	4013      	ands	r3, r2
 8005998:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d003      	beq.n	80059ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80059a6:	69ba      	ldr	r2, [r7, #24]
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80059ae:	4a1e      	ldr	r2, [pc, #120]	; (8005a28 <HAL_GPIO_Init+0x350>)
 80059b0:	69bb      	ldr	r3, [r7, #24]
 80059b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80059b4:	4b1c      	ldr	r3, [pc, #112]	; (8005a28 <HAL_GPIO_Init+0x350>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	43db      	mvns	r3, r3
 80059be:	69ba      	ldr	r2, [r7, #24]
 80059c0:	4013      	ands	r3, r2
 80059c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d003      	beq.n	80059d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80059d8:	4a13      	ldr	r2, [pc, #76]	; (8005a28 <HAL_GPIO_Init+0x350>)
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	3301      	adds	r3, #1
 80059e2:	61fb      	str	r3, [r7, #28]
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	2b0f      	cmp	r3, #15
 80059e8:	f67f ae84 	bls.w	80056f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80059ec:	bf00      	nop
 80059ee:	3724      	adds	r7, #36	; 0x24
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr
 80059f8:	40023800 	.word	0x40023800
 80059fc:	40013800 	.word	0x40013800
 8005a00:	40020000 	.word	0x40020000
 8005a04:	40020400 	.word	0x40020400
 8005a08:	40020800 	.word	0x40020800
 8005a0c:	40020c00 	.word	0x40020c00
 8005a10:	40021000 	.word	0x40021000
 8005a14:	40021400 	.word	0x40021400
 8005a18:	40021800 	.word	0x40021800
 8005a1c:	40021c00 	.word	0x40021c00
 8005a20:	40022000 	.word	0x40022000
 8005a24:	40022400 	.word	0x40022400
 8005a28:	40013c00 	.word	0x40013c00

08005a2c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	460b      	mov	r3, r1
 8005a36:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	691a      	ldr	r2, [r3, #16]
 8005a3c:	887b      	ldrh	r3, [r7, #2]
 8005a3e:	4013      	ands	r3, r2
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d002      	beq.n	8005a4a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005a44:	2301      	movs	r3, #1
 8005a46:	73fb      	strb	r3, [r7, #15]
 8005a48:	e001      	b.n	8005a4e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3714      	adds	r7, #20
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	460b      	mov	r3, r1
 8005a66:	807b      	strh	r3, [r7, #2]
 8005a68:	4613      	mov	r3, r2
 8005a6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a6c:	787b      	ldrb	r3, [r7, #1]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d003      	beq.n	8005a7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a72:	887a      	ldrh	r2, [r7, #2]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005a78:	e003      	b.n	8005a82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005a7a:	887b      	ldrh	r3, [r7, #2]
 8005a7c:	041a      	lsls	r2, r3, #16
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	619a      	str	r2, [r3, #24]
}
 8005a82:	bf00      	nop
 8005a84:	370c      	adds	r7, #12
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr
	...

08005a90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	4603      	mov	r3, r0
 8005a98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005a9a:	4b08      	ldr	r3, [pc, #32]	; (8005abc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a9c:	695a      	ldr	r2, [r3, #20]
 8005a9e:	88fb      	ldrh	r3, [r7, #6]
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d006      	beq.n	8005ab4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005aa6:	4a05      	ldr	r2, [pc, #20]	; (8005abc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005aa8:	88fb      	ldrh	r3, [r7, #6]
 8005aaa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005aac:	88fb      	ldrh	r3, [r7, #6]
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7fc fdfd 	bl	80026ae <HAL_GPIO_EXTI_Callback>
  }
}
 8005ab4:	bf00      	nop
 8005ab6:	3708      	adds	r7, #8
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	40013c00 	.word	0x40013c00

08005ac0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d101      	bne.n	8005ad2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e11f      	b.n	8005d12 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d106      	bne.n	8005aec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f7fd fe5a 	bl	80037a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2224      	movs	r2, #36	; 0x24
 8005af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f022 0201 	bic.w	r2, r2, #1
 8005b02:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b12:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005b24:	f000 fe24 	bl	8006770 <HAL_RCC_GetPCLK1Freq>
 8005b28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	4a7b      	ldr	r2, [pc, #492]	; (8005d1c <HAL_I2C_Init+0x25c>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d807      	bhi.n	8005b44 <HAL_I2C_Init+0x84>
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	4a7a      	ldr	r2, [pc, #488]	; (8005d20 <HAL_I2C_Init+0x260>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	bf94      	ite	ls
 8005b3c:	2301      	movls	r3, #1
 8005b3e:	2300      	movhi	r3, #0
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	e006      	b.n	8005b52 <HAL_I2C_Init+0x92>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	4a77      	ldr	r2, [pc, #476]	; (8005d24 <HAL_I2C_Init+0x264>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	bf94      	ite	ls
 8005b4c:	2301      	movls	r3, #1
 8005b4e:	2300      	movhi	r3, #0
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d001      	beq.n	8005b5a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e0db      	b.n	8005d12 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	4a72      	ldr	r2, [pc, #456]	; (8005d28 <HAL_I2C_Init+0x268>)
 8005b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b62:	0c9b      	lsrs	r3, r3, #18
 8005b64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68ba      	ldr	r2, [r7, #8]
 8005b76:	430a      	orrs	r2, r1
 8005b78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	6a1b      	ldr	r3, [r3, #32]
 8005b80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	4a64      	ldr	r2, [pc, #400]	; (8005d1c <HAL_I2C_Init+0x25c>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d802      	bhi.n	8005b94 <HAL_I2C_Init+0xd4>
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	3301      	adds	r3, #1
 8005b92:	e009      	b.n	8005ba8 <HAL_I2C_Init+0xe8>
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005b9a:	fb02 f303 	mul.w	r3, r2, r3
 8005b9e:	4a63      	ldr	r2, [pc, #396]	; (8005d2c <HAL_I2C_Init+0x26c>)
 8005ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ba4:	099b      	lsrs	r3, r3, #6
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	6812      	ldr	r2, [r2, #0]
 8005bac:	430b      	orrs	r3, r1
 8005bae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	69db      	ldr	r3, [r3, #28]
 8005bb6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005bba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	4956      	ldr	r1, [pc, #344]	; (8005d1c <HAL_I2C_Init+0x25c>)
 8005bc4:	428b      	cmp	r3, r1
 8005bc6:	d80d      	bhi.n	8005be4 <HAL_I2C_Init+0x124>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	1e59      	subs	r1, r3, #1
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	005b      	lsls	r3, r3, #1
 8005bd2:	fbb1 f3f3 	udiv	r3, r1, r3
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bdc:	2b04      	cmp	r3, #4
 8005bde:	bf38      	it	cc
 8005be0:	2304      	movcc	r3, #4
 8005be2:	e04f      	b.n	8005c84 <HAL_I2C_Init+0x1c4>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d111      	bne.n	8005c10 <HAL_I2C_Init+0x150>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	1e58      	subs	r0, r3, #1
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6859      	ldr	r1, [r3, #4]
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	005b      	lsls	r3, r3, #1
 8005bf8:	440b      	add	r3, r1
 8005bfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bfe:	3301      	adds	r3, #1
 8005c00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	bf0c      	ite	eq
 8005c08:	2301      	moveq	r3, #1
 8005c0a:	2300      	movne	r3, #0
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	e012      	b.n	8005c36 <HAL_I2C_Init+0x176>
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	1e58      	subs	r0, r3, #1
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6859      	ldr	r1, [r3, #4]
 8005c18:	460b      	mov	r3, r1
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	440b      	add	r3, r1
 8005c1e:	0099      	lsls	r1, r3, #2
 8005c20:	440b      	add	r3, r1
 8005c22:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c26:	3301      	adds	r3, #1
 8005c28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	bf0c      	ite	eq
 8005c30:	2301      	moveq	r3, #1
 8005c32:	2300      	movne	r3, #0
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d001      	beq.n	8005c3e <HAL_I2C_Init+0x17e>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e022      	b.n	8005c84 <HAL_I2C_Init+0x1c4>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d10e      	bne.n	8005c64 <HAL_I2C_Init+0x1a4>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	1e58      	subs	r0, r3, #1
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6859      	ldr	r1, [r3, #4]
 8005c4e:	460b      	mov	r3, r1
 8005c50:	005b      	lsls	r3, r3, #1
 8005c52:	440b      	add	r3, r1
 8005c54:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c58:	3301      	adds	r3, #1
 8005c5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c62:	e00f      	b.n	8005c84 <HAL_I2C_Init+0x1c4>
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	1e58      	subs	r0, r3, #1
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6859      	ldr	r1, [r3, #4]
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	440b      	add	r3, r1
 8005c72:	0099      	lsls	r1, r3, #2
 8005c74:	440b      	add	r3, r1
 8005c76:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005c84:	6879      	ldr	r1, [r7, #4]
 8005c86:	6809      	ldr	r1, [r1, #0]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	69da      	ldr	r2, [r3, #28]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a1b      	ldr	r3, [r3, #32]
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	430a      	orrs	r2, r1
 8005ca6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005cb2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	6911      	ldr	r1, [r2, #16]
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	68d2      	ldr	r2, [r2, #12]
 8005cbe:	4311      	orrs	r1, r2
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	6812      	ldr	r2, [r2, #0]
 8005cc4:	430b      	orrs	r3, r1
 8005cc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	695a      	ldr	r2, [r3, #20]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	431a      	orrs	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f042 0201 	orr.w	r2, r2, #1
 8005cf2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2220      	movs	r2, #32
 8005cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005d10:	2300      	movs	r3, #0
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3710      	adds	r7, #16
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	000186a0 	.word	0x000186a0
 8005d20:	001e847f 	.word	0x001e847f
 8005d24:	003d08ff 	.word	0x003d08ff
 8005d28:	431bde83 	.word	0x431bde83
 8005d2c:	10624dd3 	.word	0x10624dd3

08005d30 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b088      	sub	sp, #32
 8005d34:	af02      	add	r7, sp, #8
 8005d36:	60f8      	str	r0, [r7, #12]
 8005d38:	607a      	str	r2, [r7, #4]
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	817b      	strh	r3, [r7, #10]
 8005d40:	4613      	mov	r3, r2
 8005d42:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d44:	f7fe fbe8 	bl	8004518 <HAL_GetTick>
 8005d48:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	2b20      	cmp	r3, #32
 8005d54:	f040 80e0 	bne.w	8005f18 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	9300      	str	r3, [sp, #0]
 8005d5c:	2319      	movs	r3, #25
 8005d5e:	2201      	movs	r2, #1
 8005d60:	4970      	ldr	r1, [pc, #448]	; (8005f24 <HAL_I2C_Master_Transmit+0x1f4>)
 8005d62:	68f8      	ldr	r0, [r7, #12]
 8005d64:	f000 f964 	bl	8006030 <I2C_WaitOnFlagUntilTimeout>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d001      	beq.n	8005d72 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005d6e:	2302      	movs	r3, #2
 8005d70:	e0d3      	b.n	8005f1a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d101      	bne.n	8005d80 <HAL_I2C_Master_Transmit+0x50>
 8005d7c:	2302      	movs	r3, #2
 8005d7e:	e0cc      	b.n	8005f1a <HAL_I2C_Master_Transmit+0x1ea>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d007      	beq.n	8005da6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f042 0201 	orr.w	r2, r2, #1
 8005da4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005db4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2221      	movs	r2, #33	; 0x21
 8005dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2210      	movs	r2, #16
 8005dc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	893a      	ldrh	r2, [r7, #8]
 8005dd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ddc:	b29a      	uxth	r2, r3
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	4a50      	ldr	r2, [pc, #320]	; (8005f28 <HAL_I2C_Master_Transmit+0x1f8>)
 8005de6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005de8:	8979      	ldrh	r1, [r7, #10]
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	6a3a      	ldr	r2, [r7, #32]
 8005dee:	68f8      	ldr	r0, [r7, #12]
 8005df0:	f000 f89c 	bl	8005f2c <I2C_MasterRequestWrite>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d001      	beq.n	8005dfe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e08d      	b.n	8005f1a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dfe:	2300      	movs	r3, #0
 8005e00:	613b      	str	r3, [r7, #16]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	695b      	ldr	r3, [r3, #20]
 8005e08:	613b      	str	r3, [r7, #16]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	613b      	str	r3, [r7, #16]
 8005e12:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005e14:	e066      	b.n	8005ee4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e16:	697a      	ldr	r2, [r7, #20]
 8005e18:	6a39      	ldr	r1, [r7, #32]
 8005e1a:	68f8      	ldr	r0, [r7, #12]
 8005e1c:	f000 f9de 	bl	80061dc <I2C_WaitOnTXEFlagUntilTimeout>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d00d      	beq.n	8005e42 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2a:	2b04      	cmp	r3, #4
 8005e2c:	d107      	bne.n	8005e3e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e3c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e06b      	b.n	8005f1a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e46:	781a      	ldrb	r2, [r3, #0]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e52:	1c5a      	adds	r2, r3, #1
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	b29a      	uxth	r2, r3
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	b29a      	uxth	r2, r3
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	695b      	ldr	r3, [r3, #20]
 8005e78:	f003 0304 	and.w	r3, r3, #4
 8005e7c:	2b04      	cmp	r3, #4
 8005e7e:	d11b      	bne.n	8005eb8 <HAL_I2C_Master_Transmit+0x188>
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d017      	beq.n	8005eb8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e8c:	781a      	ldrb	r2, [r3, #0]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e98:	1c5a      	adds	r2, r3, #1
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	3b01      	subs	r3, #1
 8005ea6:	b29a      	uxth	r2, r3
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eb0:	3b01      	subs	r3, #1
 8005eb2:	b29a      	uxth	r2, r3
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005eb8:	697a      	ldr	r2, [r7, #20]
 8005eba:	6a39      	ldr	r1, [r7, #32]
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 f9ce 	bl	800625e <I2C_WaitOnBTFFlagUntilTimeout>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00d      	beq.n	8005ee4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ecc:	2b04      	cmp	r3, #4
 8005ece:	d107      	bne.n	8005ee0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ede:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e01a      	b.n	8005f1a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d194      	bne.n	8005e16 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005efa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2220      	movs	r2, #32
 8005f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2200      	movs	r2, #0
 8005f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005f14:	2300      	movs	r3, #0
 8005f16:	e000      	b.n	8005f1a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005f18:	2302      	movs	r3, #2
  }
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3718      	adds	r7, #24
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	00100002 	.word	0x00100002
 8005f28:	ffff0000 	.word	0xffff0000

08005f2c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b088      	sub	sp, #32
 8005f30:	af02      	add	r7, sp, #8
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	607a      	str	r2, [r7, #4]
 8005f36:	603b      	str	r3, [r7, #0]
 8005f38:	460b      	mov	r3, r1
 8005f3a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f40:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	2b08      	cmp	r3, #8
 8005f46:	d006      	beq.n	8005f56 <I2C_MasterRequestWrite+0x2a>
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d003      	beq.n	8005f56 <I2C_MasterRequestWrite+0x2a>
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005f54:	d108      	bne.n	8005f68 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f64:	601a      	str	r2, [r3, #0]
 8005f66:	e00b      	b.n	8005f80 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f6c:	2b12      	cmp	r3, #18
 8005f6e:	d107      	bne.n	8005f80 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f7e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	9300      	str	r3, [sp, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2200      	movs	r2, #0
 8005f88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f8c:	68f8      	ldr	r0, [r7, #12]
 8005f8e:	f000 f84f 	bl	8006030 <I2C_WaitOnFlagUntilTimeout>
 8005f92:	4603      	mov	r3, r0
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00d      	beq.n	8005fb4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fa6:	d103      	bne.n	8005fb0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005fae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005fb0:	2303      	movs	r3, #3
 8005fb2:	e035      	b.n	8006020 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005fbc:	d108      	bne.n	8005fd0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005fbe:	897b      	ldrh	r3, [r7, #10]
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005fcc:	611a      	str	r2, [r3, #16]
 8005fce:	e01b      	b.n	8006008 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005fd0:	897b      	ldrh	r3, [r7, #10]
 8005fd2:	11db      	asrs	r3, r3, #7
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	f003 0306 	and.w	r3, r3, #6
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	f063 030f 	orn	r3, r3, #15
 8005fe0:	b2da      	uxtb	r2, r3
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	490e      	ldr	r1, [pc, #56]	; (8006028 <I2C_MasterRequestWrite+0xfc>)
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f000 f875 	bl	80060de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e010      	b.n	8006020 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005ffe:	897b      	ldrh	r3, [r7, #10]
 8006000:	b2da      	uxtb	r2, r3
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	4907      	ldr	r1, [pc, #28]	; (800602c <I2C_MasterRequestWrite+0x100>)
 800600e:	68f8      	ldr	r0, [r7, #12]
 8006010:	f000 f865 	bl	80060de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d001      	beq.n	800601e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e000      	b.n	8006020 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	3718      	adds	r7, #24
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	00010008 	.word	0x00010008
 800602c:	00010002 	.word	0x00010002

08006030 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	603b      	str	r3, [r7, #0]
 800603c:	4613      	mov	r3, r2
 800603e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006040:	e025      	b.n	800608e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006048:	d021      	beq.n	800608e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800604a:	f7fe fa65 	bl	8004518 <HAL_GetTick>
 800604e:	4602      	mov	r2, r0
 8006050:	69bb      	ldr	r3, [r7, #24]
 8006052:	1ad3      	subs	r3, r2, r3
 8006054:	683a      	ldr	r2, [r7, #0]
 8006056:	429a      	cmp	r2, r3
 8006058:	d302      	bcc.n	8006060 <I2C_WaitOnFlagUntilTimeout+0x30>
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d116      	bne.n	800608e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2200      	movs	r2, #0
 8006064:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2220      	movs	r2, #32
 800606a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800607a:	f043 0220 	orr.w	r2, r3, #32
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e023      	b.n	80060d6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	0c1b      	lsrs	r3, r3, #16
 8006092:	b2db      	uxtb	r3, r3
 8006094:	2b01      	cmp	r3, #1
 8006096:	d10d      	bne.n	80060b4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	695b      	ldr	r3, [r3, #20]
 800609e:	43da      	mvns	r2, r3
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	4013      	ands	r3, r2
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	bf0c      	ite	eq
 80060aa:	2301      	moveq	r3, #1
 80060ac:	2300      	movne	r3, #0
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	461a      	mov	r2, r3
 80060b2:	e00c      	b.n	80060ce <I2C_WaitOnFlagUntilTimeout+0x9e>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	43da      	mvns	r2, r3
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	4013      	ands	r3, r2
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	bf0c      	ite	eq
 80060c6:	2301      	moveq	r3, #1
 80060c8:	2300      	movne	r3, #0
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	461a      	mov	r2, r3
 80060ce:	79fb      	ldrb	r3, [r7, #7]
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d0b6      	beq.n	8006042 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}

080060de <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80060de:	b580      	push	{r7, lr}
 80060e0:	b084      	sub	sp, #16
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	60f8      	str	r0, [r7, #12]
 80060e6:	60b9      	str	r1, [r7, #8]
 80060e8:	607a      	str	r2, [r7, #4]
 80060ea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060ec:	e051      	b.n	8006192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060fc:	d123      	bne.n	8006146 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800610c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006116:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2200      	movs	r2, #0
 800611c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2220      	movs	r2, #32
 8006122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006132:	f043 0204 	orr.w	r2, r3, #4
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e046      	b.n	80061d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800614c:	d021      	beq.n	8006192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800614e:	f7fe f9e3 	bl	8004518 <HAL_GetTick>
 8006152:	4602      	mov	r2, r0
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	429a      	cmp	r2, r3
 800615c:	d302      	bcc.n	8006164 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d116      	bne.n	8006192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2220      	movs	r2, #32
 800616e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617e:	f043 0220 	orr.w	r2, r3, #32
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2200      	movs	r2, #0
 800618a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e020      	b.n	80061d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	0c1b      	lsrs	r3, r3, #16
 8006196:	b2db      	uxtb	r3, r3
 8006198:	2b01      	cmp	r3, #1
 800619a:	d10c      	bne.n	80061b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	695b      	ldr	r3, [r3, #20]
 80061a2:	43da      	mvns	r2, r3
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	4013      	ands	r3, r2
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	bf14      	ite	ne
 80061ae:	2301      	movne	r3, #1
 80061b0:	2300      	moveq	r3, #0
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	e00b      	b.n	80061ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	699b      	ldr	r3, [r3, #24]
 80061bc:	43da      	mvns	r2, r3
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	4013      	ands	r3, r2
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	bf14      	ite	ne
 80061c8:	2301      	movne	r3, #1
 80061ca:	2300      	moveq	r3, #0
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d18d      	bne.n	80060ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80061d2:	2300      	movs	r3, #0
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3710      	adds	r7, #16
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	60f8      	str	r0, [r7, #12]
 80061e4:	60b9      	str	r1, [r7, #8]
 80061e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061e8:	e02d      	b.n	8006246 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80061ea:	68f8      	ldr	r0, [r7, #12]
 80061ec:	f000 f878 	bl	80062e0 <I2C_IsAcknowledgeFailed>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d001      	beq.n	80061fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e02d      	b.n	8006256 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006200:	d021      	beq.n	8006246 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006202:	f7fe f989 	bl	8004518 <HAL_GetTick>
 8006206:	4602      	mov	r2, r0
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	68ba      	ldr	r2, [r7, #8]
 800620e:	429a      	cmp	r2, r3
 8006210:	d302      	bcc.n	8006218 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d116      	bne.n	8006246 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2200      	movs	r2, #0
 800621c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2220      	movs	r2, #32
 8006222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006232:	f043 0220 	orr.w	r2, r3, #32
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e007      	b.n	8006256 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	695b      	ldr	r3, [r3, #20]
 800624c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006250:	2b80      	cmp	r3, #128	; 0x80
 8006252:	d1ca      	bne.n	80061ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}

0800625e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800625e:	b580      	push	{r7, lr}
 8006260:	b084      	sub	sp, #16
 8006262:	af00      	add	r7, sp, #0
 8006264:	60f8      	str	r0, [r7, #12]
 8006266:	60b9      	str	r1, [r7, #8]
 8006268:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800626a:	e02d      	b.n	80062c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f000 f837 	bl	80062e0 <I2C_IsAcknowledgeFailed>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d001      	beq.n	800627c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e02d      	b.n	80062d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006282:	d021      	beq.n	80062c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006284:	f7fe f948 	bl	8004518 <HAL_GetTick>
 8006288:	4602      	mov	r2, r0
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	68ba      	ldr	r2, [r7, #8]
 8006290:	429a      	cmp	r2, r3
 8006292:	d302      	bcc.n	800629a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d116      	bne.n	80062c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2200      	movs	r2, #0
 800629e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2220      	movs	r2, #32
 80062a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b4:	f043 0220 	orr.w	r2, r3, #32
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2200      	movs	r2, #0
 80062c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e007      	b.n	80062d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	f003 0304 	and.w	r3, r3, #4
 80062d2:	2b04      	cmp	r3, #4
 80062d4:	d1ca      	bne.n	800626c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3710      	adds	r7, #16
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}

080062e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	695b      	ldr	r3, [r3, #20]
 80062ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062f6:	d11b      	bne.n	8006330 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006300:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2220      	movs	r2, #32
 800630c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631c:	f043 0204 	orr.w	r2, r3, #4
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e000      	b.n	8006332 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006330:	2300      	movs	r3, #0
}
 8006332:	4618      	mov	r0, r3
 8006334:	370c      	adds	r7, #12
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
	...

08006340 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006346:	2300      	movs	r3, #0
 8006348:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800634a:	2300      	movs	r3, #0
 800634c:	603b      	str	r3, [r7, #0]
 800634e:	4b20      	ldr	r3, [pc, #128]	; (80063d0 <HAL_PWREx_EnableOverDrive+0x90>)
 8006350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006352:	4a1f      	ldr	r2, [pc, #124]	; (80063d0 <HAL_PWREx_EnableOverDrive+0x90>)
 8006354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006358:	6413      	str	r3, [r2, #64]	; 0x40
 800635a:	4b1d      	ldr	r3, [pc, #116]	; (80063d0 <HAL_PWREx_EnableOverDrive+0x90>)
 800635c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800635e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006362:	603b      	str	r3, [r7, #0]
 8006364:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006366:	4b1b      	ldr	r3, [pc, #108]	; (80063d4 <HAL_PWREx_EnableOverDrive+0x94>)
 8006368:	2201      	movs	r2, #1
 800636a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800636c:	f7fe f8d4 	bl	8004518 <HAL_GetTick>
 8006370:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006372:	e009      	b.n	8006388 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006374:	f7fe f8d0 	bl	8004518 <HAL_GetTick>
 8006378:	4602      	mov	r2, r0
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	1ad3      	subs	r3, r2, r3
 800637e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006382:	d901      	bls.n	8006388 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e01f      	b.n	80063c8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006388:	4b13      	ldr	r3, [pc, #76]	; (80063d8 <HAL_PWREx_EnableOverDrive+0x98>)
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006390:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006394:	d1ee      	bne.n	8006374 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006396:	4b11      	ldr	r3, [pc, #68]	; (80063dc <HAL_PWREx_EnableOverDrive+0x9c>)
 8006398:	2201      	movs	r2, #1
 800639a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800639c:	f7fe f8bc 	bl	8004518 <HAL_GetTick>
 80063a0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80063a2:	e009      	b.n	80063b8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80063a4:	f7fe f8b8 	bl	8004518 <HAL_GetTick>
 80063a8:	4602      	mov	r2, r0
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063b2:	d901      	bls.n	80063b8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	e007      	b.n	80063c8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80063b8:	4b07      	ldr	r3, [pc, #28]	; (80063d8 <HAL_PWREx_EnableOverDrive+0x98>)
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80063c4:	d1ee      	bne.n	80063a4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80063c6:	2300      	movs	r3, #0
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3708      	adds	r7, #8
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	40023800 	.word	0x40023800
 80063d4:	420e0040 	.word	0x420e0040
 80063d8:	40007000 	.word	0x40007000
 80063dc:	420e0044 	.word	0x420e0044

080063e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d101      	bne.n	80063f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e0cc      	b.n	800658e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80063f4:	4b68      	ldr	r3, [pc, #416]	; (8006598 <HAL_RCC_ClockConfig+0x1b8>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f003 030f 	and.w	r3, r3, #15
 80063fc:	683a      	ldr	r2, [r7, #0]
 80063fe:	429a      	cmp	r2, r3
 8006400:	d90c      	bls.n	800641c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006402:	4b65      	ldr	r3, [pc, #404]	; (8006598 <HAL_RCC_ClockConfig+0x1b8>)
 8006404:	683a      	ldr	r2, [r7, #0]
 8006406:	b2d2      	uxtb	r2, r2
 8006408:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800640a:	4b63      	ldr	r3, [pc, #396]	; (8006598 <HAL_RCC_ClockConfig+0x1b8>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f003 030f 	and.w	r3, r3, #15
 8006412:	683a      	ldr	r2, [r7, #0]
 8006414:	429a      	cmp	r2, r3
 8006416:	d001      	beq.n	800641c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e0b8      	b.n	800658e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f003 0302 	and.w	r3, r3, #2
 8006424:	2b00      	cmp	r3, #0
 8006426:	d020      	beq.n	800646a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0304 	and.w	r3, r3, #4
 8006430:	2b00      	cmp	r3, #0
 8006432:	d005      	beq.n	8006440 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006434:	4b59      	ldr	r3, [pc, #356]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	4a58      	ldr	r2, [pc, #352]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 800643a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800643e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f003 0308 	and.w	r3, r3, #8
 8006448:	2b00      	cmp	r3, #0
 800644a:	d005      	beq.n	8006458 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800644c:	4b53      	ldr	r3, [pc, #332]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	4a52      	ldr	r2, [pc, #328]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 8006452:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006456:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006458:	4b50      	ldr	r3, [pc, #320]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	494d      	ldr	r1, [pc, #308]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 8006466:	4313      	orrs	r3, r2
 8006468:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 0301 	and.w	r3, r3, #1
 8006472:	2b00      	cmp	r3, #0
 8006474:	d044      	beq.n	8006500 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	2b01      	cmp	r3, #1
 800647c:	d107      	bne.n	800648e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800647e:	4b47      	ldr	r3, [pc, #284]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006486:	2b00      	cmp	r3, #0
 8006488:	d119      	bne.n	80064be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	e07f      	b.n	800658e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	2b02      	cmp	r3, #2
 8006494:	d003      	beq.n	800649e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800649a:	2b03      	cmp	r3, #3
 800649c:	d107      	bne.n	80064ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800649e:	4b3f      	ldr	r3, [pc, #252]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d109      	bne.n	80064be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e06f      	b.n	800658e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064ae:	4b3b      	ldr	r3, [pc, #236]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f003 0302 	and.w	r3, r3, #2
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d101      	bne.n	80064be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	e067      	b.n	800658e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80064be:	4b37      	ldr	r3, [pc, #220]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	f023 0203 	bic.w	r2, r3, #3
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	4934      	ldr	r1, [pc, #208]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 80064cc:	4313      	orrs	r3, r2
 80064ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80064d0:	f7fe f822 	bl	8004518 <HAL_GetTick>
 80064d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064d6:	e00a      	b.n	80064ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064d8:	f7fe f81e 	bl	8004518 <HAL_GetTick>
 80064dc:	4602      	mov	r2, r0
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d901      	bls.n	80064ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	e04f      	b.n	800658e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064ee:	4b2b      	ldr	r3, [pc, #172]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	f003 020c 	and.w	r2, r3, #12
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d1eb      	bne.n	80064d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006500:	4b25      	ldr	r3, [pc, #148]	; (8006598 <HAL_RCC_ClockConfig+0x1b8>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 030f 	and.w	r3, r3, #15
 8006508:	683a      	ldr	r2, [r7, #0]
 800650a:	429a      	cmp	r2, r3
 800650c:	d20c      	bcs.n	8006528 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800650e:	4b22      	ldr	r3, [pc, #136]	; (8006598 <HAL_RCC_ClockConfig+0x1b8>)
 8006510:	683a      	ldr	r2, [r7, #0]
 8006512:	b2d2      	uxtb	r2, r2
 8006514:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006516:	4b20      	ldr	r3, [pc, #128]	; (8006598 <HAL_RCC_ClockConfig+0x1b8>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f003 030f 	and.w	r3, r3, #15
 800651e:	683a      	ldr	r2, [r7, #0]
 8006520:	429a      	cmp	r2, r3
 8006522:	d001      	beq.n	8006528 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e032      	b.n	800658e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f003 0304 	and.w	r3, r3, #4
 8006530:	2b00      	cmp	r3, #0
 8006532:	d008      	beq.n	8006546 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006534:	4b19      	ldr	r3, [pc, #100]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	4916      	ldr	r1, [pc, #88]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 8006542:	4313      	orrs	r3, r2
 8006544:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 0308 	and.w	r3, r3, #8
 800654e:	2b00      	cmp	r3, #0
 8006550:	d009      	beq.n	8006566 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006552:	4b12      	ldr	r3, [pc, #72]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	00db      	lsls	r3, r3, #3
 8006560:	490e      	ldr	r1, [pc, #56]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 8006562:	4313      	orrs	r3, r2
 8006564:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006566:	f000 f821 	bl	80065ac <HAL_RCC_GetSysClockFreq>
 800656a:	4601      	mov	r1, r0
 800656c:	4b0b      	ldr	r3, [pc, #44]	; (800659c <HAL_RCC_ClockConfig+0x1bc>)
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	091b      	lsrs	r3, r3, #4
 8006572:	f003 030f 	and.w	r3, r3, #15
 8006576:	4a0a      	ldr	r2, [pc, #40]	; (80065a0 <HAL_RCC_ClockConfig+0x1c0>)
 8006578:	5cd3      	ldrb	r3, [r2, r3]
 800657a:	fa21 f303 	lsr.w	r3, r1, r3
 800657e:	4a09      	ldr	r2, [pc, #36]	; (80065a4 <HAL_RCC_ClockConfig+0x1c4>)
 8006580:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006582:	4b09      	ldr	r3, [pc, #36]	; (80065a8 <HAL_RCC_ClockConfig+0x1c8>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4618      	mov	r0, r3
 8006588:	f7fd ff82 	bl	8004490 <HAL_InitTick>

  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3710      	adds	r7, #16
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	40023c00 	.word	0x40023c00
 800659c:	40023800 	.word	0x40023800
 80065a0:	080142e4 	.word	0x080142e4
 80065a4:	20000000 	.word	0x20000000
 80065a8:	20000004 	.word	0x20000004

080065ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065ae:	b085      	sub	sp, #20
 80065b0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80065b2:	2300      	movs	r3, #0
 80065b4:	607b      	str	r3, [r7, #4]
 80065b6:	2300      	movs	r3, #0
 80065b8:	60fb      	str	r3, [r7, #12]
 80065ba:	2300      	movs	r3, #0
 80065bc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80065be:	2300      	movs	r3, #0
 80065c0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80065c2:	4b63      	ldr	r3, [pc, #396]	; (8006750 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	f003 030c 	and.w	r3, r3, #12
 80065ca:	2b04      	cmp	r3, #4
 80065cc:	d007      	beq.n	80065de <HAL_RCC_GetSysClockFreq+0x32>
 80065ce:	2b08      	cmp	r3, #8
 80065d0:	d008      	beq.n	80065e4 <HAL_RCC_GetSysClockFreq+0x38>
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f040 80b4 	bne.w	8006740 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80065d8:	4b5e      	ldr	r3, [pc, #376]	; (8006754 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80065da:	60bb      	str	r3, [r7, #8]
       break;
 80065dc:	e0b3      	b.n	8006746 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80065de:	4b5d      	ldr	r3, [pc, #372]	; (8006754 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80065e0:	60bb      	str	r3, [r7, #8]
      break;
 80065e2:	e0b0      	b.n	8006746 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80065e4:	4b5a      	ldr	r3, [pc, #360]	; (8006750 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80065ec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80065ee:	4b58      	ldr	r3, [pc, #352]	; (8006750 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d04a      	beq.n	8006690 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065fa:	4b55      	ldr	r3, [pc, #340]	; (8006750 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	099b      	lsrs	r3, r3, #6
 8006600:	f04f 0400 	mov.w	r4, #0
 8006604:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006608:	f04f 0200 	mov.w	r2, #0
 800660c:	ea03 0501 	and.w	r5, r3, r1
 8006610:	ea04 0602 	and.w	r6, r4, r2
 8006614:	4629      	mov	r1, r5
 8006616:	4632      	mov	r2, r6
 8006618:	f04f 0300 	mov.w	r3, #0
 800661c:	f04f 0400 	mov.w	r4, #0
 8006620:	0154      	lsls	r4, r2, #5
 8006622:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006626:	014b      	lsls	r3, r1, #5
 8006628:	4619      	mov	r1, r3
 800662a:	4622      	mov	r2, r4
 800662c:	1b49      	subs	r1, r1, r5
 800662e:	eb62 0206 	sbc.w	r2, r2, r6
 8006632:	f04f 0300 	mov.w	r3, #0
 8006636:	f04f 0400 	mov.w	r4, #0
 800663a:	0194      	lsls	r4, r2, #6
 800663c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006640:	018b      	lsls	r3, r1, #6
 8006642:	1a5b      	subs	r3, r3, r1
 8006644:	eb64 0402 	sbc.w	r4, r4, r2
 8006648:	f04f 0100 	mov.w	r1, #0
 800664c:	f04f 0200 	mov.w	r2, #0
 8006650:	00e2      	lsls	r2, r4, #3
 8006652:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006656:	00d9      	lsls	r1, r3, #3
 8006658:	460b      	mov	r3, r1
 800665a:	4614      	mov	r4, r2
 800665c:	195b      	adds	r3, r3, r5
 800665e:	eb44 0406 	adc.w	r4, r4, r6
 8006662:	f04f 0100 	mov.w	r1, #0
 8006666:	f04f 0200 	mov.w	r2, #0
 800666a:	02a2      	lsls	r2, r4, #10
 800666c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006670:	0299      	lsls	r1, r3, #10
 8006672:	460b      	mov	r3, r1
 8006674:	4614      	mov	r4, r2
 8006676:	4618      	mov	r0, r3
 8006678:	4621      	mov	r1, r4
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f04f 0400 	mov.w	r4, #0
 8006680:	461a      	mov	r2, r3
 8006682:	4623      	mov	r3, r4
 8006684:	f7fa fb18 	bl	8000cb8 <__aeabi_uldivmod>
 8006688:	4603      	mov	r3, r0
 800668a:	460c      	mov	r4, r1
 800668c:	60fb      	str	r3, [r7, #12]
 800668e:	e049      	b.n	8006724 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006690:	4b2f      	ldr	r3, [pc, #188]	; (8006750 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	099b      	lsrs	r3, r3, #6
 8006696:	f04f 0400 	mov.w	r4, #0
 800669a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800669e:	f04f 0200 	mov.w	r2, #0
 80066a2:	ea03 0501 	and.w	r5, r3, r1
 80066a6:	ea04 0602 	and.w	r6, r4, r2
 80066aa:	4629      	mov	r1, r5
 80066ac:	4632      	mov	r2, r6
 80066ae:	f04f 0300 	mov.w	r3, #0
 80066b2:	f04f 0400 	mov.w	r4, #0
 80066b6:	0154      	lsls	r4, r2, #5
 80066b8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80066bc:	014b      	lsls	r3, r1, #5
 80066be:	4619      	mov	r1, r3
 80066c0:	4622      	mov	r2, r4
 80066c2:	1b49      	subs	r1, r1, r5
 80066c4:	eb62 0206 	sbc.w	r2, r2, r6
 80066c8:	f04f 0300 	mov.w	r3, #0
 80066cc:	f04f 0400 	mov.w	r4, #0
 80066d0:	0194      	lsls	r4, r2, #6
 80066d2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80066d6:	018b      	lsls	r3, r1, #6
 80066d8:	1a5b      	subs	r3, r3, r1
 80066da:	eb64 0402 	sbc.w	r4, r4, r2
 80066de:	f04f 0100 	mov.w	r1, #0
 80066e2:	f04f 0200 	mov.w	r2, #0
 80066e6:	00e2      	lsls	r2, r4, #3
 80066e8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80066ec:	00d9      	lsls	r1, r3, #3
 80066ee:	460b      	mov	r3, r1
 80066f0:	4614      	mov	r4, r2
 80066f2:	195b      	adds	r3, r3, r5
 80066f4:	eb44 0406 	adc.w	r4, r4, r6
 80066f8:	f04f 0100 	mov.w	r1, #0
 80066fc:	f04f 0200 	mov.w	r2, #0
 8006700:	02a2      	lsls	r2, r4, #10
 8006702:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006706:	0299      	lsls	r1, r3, #10
 8006708:	460b      	mov	r3, r1
 800670a:	4614      	mov	r4, r2
 800670c:	4618      	mov	r0, r3
 800670e:	4621      	mov	r1, r4
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f04f 0400 	mov.w	r4, #0
 8006716:	461a      	mov	r2, r3
 8006718:	4623      	mov	r3, r4
 800671a:	f7fa facd 	bl	8000cb8 <__aeabi_uldivmod>
 800671e:	4603      	mov	r3, r0
 8006720:	460c      	mov	r4, r1
 8006722:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006724:	4b0a      	ldr	r3, [pc, #40]	; (8006750 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	0c1b      	lsrs	r3, r3, #16
 800672a:	f003 0303 	and.w	r3, r3, #3
 800672e:	3301      	adds	r3, #1
 8006730:	005b      	lsls	r3, r3, #1
 8006732:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	fbb2 f3f3 	udiv	r3, r2, r3
 800673c:	60bb      	str	r3, [r7, #8]
      break;
 800673e:	e002      	b.n	8006746 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006740:	4b04      	ldr	r3, [pc, #16]	; (8006754 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006742:	60bb      	str	r3, [r7, #8]
      break;
 8006744:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006746:	68bb      	ldr	r3, [r7, #8]
}
 8006748:	4618      	mov	r0, r3
 800674a:	3714      	adds	r7, #20
 800674c:	46bd      	mov	sp, r7
 800674e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006750:	40023800 	.word	0x40023800
 8006754:	00f42400 	.word	0x00f42400

08006758 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006758:	b480      	push	{r7}
 800675a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800675c:	4b03      	ldr	r3, [pc, #12]	; (800676c <HAL_RCC_GetHCLKFreq+0x14>)
 800675e:	681b      	ldr	r3, [r3, #0]
}
 8006760:	4618      	mov	r0, r3
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	20000000 	.word	0x20000000

08006770 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006774:	f7ff fff0 	bl	8006758 <HAL_RCC_GetHCLKFreq>
 8006778:	4601      	mov	r1, r0
 800677a:	4b05      	ldr	r3, [pc, #20]	; (8006790 <HAL_RCC_GetPCLK1Freq+0x20>)
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	0a9b      	lsrs	r3, r3, #10
 8006780:	f003 0307 	and.w	r3, r3, #7
 8006784:	4a03      	ldr	r2, [pc, #12]	; (8006794 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006786:	5cd3      	ldrb	r3, [r2, r3]
 8006788:	fa21 f303 	lsr.w	r3, r1, r3
}
 800678c:	4618      	mov	r0, r3
 800678e:	bd80      	pop	{r7, pc}
 8006790:	40023800 	.word	0x40023800
 8006794:	080142f4 	.word	0x080142f4

08006798 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800679c:	f7ff ffdc 	bl	8006758 <HAL_RCC_GetHCLKFreq>
 80067a0:	4601      	mov	r1, r0
 80067a2:	4b05      	ldr	r3, [pc, #20]	; (80067b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	0b5b      	lsrs	r3, r3, #13
 80067a8:	f003 0307 	and.w	r3, r3, #7
 80067ac:	4a03      	ldr	r2, [pc, #12]	; (80067bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80067ae:	5cd3      	ldrb	r3, [r2, r3]
 80067b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	bd80      	pop	{r7, pc}
 80067b8:	40023800 	.word	0x40023800
 80067bc:	080142f4 	.word	0x080142f4

080067c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b088      	sub	sp, #32
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80067c8:	2300      	movs	r3, #0
 80067ca:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 80067cc:	2300      	movs	r3, #0
 80067ce:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 80067d0:	2300      	movs	r3, #0
 80067d2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 80067d4:	2300      	movs	r3, #0
 80067d6:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 80067d8:	2300      	movs	r3, #0
 80067da:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d00a      	beq.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80067e8:	4b66      	ldr	r3, [pc, #408]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80067ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067ee:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067f6:	4963      	ldr	r1, [pc, #396]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80067f8:	4313      	orrs	r3, r2
 80067fa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00a      	beq.n	8006820 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800680a:	4b5e      	ldr	r3, [pc, #376]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800680c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006810:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006818:	495a      	ldr	r1, [pc, #360]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800681a:	4313      	orrs	r3, r2
 800681c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 0301 	and.w	r3, r3, #1
 8006828:	2b00      	cmp	r3, #0
 800682a:	d10b      	bne.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006834:	2b00      	cmp	r3, #0
 8006836:	d105      	bne.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006840:	2b00      	cmp	r3, #0
 8006842:	d075      	beq.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006844:	4b50      	ldr	r3, [pc, #320]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006846:	2200      	movs	r2, #0
 8006848:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800684a:	f7fd fe65 	bl	8004518 <HAL_GetTick>
 800684e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006850:	e008      	b.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006852:	f7fd fe61 	bl	8004518 <HAL_GetTick>
 8006856:	4602      	mov	r2, r0
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	2b02      	cmp	r3, #2
 800685e:	d901      	bls.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e1dc      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006864:	4b47      	ldr	r3, [pc, #284]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d1f0      	bne.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0301 	and.w	r3, r3, #1
 8006878:	2b00      	cmp	r3, #0
 800687a:	d009      	beq.n	8006890 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	019a      	lsls	r2, r3, #6
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	071b      	lsls	r3, r3, #28
 8006888:	493e      	ldr	r1, [pc, #248]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800688a:	4313      	orrs	r3, r2
 800688c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0302 	and.w	r3, r3, #2
 8006898:	2b00      	cmp	r3, #0
 800689a:	d01f      	beq.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800689c:	4b39      	ldr	r3, [pc, #228]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800689e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068a2:	0f1b      	lsrs	r3, r3, #28
 80068a4:	f003 0307 	and.w	r3, r3, #7
 80068a8:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	019a      	lsls	r2, r3, #6
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	061b      	lsls	r3, r3, #24
 80068b6:	431a      	orrs	r2, r3
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	071b      	lsls	r3, r3, #28
 80068bc:	4931      	ldr	r1, [pc, #196]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80068be:	4313      	orrs	r3, r2
 80068c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80068c4:	4b2f      	ldr	r3, [pc, #188]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80068c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068ca:	f023 021f 	bic.w	r2, r3, #31
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	3b01      	subs	r3, #1
 80068d4:	492b      	ldr	r1, [pc, #172]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80068d6:	4313      	orrs	r3, r2
 80068d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d00d      	beq.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	019a      	lsls	r2, r3, #6
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	68db      	ldr	r3, [r3, #12]
 80068f2:	061b      	lsls	r3, r3, #24
 80068f4:	431a      	orrs	r2, r3
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	071b      	lsls	r3, r3, #28
 80068fc:	4921      	ldr	r1, [pc, #132]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80068fe:	4313      	orrs	r3, r2
 8006900:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006904:	4b20      	ldr	r3, [pc, #128]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006906:	2201      	movs	r2, #1
 8006908:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800690a:	f7fd fe05 	bl	8004518 <HAL_GetTick>
 800690e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006910:	e008      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006912:	f7fd fe01 	bl	8004518 <HAL_GetTick>
 8006916:	4602      	mov	r2, r0
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	1ad3      	subs	r3, r2, r3
 800691c:	2b02      	cmp	r3, #2
 800691e:	d901      	bls.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006920:	2303      	movs	r3, #3
 8006922:	e17c      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006924:	4b17      	ldr	r3, [pc, #92]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800692c:	2b00      	cmp	r3, #0
 800692e:	d0f0      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f003 0304 	and.w	r3, r3, #4
 8006938:	2b00      	cmp	r3, #0
 800693a:	d112      	bne.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006944:	2b00      	cmp	r3, #0
 8006946:	d10c      	bne.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8006950:	2b00      	cmp	r3, #0
 8006952:	f000 80ce 	beq.w	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800695a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800695e:	f040 80c8 	bne.w	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006962:	4b0a      	ldr	r3, [pc, #40]	; (800698c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006964:	2200      	movs	r2, #0
 8006966:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006968:	f7fd fdd6 	bl	8004518 <HAL_GetTick>
 800696c:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800696e:	e00f      	b.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006970:	f7fd fdd2 	bl	8004518 <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	2b02      	cmp	r3, #2
 800697c:	d908      	bls.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e14d      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8006982:	bf00      	nop
 8006984:	40023800 	.word	0x40023800
 8006988:	42470068 	.word	0x42470068
 800698c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006990:	4ba5      	ldr	r3, [pc, #660]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006998:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800699c:	d0e8      	beq.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 0304 	and.w	r3, r3, #4
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d02e      	beq.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80069aa:	4b9f      	ldr	r3, [pc, #636]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80069ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069b0:	0c1b      	lsrs	r3, r3, #16
 80069b2:	f003 0303 	and.w	r3, r3, #3
 80069b6:	3301      	adds	r3, #1
 80069b8:	005b      	lsls	r3, r3, #1
 80069ba:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80069bc:	4b9a      	ldr	r3, [pc, #616]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80069be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069c2:	0f1b      	lsrs	r3, r3, #28
 80069c4:	f003 0307 	and.w	r3, r3, #7
 80069c8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	019a      	lsls	r2, r3, #6
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	085b      	lsrs	r3, r3, #1
 80069d4:	3b01      	subs	r3, #1
 80069d6:	041b      	lsls	r3, r3, #16
 80069d8:	431a      	orrs	r2, r3
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	699b      	ldr	r3, [r3, #24]
 80069de:	061b      	lsls	r3, r3, #24
 80069e0:	431a      	orrs	r2, r3
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	071b      	lsls	r3, r3, #28
 80069e6:	4990      	ldr	r1, [pc, #576]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80069e8:	4313      	orrs	r3, r2
 80069ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80069ee:	4b8e      	ldr	r3, [pc, #568]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80069f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80069f4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fc:	3b01      	subs	r3, #1
 80069fe:	021b      	lsls	r3, r3, #8
 8006a00:	4989      	ldr	r1, [pc, #548]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006a02:	4313      	orrs	r3, r2
 8006a04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f003 0308 	and.w	r3, r3, #8
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d02c      	beq.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8006a14:	4b84      	ldr	r3, [pc, #528]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a1a:	0c1b      	lsrs	r3, r3, #16
 8006a1c:	f003 0303 	and.w	r3, r3, #3
 8006a20:	3301      	adds	r3, #1
 8006a22:	005b      	lsls	r3, r3, #1
 8006a24:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006a26:	4b80      	ldr	r3, [pc, #512]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a2c:	0e1b      	lsrs	r3, r3, #24
 8006a2e:	f003 030f 	and.w	r3, r3, #15
 8006a32:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	691b      	ldr	r3, [r3, #16]
 8006a38:	019a      	lsls	r2, r3, #6
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	085b      	lsrs	r3, r3, #1
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	041b      	lsls	r3, r3, #16
 8006a42:	431a      	orrs	r2, r3
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	061b      	lsls	r3, r3, #24
 8006a48:	431a      	orrs	r2, r3
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	69db      	ldr	r3, [r3, #28]
 8006a4e:	071b      	lsls	r3, r3, #28
 8006a50:	4975      	ldr	r1, [pc, #468]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006a52:	4313      	orrs	r3, r2
 8006a54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006a58:	4b73      	ldr	r3, [pc, #460]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006a5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a5e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a66:	4970      	ldr	r1, [pc, #448]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d024      	beq.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8006a7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a82:	d11f      	bne.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006a84:	4b68      	ldr	r3, [pc, #416]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a8a:	0e1b      	lsrs	r3, r3, #24
 8006a8c:	f003 030f 	and.w	r3, r3, #15
 8006a90:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006a92:	4b65      	ldr	r3, [pc, #404]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a98:	0f1b      	lsrs	r3, r3, #28
 8006a9a:	f003 0307 	and.w	r3, r3, #7
 8006a9e:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	019a      	lsls	r2, r3, #6
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	695b      	ldr	r3, [r3, #20]
 8006aaa:	085b      	lsrs	r3, r3, #1
 8006aac:	3b01      	subs	r3, #1
 8006aae:	041b      	lsls	r3, r3, #16
 8006ab0:	431a      	orrs	r2, r3
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	061b      	lsls	r3, r3, #24
 8006ab6:	431a      	orrs	r2, r3
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	071b      	lsls	r3, r3, #28
 8006abc:	495a      	ldr	r1, [pc, #360]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006ac4:	4b59      	ldr	r3, [pc, #356]	; (8006c2c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006aca:	f7fd fd25 	bl	8004518 <HAL_GetTick>
 8006ace:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ad0:	e008      	b.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006ad2:	f7fd fd21 	bl	8004518 <HAL_GetTick>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d901      	bls.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	e09c      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ae4:	4b50      	ldr	r3, [pc, #320]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006aec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006af0:	d1ef      	bne.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f003 0320 	and.w	r3, r3, #32
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	f000 8083 	beq.w	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b00:	2300      	movs	r3, #0
 8006b02:	60bb      	str	r3, [r7, #8]
 8006b04:	4b48      	ldr	r3, [pc, #288]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b08:	4a47      	ldr	r2, [pc, #284]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b0e:	6413      	str	r3, [r2, #64]	; 0x40
 8006b10:	4b45      	ldr	r3, [pc, #276]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b18:	60bb      	str	r3, [r7, #8]
 8006b1a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006b1c:	4b44      	ldr	r3, [pc, #272]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a43      	ldr	r2, [pc, #268]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006b22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b26:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006b28:	f7fd fcf6 	bl	8004518 <HAL_GetTick>
 8006b2c:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006b2e:	e008      	b.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006b30:	f7fd fcf2 	bl	8004518 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	d901      	bls.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 8006b3e:	2303      	movs	r3, #3
 8006b40:	e06d      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006b42:	4b3b      	ldr	r3, [pc, #236]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d0f0      	beq.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006b4e:	4b36      	ldr	r3, [pc, #216]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b56:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b58:	69bb      	ldr	r3, [r7, #24]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d02f      	beq.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b66:	69ba      	ldr	r2, [r7, #24]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d028      	beq.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b6c:	4b2e      	ldr	r3, [pc, #184]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b74:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b76:	4b2f      	ldr	r3, [pc, #188]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006b78:	2201      	movs	r2, #1
 8006b7a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b7c:	4b2d      	ldr	r3, [pc, #180]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006b7e:	2200      	movs	r2, #0
 8006b80:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006b82:	4a29      	ldr	r2, [pc, #164]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b84:	69bb      	ldr	r3, [r7, #24]
 8006b86:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006b88:	4b27      	ldr	r3, [pc, #156]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b8c:	f003 0301 	and.w	r3, r3, #1
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d114      	bne.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006b94:	f7fd fcc0 	bl	8004518 <HAL_GetTick>
 8006b98:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b9a:	e00a      	b.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b9c:	f7fd fcbc 	bl	8004518 <HAL_GetTick>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	69fb      	ldr	r3, [r7, #28]
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d901      	bls.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 8006bae:	2303      	movs	r3, #3
 8006bb0:	e035      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bb2:	4b1d      	ldr	r3, [pc, #116]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bb6:	f003 0302 	and.w	r3, r3, #2
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d0ee      	beq.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006bca:	d10d      	bne.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8006bcc:	4b16      	ldr	r3, [pc, #88]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006bdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006be0:	4911      	ldr	r1, [pc, #68]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006be2:	4313      	orrs	r3, r2
 8006be4:	608b      	str	r3, [r1, #8]
 8006be6:	e005      	b.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8006be8:	4b0f      	ldr	r3, [pc, #60]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	4a0e      	ldr	r2, [pc, #56]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006bee:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006bf2:	6093      	str	r3, [r2, #8]
 8006bf4:	4b0c      	ldr	r3, [pc, #48]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006bf6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c00:	4909      	ldr	r1, [pc, #36]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006c02:	4313      	orrs	r3, r2
 8006c04:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0310 	and.w	r3, r3, #16
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d004      	beq.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8006c18:	4b07      	ldr	r3, [pc, #28]	; (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 8006c1a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3720      	adds	r7, #32
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	40023800 	.word	0x40023800
 8006c2c:	42470070 	.word	0x42470070
 8006c30:	40007000 	.word	0x40007000
 8006c34:	42470e40 	.word	0x42470e40
 8006c38:	424711e0 	.word	0x424711e0

08006c3c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b086      	sub	sp, #24
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c44:	2300      	movs	r3, #0
 8006c46:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 0301 	and.w	r3, r3, #1
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d075      	beq.n	8006d40 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006c54:	4ba2      	ldr	r3, [pc, #648]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f003 030c 	and.w	r3, r3, #12
 8006c5c:	2b04      	cmp	r3, #4
 8006c5e:	d00c      	beq.n	8006c7a <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c60:	4b9f      	ldr	r3, [pc, #636]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006c68:	2b08      	cmp	r3, #8
 8006c6a:	d112      	bne.n	8006c92 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c6c:	4b9c      	ldr	r3, [pc, #624]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c78:	d10b      	bne.n	8006c92 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c7a:	4b99      	ldr	r3, [pc, #612]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d05b      	beq.n	8006d3e <HAL_RCC_OscConfig+0x102>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d157      	bne.n	8006d3e <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e20b      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c9a:	d106      	bne.n	8006caa <HAL_RCC_OscConfig+0x6e>
 8006c9c:	4b90      	ldr	r3, [pc, #576]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a8f      	ldr	r2, [pc, #572]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006ca2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ca6:	6013      	str	r3, [r2, #0]
 8006ca8:	e01d      	b.n	8006ce6 <HAL_RCC_OscConfig+0xaa>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006cb2:	d10c      	bne.n	8006cce <HAL_RCC_OscConfig+0x92>
 8006cb4:	4b8a      	ldr	r3, [pc, #552]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a89      	ldr	r2, [pc, #548]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006cba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006cbe:	6013      	str	r3, [r2, #0]
 8006cc0:	4b87      	ldr	r3, [pc, #540]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a86      	ldr	r2, [pc, #536]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006cc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cca:	6013      	str	r3, [r2, #0]
 8006ccc:	e00b      	b.n	8006ce6 <HAL_RCC_OscConfig+0xaa>
 8006cce:	4b84      	ldr	r3, [pc, #528]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a83      	ldr	r2, [pc, #524]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006cd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cd8:	6013      	str	r3, [r2, #0]
 8006cda:	4b81      	ldr	r3, [pc, #516]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a80      	ldr	r2, [pc, #512]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006ce0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ce4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d013      	beq.n	8006d16 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cee:	f7fd fc13 	bl	8004518 <HAL_GetTick>
 8006cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cf4:	e008      	b.n	8006d08 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006cf6:	f7fd fc0f 	bl	8004518 <HAL_GetTick>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	1ad3      	subs	r3, r2, r3
 8006d00:	2b64      	cmp	r3, #100	; 0x64
 8006d02:	d901      	bls.n	8006d08 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8006d04:	2303      	movs	r3, #3
 8006d06:	e1d0      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d08:	4b75      	ldr	r3, [pc, #468]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d0f0      	beq.n	8006cf6 <HAL_RCC_OscConfig+0xba>
 8006d14:	e014      	b.n	8006d40 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d16:	f7fd fbff 	bl	8004518 <HAL_GetTick>
 8006d1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d1c:	e008      	b.n	8006d30 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d1e:	f7fd fbfb 	bl	8004518 <HAL_GetTick>
 8006d22:	4602      	mov	r2, r0
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	1ad3      	subs	r3, r2, r3
 8006d28:	2b64      	cmp	r3, #100	; 0x64
 8006d2a:	d901      	bls.n	8006d30 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8006d2c:	2303      	movs	r3, #3
 8006d2e:	e1bc      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d30:	4b6b      	ldr	r3, [pc, #428]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d1f0      	bne.n	8006d1e <HAL_RCC_OscConfig+0xe2>
 8006d3c:	e000      	b.n	8006d40 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d3e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0302 	and.w	r3, r3, #2
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d063      	beq.n	8006e14 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006d4c:	4b64      	ldr	r3, [pc, #400]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	f003 030c 	and.w	r3, r3, #12
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d00b      	beq.n	8006d70 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d58:	4b61      	ldr	r3, [pc, #388]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006d60:	2b08      	cmp	r3, #8
 8006d62:	d11c      	bne.n	8006d9e <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d64:	4b5e      	ldr	r3, [pc, #376]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d116      	bne.n	8006d9e <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d70:	4b5b      	ldr	r3, [pc, #364]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f003 0302 	and.w	r3, r3, #2
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d005      	beq.n	8006d88 <HAL_RCC_OscConfig+0x14c>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d001      	beq.n	8006d88 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8006d84:	2301      	movs	r3, #1
 8006d86:	e190      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d88:	4b55      	ldr	r3, [pc, #340]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	691b      	ldr	r3, [r3, #16]
 8006d94:	00db      	lsls	r3, r3, #3
 8006d96:	4952      	ldr	r1, [pc, #328]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d9c:	e03a      	b.n	8006e14 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d020      	beq.n	8006de8 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006da6:	4b4f      	ldr	r3, [pc, #316]	; (8006ee4 <HAL_RCC_OscConfig+0x2a8>)
 8006da8:	2201      	movs	r2, #1
 8006daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dac:	f7fd fbb4 	bl	8004518 <HAL_GetTick>
 8006db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006db2:	e008      	b.n	8006dc6 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006db4:	f7fd fbb0 	bl	8004518 <HAL_GetTick>
 8006db8:	4602      	mov	r2, r0
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	2b02      	cmp	r3, #2
 8006dc0:	d901      	bls.n	8006dc6 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e171      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dc6:	4b46      	ldr	r3, [pc, #280]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 0302 	and.w	r3, r3, #2
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d0f0      	beq.n	8006db4 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dd2:	4b43      	ldr	r3, [pc, #268]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	691b      	ldr	r3, [r3, #16]
 8006dde:	00db      	lsls	r3, r3, #3
 8006de0:	493f      	ldr	r1, [pc, #252]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006de2:	4313      	orrs	r3, r2
 8006de4:	600b      	str	r3, [r1, #0]
 8006de6:	e015      	b.n	8006e14 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006de8:	4b3e      	ldr	r3, [pc, #248]	; (8006ee4 <HAL_RCC_OscConfig+0x2a8>)
 8006dea:	2200      	movs	r2, #0
 8006dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dee:	f7fd fb93 	bl	8004518 <HAL_GetTick>
 8006df2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006df4:	e008      	b.n	8006e08 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006df6:	f7fd fb8f 	bl	8004518 <HAL_GetTick>
 8006dfa:	4602      	mov	r2, r0
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	1ad3      	subs	r3, r2, r3
 8006e00:	2b02      	cmp	r3, #2
 8006e02:	d901      	bls.n	8006e08 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8006e04:	2303      	movs	r3, #3
 8006e06:	e150      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e08:	4b35      	ldr	r3, [pc, #212]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f003 0302 	and.w	r3, r3, #2
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d1f0      	bne.n	8006df6 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f003 0308 	and.w	r3, r3, #8
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d030      	beq.n	8006e82 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	695b      	ldr	r3, [r3, #20]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d016      	beq.n	8006e56 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e28:	4b2f      	ldr	r3, [pc, #188]	; (8006ee8 <HAL_RCC_OscConfig+0x2ac>)
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e2e:	f7fd fb73 	bl	8004518 <HAL_GetTick>
 8006e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e34:	e008      	b.n	8006e48 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e36:	f7fd fb6f 	bl	8004518 <HAL_GetTick>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	1ad3      	subs	r3, r2, r3
 8006e40:	2b02      	cmp	r3, #2
 8006e42:	d901      	bls.n	8006e48 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8006e44:	2303      	movs	r3, #3
 8006e46:	e130      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e48:	4b25      	ldr	r3, [pc, #148]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006e4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e4c:	f003 0302 	and.w	r3, r3, #2
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d0f0      	beq.n	8006e36 <HAL_RCC_OscConfig+0x1fa>
 8006e54:	e015      	b.n	8006e82 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e56:	4b24      	ldr	r3, [pc, #144]	; (8006ee8 <HAL_RCC_OscConfig+0x2ac>)
 8006e58:	2200      	movs	r2, #0
 8006e5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e5c:	f7fd fb5c 	bl	8004518 <HAL_GetTick>
 8006e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e62:	e008      	b.n	8006e76 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e64:	f7fd fb58 	bl	8004518 <HAL_GetTick>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	1ad3      	subs	r3, r2, r3
 8006e6e:	2b02      	cmp	r3, #2
 8006e70:	d901      	bls.n	8006e76 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8006e72:	2303      	movs	r3, #3
 8006e74:	e119      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e76:	4b1a      	ldr	r3, [pc, #104]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006e78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e7a:	f003 0302 	and.w	r3, r3, #2
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1f0      	bne.n	8006e64 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 0304 	and.w	r3, r3, #4
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	f000 809f 	beq.w	8006fce <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e90:	2300      	movs	r3, #0
 8006e92:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e94:	4b12      	ldr	r3, [pc, #72]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d10f      	bne.n	8006ec0 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	60fb      	str	r3, [r7, #12]
 8006ea4:	4b0e      	ldr	r3, [pc, #56]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ea8:	4a0d      	ldr	r2, [pc, #52]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006eaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006eae:	6413      	str	r3, [r2, #64]	; 0x40
 8006eb0:	4b0b      	ldr	r3, [pc, #44]	; (8006ee0 <HAL_RCC_OscConfig+0x2a4>)
 8006eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006eb8:	60fb      	str	r3, [r7, #12]
 8006eba:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ec0:	4b0a      	ldr	r3, [pc, #40]	; (8006eec <HAL_RCC_OscConfig+0x2b0>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d120      	bne.n	8006f0e <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ecc:	4b07      	ldr	r3, [pc, #28]	; (8006eec <HAL_RCC_OscConfig+0x2b0>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a06      	ldr	r2, [pc, #24]	; (8006eec <HAL_RCC_OscConfig+0x2b0>)
 8006ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ed6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ed8:	f7fd fb1e 	bl	8004518 <HAL_GetTick>
 8006edc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ede:	e010      	b.n	8006f02 <HAL_RCC_OscConfig+0x2c6>
 8006ee0:	40023800 	.word	0x40023800
 8006ee4:	42470000 	.word	0x42470000
 8006ee8:	42470e80 	.word	0x42470e80
 8006eec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ef0:	f7fd fb12 	bl	8004518 <HAL_GetTick>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	1ad3      	subs	r3, r2, r3
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d901      	bls.n	8006f02 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e0d3      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f02:	4b6c      	ldr	r3, [pc, #432]	; (80070b4 <HAL_RCC_OscConfig+0x478>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d0f0      	beq.n	8006ef0 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d106      	bne.n	8006f24 <HAL_RCC_OscConfig+0x2e8>
 8006f16:	4b68      	ldr	r3, [pc, #416]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f1a:	4a67      	ldr	r2, [pc, #412]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006f1c:	f043 0301 	orr.w	r3, r3, #1
 8006f20:	6713      	str	r3, [r2, #112]	; 0x70
 8006f22:	e01c      	b.n	8006f5e <HAL_RCC_OscConfig+0x322>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	2b05      	cmp	r3, #5
 8006f2a:	d10c      	bne.n	8006f46 <HAL_RCC_OscConfig+0x30a>
 8006f2c:	4b62      	ldr	r3, [pc, #392]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f30:	4a61      	ldr	r2, [pc, #388]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006f32:	f043 0304 	orr.w	r3, r3, #4
 8006f36:	6713      	str	r3, [r2, #112]	; 0x70
 8006f38:	4b5f      	ldr	r3, [pc, #380]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f3c:	4a5e      	ldr	r2, [pc, #376]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006f3e:	f043 0301 	orr.w	r3, r3, #1
 8006f42:	6713      	str	r3, [r2, #112]	; 0x70
 8006f44:	e00b      	b.n	8006f5e <HAL_RCC_OscConfig+0x322>
 8006f46:	4b5c      	ldr	r3, [pc, #368]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f4a:	4a5b      	ldr	r2, [pc, #364]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006f4c:	f023 0301 	bic.w	r3, r3, #1
 8006f50:	6713      	str	r3, [r2, #112]	; 0x70
 8006f52:	4b59      	ldr	r3, [pc, #356]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f56:	4a58      	ldr	r2, [pc, #352]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006f58:	f023 0304 	bic.w	r3, r3, #4
 8006f5c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d015      	beq.n	8006f92 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f66:	f7fd fad7 	bl	8004518 <HAL_GetTick>
 8006f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f6c:	e00a      	b.n	8006f84 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f6e:	f7fd fad3 	bl	8004518 <HAL_GetTick>
 8006f72:	4602      	mov	r2, r0
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	1ad3      	subs	r3, r2, r3
 8006f78:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d901      	bls.n	8006f84 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8006f80:	2303      	movs	r3, #3
 8006f82:	e092      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f84:	4b4c      	ldr	r3, [pc, #304]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f88:	f003 0302 	and.w	r3, r3, #2
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d0ee      	beq.n	8006f6e <HAL_RCC_OscConfig+0x332>
 8006f90:	e014      	b.n	8006fbc <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f92:	f7fd fac1 	bl	8004518 <HAL_GetTick>
 8006f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f98:	e00a      	b.n	8006fb0 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f9a:	f7fd fabd 	bl	8004518 <HAL_GetTick>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	1ad3      	subs	r3, r2, r3
 8006fa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d901      	bls.n	8006fb0 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8006fac:	2303      	movs	r3, #3
 8006fae:	e07c      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006fb0:	4b41      	ldr	r3, [pc, #260]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006fb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fb4:	f003 0302 	and.w	r3, r3, #2
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d1ee      	bne.n	8006f9a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006fbc:	7dfb      	ldrb	r3, [r7, #23]
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d105      	bne.n	8006fce <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fc2:	4b3d      	ldr	r3, [pc, #244]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc6:	4a3c      	ldr	r2, [pc, #240]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006fc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006fcc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	699b      	ldr	r3, [r3, #24]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d068      	beq.n	80070a8 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006fd6:	4b38      	ldr	r3, [pc, #224]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	f003 030c 	and.w	r3, r3, #12
 8006fde:	2b08      	cmp	r3, #8
 8006fe0:	d060      	beq.n	80070a4 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	699b      	ldr	r3, [r3, #24]
 8006fe6:	2b02      	cmp	r3, #2
 8006fe8:	d145      	bne.n	8007076 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fea:	4b34      	ldr	r3, [pc, #208]	; (80070bc <HAL_RCC_OscConfig+0x480>)
 8006fec:	2200      	movs	r2, #0
 8006fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ff0:	f7fd fa92 	bl	8004518 <HAL_GetTick>
 8006ff4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ff6:	e008      	b.n	800700a <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ff8:	f7fd fa8e 	bl	8004518 <HAL_GetTick>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	2b02      	cmp	r3, #2
 8007004:	d901      	bls.n	800700a <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	e04f      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800700a:	4b2b      	ldr	r3, [pc, #172]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007012:	2b00      	cmp	r3, #0
 8007014:	d1f0      	bne.n	8006ff8 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	69da      	ldr	r2, [r3, #28]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6a1b      	ldr	r3, [r3, #32]
 800701e:	431a      	orrs	r2, r3
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007024:	019b      	lsls	r3, r3, #6
 8007026:	431a      	orrs	r2, r3
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800702c:	085b      	lsrs	r3, r3, #1
 800702e:	3b01      	subs	r3, #1
 8007030:	041b      	lsls	r3, r3, #16
 8007032:	431a      	orrs	r2, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007038:	061b      	lsls	r3, r3, #24
 800703a:	431a      	orrs	r2, r3
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007040:	071b      	lsls	r3, r3, #28
 8007042:	491d      	ldr	r1, [pc, #116]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8007044:	4313      	orrs	r3, r2
 8007046:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007048:	4b1c      	ldr	r3, [pc, #112]	; (80070bc <HAL_RCC_OscConfig+0x480>)
 800704a:	2201      	movs	r2, #1
 800704c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800704e:	f7fd fa63 	bl	8004518 <HAL_GetTick>
 8007052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007054:	e008      	b.n	8007068 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007056:	f7fd fa5f 	bl	8004518 <HAL_GetTick>
 800705a:	4602      	mov	r2, r0
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	1ad3      	subs	r3, r2, r3
 8007060:	2b02      	cmp	r3, #2
 8007062:	d901      	bls.n	8007068 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8007064:	2303      	movs	r3, #3
 8007066:	e020      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007068:	4b13      	ldr	r3, [pc, #76]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007070:	2b00      	cmp	r3, #0
 8007072:	d0f0      	beq.n	8007056 <HAL_RCC_OscConfig+0x41a>
 8007074:	e018      	b.n	80070a8 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007076:	4b11      	ldr	r3, [pc, #68]	; (80070bc <HAL_RCC_OscConfig+0x480>)
 8007078:	2200      	movs	r2, #0
 800707a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800707c:	f7fd fa4c 	bl	8004518 <HAL_GetTick>
 8007080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007082:	e008      	b.n	8007096 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007084:	f7fd fa48 	bl	8004518 <HAL_GetTick>
 8007088:	4602      	mov	r2, r0
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	1ad3      	subs	r3, r2, r3
 800708e:	2b02      	cmp	r3, #2
 8007090:	d901      	bls.n	8007096 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8007092:	2303      	movs	r3, #3
 8007094:	e009      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007096:	4b08      	ldr	r3, [pc, #32]	; (80070b8 <HAL_RCC_OscConfig+0x47c>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d1f0      	bne.n	8007084 <HAL_RCC_OscConfig+0x448>
 80070a2:	e001      	b.n	80070a8 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	e000      	b.n	80070aa <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3718      	adds	r7, #24
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}
 80070b2:	bf00      	nop
 80070b4:	40007000 	.word	0x40007000
 80070b8:	40023800 	.word	0x40023800
 80070bc:	42470060 	.word	0x42470060

080070c0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b082      	sub	sp, #8
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d101      	bne.n	80070d2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80070ce:	2301      	movs	r3, #1
 80070d0:	e022      	b.n	8007118 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d105      	bne.n	80070ea <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f7fc fbd7 	bl	8003898 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2203      	movs	r2, #3
 80070ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 f814 	bl	8007120 <HAL_SD_InitCard>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d001      	beq.n	8007102 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	e00a      	b.n	8007118 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2201      	movs	r2, #1
 8007112:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007116:	2300      	movs	r3, #0
}
 8007118:	4618      	mov	r0, r3
 800711a:	3708      	adds	r7, #8
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}

08007120 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007120:	b5b0      	push	{r4, r5, r7, lr}
 8007122:	b08e      	sub	sp, #56	; 0x38
 8007124:	af04      	add	r7, sp, #16
 8007126:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8007128:	2300      	movs	r3, #0
 800712a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800712c:	2300      	movs	r3, #0
 800712e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8007130:	2300      	movs	r3, #0
 8007132:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8007134:	2300      	movs	r3, #0
 8007136:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007138:	2300      	movs	r3, #0
 800713a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800713c:	2376      	movs	r3, #118	; 0x76
 800713e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681d      	ldr	r5, [r3, #0]
 8007144:	466c      	mov	r4, sp
 8007146:	f107 0314 	add.w	r3, r7, #20
 800714a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800714e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007152:	f107 0308 	add.w	r3, r7, #8
 8007156:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007158:	4628      	mov	r0, r5
 800715a:	f003 fa87 	bl	800a66c <SDIO_Init>
 800715e:	4603      	mov	r3, r0
 8007160:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8007164:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007168:	2b00      	cmp	r3, #0
 800716a:	d001      	beq.n	8007170 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e031      	b.n	80071d4 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8007170:	4b1a      	ldr	r3, [pc, #104]	; (80071dc <HAL_SD_InitCard+0xbc>)
 8007172:	2200      	movs	r2, #0
 8007174:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4618      	mov	r0, r3
 800717c:	f003 fabf 	bl	800a6fe <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8007180:	4b16      	ldr	r3, [pc, #88]	; (80071dc <HAL_SD_InitCard+0xbc>)
 8007182:	2201      	movs	r2, #1
 8007184:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 ffc6 	bl	8008118 <SD_PowerON>
 800718c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800718e:	6a3b      	ldr	r3, [r7, #32]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d00b      	beq.n	80071ac <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071a0:	6a3b      	ldr	r3, [r7, #32]
 80071a2:	431a      	orrs	r2, r3
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e013      	b.n	80071d4 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 fee5 	bl	8007f7c <SD_InitCard>
 80071b2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80071b4:	6a3b      	ldr	r3, [r7, #32]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d00b      	beq.n	80071d2 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2201      	movs	r2, #1
 80071be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071c6:	6a3b      	ldr	r3, [r7, #32]
 80071c8:	431a      	orrs	r2, r3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e000      	b.n	80071d4 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80071d2:	2300      	movs	r3, #0
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3728      	adds	r7, #40	; 0x28
 80071d8:	46bd      	mov	sp, r7
 80071da:	bdb0      	pop	{r4, r5, r7, pc}
 80071dc:	422580a0 	.word	0x422580a0

080071e0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b08c      	sub	sp, #48	; 0x30
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	60f8      	str	r0, [r7, #12]
 80071e8:	60b9      	str	r1, [r7, #8]
 80071ea:	607a      	str	r2, [r7, #4]
 80071ec:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d107      	bne.n	8007208 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071fc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	e0c7      	b.n	8007398 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800720e:	b2db      	uxtb	r3, r3
 8007210:	2b01      	cmp	r3, #1
 8007212:	f040 80c0 	bne.w	8007396 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2200      	movs	r2, #0
 800721a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800721c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	441a      	add	r2, r3
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007226:	429a      	cmp	r2, r3
 8007228:	d907      	bls.n	800723a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800722e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e0ae      	b.n	8007398 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2203      	movs	r2, #3
 800723e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2200      	movs	r2, #0
 8007248:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8007258:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800725e:	4a50      	ldr	r2, [pc, #320]	; (80073a0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8007260:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007266:	4a4f      	ldr	r2, [pc, #316]	; (80073a4 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 8007268:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800726e:	2200      	movs	r2, #0
 8007270:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	3380      	adds	r3, #128	; 0x80
 800727c:	4619      	mov	r1, r3
 800727e:	68ba      	ldr	r2, [r7, #8]
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	025b      	lsls	r3, r3, #9
 8007284:	089b      	lsrs	r3, r3, #2
 8007286:	f7fd ff39 	bl	80050fc <HAL_DMA_Start_IT>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d017      	beq.n	80072c0 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800729e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a40      	ldr	r2, [pc, #256]	; (80073a8 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 80072a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ac:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	e06b      	b.n	8007398 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80072c0:	4b3a      	ldr	r3, [pc, #232]	; (80073ac <HAL_SD_ReadBlocks_DMA+0x1cc>)
 80072c2:	2201      	movs	r2, #1
 80072c4:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d002      	beq.n	80072d4 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 80072ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072d0:	025b      	lsls	r3, r3, #9
 80072d2:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80072dc:	4618      	mov	r0, r3
 80072de:	f003 faa1 	bl	800a824 <SDMMC_CmdBlockLength>
 80072e2:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 80072e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d00f      	beq.n	800730a <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a2e      	ldr	r2, [pc, #184]	; (80073a8 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 80072f0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072f8:	431a      	orrs	r2, r3
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2201      	movs	r2, #1
 8007302:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e046      	b.n	8007398 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800730a:	f04f 33ff 	mov.w	r3, #4294967295
 800730e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	025b      	lsls	r3, r3, #9
 8007314:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007316:	2390      	movs	r3, #144	; 0x90
 8007318:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800731a:	2302      	movs	r3, #2
 800731c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800731e:	2300      	movs	r3, #0
 8007320:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8007322:	2301      	movs	r3, #1
 8007324:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f107 0210 	add.w	r2, r7, #16
 800732e:	4611      	mov	r1, r2
 8007330:	4618      	mov	r0, r3
 8007332:	f003 fa4b 	bl	800a7cc <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	2b01      	cmp	r3, #1
 800733a:	d90a      	bls.n	8007352 <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2282      	movs	r2, #130	; 0x82
 8007340:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007348:	4618      	mov	r0, r3
 800734a:	f003 faaf 	bl	800a8ac <SDMMC_CmdReadMultiBlock>
 800734e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007350:	e009      	b.n	8007366 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2281      	movs	r2, #129	; 0x81
 8007356:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800735e:	4618      	mov	r0, r3
 8007360:	f003 fa82 	bl	800a868 <SDMMC_CmdReadSingleBlock>
 8007364:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8007366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007368:	2b00      	cmp	r3, #0
 800736a:	d012      	beq.n	8007392 <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a0d      	ldr	r2, [pc, #52]	; (80073a8 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8007372:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800737a:	431a      	orrs	r2, r3
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2200      	movs	r2, #0
 800738c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	e002      	b.n	8007398 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 8007392:	2300      	movs	r3, #0
 8007394:	e000      	b.n	8007398 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 8007396:	2302      	movs	r3, #2
  }
}
 8007398:	4618      	mov	r0, r3
 800739a:	3730      	adds	r7, #48	; 0x30
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}
 80073a0:	08007d8b 	.word	0x08007d8b
 80073a4:	08007dfd 	.word	0x08007dfd
 80073a8:	004005ff 	.word	0x004005ff
 80073ac:	4225858c 	.word	0x4225858c

080073b0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b08c      	sub	sp, #48	; 0x30
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	607a      	str	r2, [r7, #4]
 80073bc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d107      	bne.n	80073d8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073cc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	e0ca      	b.n	800756e <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	f040 80c3 	bne.w	800756c <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2200      	movs	r2, #0
 80073ea:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80073ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	441a      	add	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d907      	bls.n	800740a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073fe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007406:	2301      	movs	r3, #1
 8007408:	e0b1      	b.n	800756e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2203      	movs	r2, #3
 800740e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	2200      	movs	r2, #0
 8007418:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f042 021a 	orr.w	r2, r2, #26
 8007428:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800742e:	4a52      	ldr	r2, [pc, #328]	; (8007578 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8007430:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007436:	4a51      	ldr	r2, [pc, #324]	; (800757c <HAL_SD_WriteBlocks_DMA+0x1cc>)
 8007438:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800743e:	2200      	movs	r2, #0
 8007440:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007446:	2b01      	cmp	r3, #1
 8007448:	d002      	beq.n	8007450 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800744a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800744c:	025b      	lsls	r3, r3, #9
 800744e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007458:	4618      	mov	r0, r3
 800745a:	f003 f9e3 	bl	800a824 <SDMMC_CmdBlockLength>
 800745e:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00f      	beq.n	8007486 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a45      	ldr	r2, [pc, #276]	; (8007580 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800746c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007474:	431a      	orrs	r2, r3
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2201      	movs	r2, #1
 800747e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	e073      	b.n	800756e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	2b01      	cmp	r3, #1
 800748a:	d90a      	bls.n	80074a2 <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	22a0      	movs	r2, #160	; 0xa0
 8007490:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007498:	4618      	mov	r0, r3
 800749a:	f003 fa4b 	bl	800a934 <SDMMC_CmdWriteMultiBlock>
 800749e:	62f8      	str	r0, [r7, #44]	; 0x2c
 80074a0:	e009      	b.n	80074b6 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2290      	movs	r2, #144	; 0x90
 80074a6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80074ae:	4618      	mov	r0, r3
 80074b0:	f003 fa1e 	bl	800a8f0 <SDMMC_CmdWriteSingleBlock>
 80074b4:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80074b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d012      	beq.n	80074e2 <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a2f      	ldr	r2, [pc, #188]	; (8007580 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 80074c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074ca:	431a      	orrs	r2, r3
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2200      	movs	r2, #0
 80074dc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e045      	b.n	800756e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80074e2:	4b28      	ldr	r3, [pc, #160]	; (8007584 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 80074e4:	2201      	movs	r2, #1
 80074e6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80074ec:	68b9      	ldr	r1, [r7, #8]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	3380      	adds	r3, #128	; 0x80
 80074f4:	461a      	mov	r2, r3
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	025b      	lsls	r3, r3, #9
 80074fa:	089b      	lsrs	r3, r3, #2
 80074fc:	f7fd fdfe 	bl	80050fc <HAL_DMA_Start_IT>
 8007500:	4603      	mov	r3, r0
 8007502:	2b00      	cmp	r3, #0
 8007504:	d01a      	beq.n	800753c <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f022 021a 	bic.w	r2, r2, #26
 8007514:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a19      	ldr	r2, [pc, #100]	; (8007580 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800751c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007522:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2201      	movs	r2, #1
 800752e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2200      	movs	r2, #0
 8007536:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007538:	2301      	movs	r3, #1
 800753a:	e018      	b.n	800756e <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800753c:	f04f 33ff 	mov.w	r3, #4294967295
 8007540:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	025b      	lsls	r3, r3, #9
 8007546:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007548:	2390      	movs	r3, #144	; 0x90
 800754a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800754c:	2300      	movs	r3, #0
 800754e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007550:	2300      	movs	r3, #0
 8007552:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8007554:	2301      	movs	r3, #1
 8007556:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f107 0210 	add.w	r2, r7, #16
 8007560:	4611      	mov	r1, r2
 8007562:	4618      	mov	r0, r3
 8007564:	f003 f932 	bl	800a7cc <SDIO_ConfigData>

      return HAL_OK;
 8007568:	2300      	movs	r3, #0
 800756a:	e000      	b.n	800756e <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800756c:	2302      	movs	r3, #2
  }
}
 800756e:	4618      	mov	r0, r3
 8007570:	3730      	adds	r7, #48	; 0x30
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	08007d61 	.word	0x08007d61
 800757c:	08007dfd 	.word	0x08007dfd
 8007580:	004005ff 	.word	0x004005ff
 8007584:	4225858c 	.word	0x4225858c

08007588 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b084      	sub	sp, #16
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007594:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800759c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d008      	beq.n	80075b6 <HAL_SD_IRQHandler+0x2e>
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f003 0308 	and.w	r3, r3, #8
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d003      	beq.n	80075b6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 ffc8 	bl	8008544 <SD_Read_IT>
 80075b4:	e155      	b.n	8007862 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	f000 808f 	beq.w	80076e4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80075ce:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075d6:	687a      	ldr	r2, [r7, #4]
 80075d8:	6812      	ldr	r2, [r2, #0]
 80075da:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 80075de:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80075e2:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f022 0201 	bic.w	r2, r2, #1
 80075f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f003 0308 	and.w	r3, r3, #8
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d039      	beq.n	8007672 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f003 0302 	and.w	r3, r3, #2
 8007604:	2b00      	cmp	r3, #0
 8007606:	d104      	bne.n	8007612 <HAL_SD_IRQHandler+0x8a>
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f003 0320 	and.w	r3, r3, #32
 800760e:	2b00      	cmp	r3, #0
 8007610:	d011      	beq.n	8007636 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4618      	mov	r0, r3
 8007618:	f003 f9ae 	bl	800a978 <SDMMC_CmdStopTransfer>
 800761c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d008      	beq.n	8007636 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	431a      	orrs	r2, r3
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f000 f91f 	bl	8007874 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f240 523a 	movw	r2, #1338	; 0x53a
 800763e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2201      	movs	r2, #1
 8007644:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f003 0301 	and.w	r3, r3, #1
 8007654:	2b00      	cmp	r3, #0
 8007656:	d104      	bne.n	8007662 <HAL_SD_IRQHandler+0xda>
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f003 0302 	and.w	r3, r3, #2
 800765e:	2b00      	cmp	r3, #0
 8007660:	d003      	beq.n	800766a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f003 fe0c 	bl	800b280 <HAL_SD_RxCpltCallback>
 8007668:	e0fb      	b.n	8007862 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f003 fdfe 	bl	800b26c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007670:	e0f7      	b.n	8007862 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007678:	2b00      	cmp	r3, #0
 800767a:	f000 80f2 	beq.w	8007862 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f003 0320 	and.w	r3, r3, #32
 8007684:	2b00      	cmp	r3, #0
 8007686:	d011      	beq.n	80076ac <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	4618      	mov	r0, r3
 800768e:	f003 f973 	bl	800a978 <SDMMC_CmdStopTransfer>
 8007692:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d008      	beq.n	80076ac <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	431a      	orrs	r2, r3
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f000 f8e4 	bl	8007874 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f003 0301 	and.w	r3, r3, #1
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	f040 80d5 	bne.w	8007862 <HAL_SD_IRQHandler+0x2da>
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f003 0302 	and.w	r3, r3, #2
 80076be:	2b00      	cmp	r3, #0
 80076c0:	f040 80cf 	bne.w	8007862 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f022 0208 	bic.w	r2, r2, #8
 80076d2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f003 fdc5 	bl	800b26c <HAL_SD_TxCpltCallback>
}
 80076e2:	e0be      	b.n	8007862 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d008      	beq.n	8007704 <HAL_SD_IRQHandler+0x17c>
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	f003 0308 	and.w	r3, r3, #8
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d003      	beq.n	8007704 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 ff72 	bl	80085e6 <SD_Write_IT>
 8007702:	e0ae      	b.n	8007862 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800770a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800770e:	2b00      	cmp	r3, #0
 8007710:	f000 80a7 	beq.w	8007862 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800771a:	f003 0302 	and.w	r3, r3, #2
 800771e:	2b00      	cmp	r3, #0
 8007720:	d005      	beq.n	800772e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007726:	f043 0202 	orr.w	r2, r3, #2
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007734:	f003 0308 	and.w	r3, r3, #8
 8007738:	2b00      	cmp	r3, #0
 800773a:	d005      	beq.n	8007748 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007740:	f043 0208 	orr.w	r2, r3, #8
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800774e:	f003 0320 	and.w	r3, r3, #32
 8007752:	2b00      	cmp	r3, #0
 8007754:	d005      	beq.n	8007762 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800775a:	f043 0220 	orr.w	r2, r3, #32
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007768:	f003 0310 	and.w	r3, r3, #16
 800776c:	2b00      	cmp	r3, #0
 800776e:	d005      	beq.n	800777c <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007774:	f043 0210 	orr.w	r2, r3, #16
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f240 523a 	movw	r2, #1338	; 0x53a
 8007784:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8007794:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4618      	mov	r0, r3
 800779c:	f003 f8ec 	bl	800a978 <SDMMC_CmdStopTransfer>
 80077a0:	4602      	mov	r2, r0
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a6:	431a      	orrs	r2, r3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f003 0308 	and.w	r3, r3, #8
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d00a      	beq.n	80077cc <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2201      	movs	r2, #1
 80077ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f000 f855 	bl	8007874 <HAL_SD_ErrorCallback>
}
 80077ca:	e04a      	b.n	8007862 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d045      	beq.n	8007862 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f003 0310 	and.w	r3, r3, #16
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d104      	bne.n	80077ea <HAL_SD_IRQHandler+0x262>
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f003 0320 	and.w	r3, r3, #32
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d011      	beq.n	800780e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077ee:	4a1f      	ldr	r2, [pc, #124]	; (800786c <HAL_SD_IRQHandler+0x2e4>)
 80077f0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077f6:	4618      	mov	r0, r3
 80077f8:	f7fd fcd8 	bl	80051ac <HAL_DMA_Abort_IT>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d02f      	beq.n	8007862 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007806:	4618      	mov	r0, r3
 8007808:	f000 fb4a 	bl	8007ea0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800780c:	e029      	b.n	8007862 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	f003 0301 	and.w	r3, r3, #1
 8007814:	2b00      	cmp	r3, #0
 8007816:	d104      	bne.n	8007822 <HAL_SD_IRQHandler+0x29a>
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f003 0302 	and.w	r3, r3, #2
 800781e:	2b00      	cmp	r3, #0
 8007820:	d011      	beq.n	8007846 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007826:	4a12      	ldr	r2, [pc, #72]	; (8007870 <HAL_SD_IRQHandler+0x2e8>)
 8007828:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782e:	4618      	mov	r0, r3
 8007830:	f7fd fcbc 	bl	80051ac <HAL_DMA_Abort_IT>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d013      	beq.n	8007862 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800783e:	4618      	mov	r0, r3
 8007840:	f000 fb65 	bl	8007f0e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007844:	e00d      	b.n	8007862 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2200      	movs	r2, #0
 800784a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2201      	movs	r2, #1
 8007850:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f003 fcfc 	bl	800b258 <HAL_SD_AbortCallback>
}
 8007860:	e7ff      	b.n	8007862 <HAL_SD_IRQHandler+0x2da>
 8007862:	bf00      	nop
 8007864:	3710      	adds	r7, #16
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	08007ea1 	.word	0x08007ea1
 8007870:	08007f0f 	.word	0x08007f0f

08007874 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800787c:	bf00      	nop
 800787e:	370c      	adds	r7, #12
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr

08007888 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007888:	b480      	push	{r7}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007896:	0f9b      	lsrs	r3, r3, #30
 8007898:	b2da      	uxtb	r2, r3
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078a2:	0e9b      	lsrs	r3, r3, #26
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	f003 030f 	and.w	r3, r3, #15
 80078aa:	b2da      	uxtb	r2, r3
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078b4:	0e1b      	lsrs	r3, r3, #24
 80078b6:	b2db      	uxtb	r3, r3
 80078b8:	f003 0303 	and.w	r3, r3, #3
 80078bc:	b2da      	uxtb	r2, r3
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078c6:	0c1b      	lsrs	r3, r3, #16
 80078c8:	b2da      	uxtb	r2, r3
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078d2:	0a1b      	lsrs	r3, r3, #8
 80078d4:	b2da      	uxtb	r2, r3
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078de:	b2da      	uxtb	r2, r3
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078e8:	0d1b      	lsrs	r3, r3, #20
 80078ea:	b29a      	uxth	r2, r3
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078f4:	0c1b      	lsrs	r3, r3, #16
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	f003 030f 	and.w	r3, r3, #15
 80078fc:	b2da      	uxtb	r2, r3
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007906:	0bdb      	lsrs	r3, r3, #15
 8007908:	b2db      	uxtb	r3, r3
 800790a:	f003 0301 	and.w	r3, r3, #1
 800790e:	b2da      	uxtb	r2, r3
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007918:	0b9b      	lsrs	r3, r3, #14
 800791a:	b2db      	uxtb	r3, r3
 800791c:	f003 0301 	and.w	r3, r3, #1
 8007920:	b2da      	uxtb	r2, r3
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800792a:	0b5b      	lsrs	r3, r3, #13
 800792c:	b2db      	uxtb	r3, r3
 800792e:	f003 0301 	and.w	r3, r3, #1
 8007932:	b2da      	uxtb	r2, r3
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800793c:	0b1b      	lsrs	r3, r3, #12
 800793e:	b2db      	uxtb	r3, r3
 8007940:	f003 0301 	and.w	r3, r3, #1
 8007944:	b2da      	uxtb	r2, r3
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	2200      	movs	r2, #0
 800794e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007954:	2b00      	cmp	r3, #0
 8007956:	d163      	bne.n	8007a20 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800795c:	009a      	lsls	r2, r3, #2
 800795e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007962:	4013      	ands	r3, r2
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007968:	0f92      	lsrs	r2, r2, #30
 800796a:	431a      	orrs	r2, r3
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007974:	0edb      	lsrs	r3, r3, #27
 8007976:	b2db      	uxtb	r3, r3
 8007978:	f003 0307 	and.w	r3, r3, #7
 800797c:	b2da      	uxtb	r2, r3
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007986:	0e1b      	lsrs	r3, r3, #24
 8007988:	b2db      	uxtb	r3, r3
 800798a:	f003 0307 	and.w	r3, r3, #7
 800798e:	b2da      	uxtb	r2, r3
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007998:	0d5b      	lsrs	r3, r3, #21
 800799a:	b2db      	uxtb	r3, r3
 800799c:	f003 0307 	and.w	r3, r3, #7
 80079a0:	b2da      	uxtb	r2, r3
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80079aa:	0c9b      	lsrs	r3, r3, #18
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	f003 0307 	and.w	r3, r3, #7
 80079b2:	b2da      	uxtb	r2, r3
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80079bc:	0bdb      	lsrs	r3, r3, #15
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	f003 0307 	and.w	r3, r3, #7
 80079c4:	b2da      	uxtb	r2, r3
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	691b      	ldr	r3, [r3, #16]
 80079ce:	1c5a      	adds	r2, r3, #1
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	7e1b      	ldrb	r3, [r3, #24]
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	f003 0307 	and.w	r3, r3, #7
 80079de:	3302      	adds	r3, #2
 80079e0:	2201      	movs	r2, #1
 80079e2:	fa02 f303 	lsl.w	r3, r2, r3
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80079ea:	fb02 f203 	mul.w	r2, r2, r3
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	7a1b      	ldrb	r3, [r3, #8]
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	f003 030f 	and.w	r3, r3, #15
 80079fc:	2201      	movs	r2, #1
 80079fe:	409a      	lsls	r2, r3
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a08:	687a      	ldr	r2, [r7, #4]
 8007a0a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007a0c:	0a52      	lsrs	r2, r2, #9
 8007a0e:	fb02 f203 	mul.w	r2, r2, r3
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a1c:	661a      	str	r2, [r3, #96]	; 0x60
 8007a1e:	e031      	b.n	8007a84 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d11d      	bne.n	8007a64 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a2c:	041b      	lsls	r3, r3, #16
 8007a2e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a36:	0c1b      	lsrs	r3, r3, #16
 8007a38:	431a      	orrs	r2, r3
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	3301      	adds	r3, #1
 8007a44:	029a      	lsls	r2, r3, #10
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a58:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	661a      	str	r2, [r3, #96]	; 0x60
 8007a62:	e00f      	b.n	8007a84 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a58      	ldr	r2, [pc, #352]	; (8007bcc <HAL_SD_GetCardCSD+0x344>)
 8007a6a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a70:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	e09d      	b.n	8007bc0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a88:	0b9b      	lsrs	r3, r3, #14
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	f003 0301 	and.w	r3, r3, #1
 8007a90:	b2da      	uxtb	r2, r3
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a9a:	09db      	lsrs	r3, r3, #7
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007aa2:	b2da      	uxtb	r2, r3
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ab2:	b2da      	uxtb	r2, r3
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007abc:	0fdb      	lsrs	r3, r3, #31
 8007abe:	b2da      	uxtb	r2, r3
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ac8:	0f5b      	lsrs	r3, r3, #29
 8007aca:	b2db      	uxtb	r3, r3
 8007acc:	f003 0303 	and.w	r3, r3, #3
 8007ad0:	b2da      	uxtb	r2, r3
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ada:	0e9b      	lsrs	r3, r3, #26
 8007adc:	b2db      	uxtb	r3, r3
 8007ade:	f003 0307 	and.w	r3, r3, #7
 8007ae2:	b2da      	uxtb	r2, r3
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aec:	0d9b      	lsrs	r3, r3, #22
 8007aee:	b2db      	uxtb	r3, r3
 8007af0:	f003 030f 	and.w	r3, r3, #15
 8007af4:	b2da      	uxtb	r2, r3
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007afe:	0d5b      	lsrs	r3, r3, #21
 8007b00:	b2db      	uxtb	r3, r3
 8007b02:	f003 0301 	and.w	r3, r3, #1
 8007b06:	b2da      	uxtb	r2, r3
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b1a:	0c1b      	lsrs	r3, r3, #16
 8007b1c:	b2db      	uxtb	r3, r3
 8007b1e:	f003 0301 	and.w	r3, r3, #1
 8007b22:	b2da      	uxtb	r2, r3
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b2e:	0bdb      	lsrs	r3, r3, #15
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	f003 0301 	and.w	r3, r3, #1
 8007b36:	b2da      	uxtb	r2, r3
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b42:	0b9b      	lsrs	r3, r3, #14
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	f003 0301 	and.w	r3, r3, #1
 8007b4a:	b2da      	uxtb	r2, r3
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b56:	0b5b      	lsrs	r3, r3, #13
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	b2da      	uxtb	r2, r3
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b6a:	0b1b      	lsrs	r3, r3, #12
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	f003 0301 	and.w	r3, r3, #1
 8007b72:	b2da      	uxtb	r2, r3
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b7e:	0a9b      	lsrs	r3, r3, #10
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	f003 0303 	and.w	r3, r3, #3
 8007b86:	b2da      	uxtb	r2, r3
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b92:	0a1b      	lsrs	r3, r3, #8
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	f003 0303 	and.w	r3, r3, #3
 8007b9a:	b2da      	uxtb	r2, r3
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ba6:	085b      	lsrs	r3, r3, #1
 8007ba8:	b2db      	uxtb	r3, r3
 8007baa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007bae:	b2da      	uxtb	r2, r3
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	370c      	adds	r7, #12
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr
 8007bcc:	004005ff 	.word	0x004005ff

08007bd0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007c1a:	2300      	movs	r3, #0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	370c      	adds	r7, #12
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr

08007c28 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007c28:	b5b0      	push	{r4, r5, r7, lr}
 8007c2a:	b08e      	sub	sp, #56	; 0x38
 8007c2c:	af04      	add	r7, sp, #16
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2203      	movs	r2, #3
 8007c36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c3e:	2b03      	cmp	r3, #3
 8007c40:	d02e      	beq.n	8007ca0 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c48:	d106      	bne.n	8007c58 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c4e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	639a      	str	r2, [r3, #56]	; 0x38
 8007c56:	e029      	b.n	8007cac <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c5e:	d10a      	bne.n	8007c76 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 fb0f 	bl	8008284 <SD_WideBus_Enable>
 8007c66:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c6e:	431a      	orrs	r2, r3
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	639a      	str	r2, [r3, #56]	; 0x38
 8007c74:	e01a      	b.n	8007cac <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d10a      	bne.n	8007c92 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f000 fb4c 	bl	800831a <SD_WideBus_Disable>
 8007c82:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c8a:	431a      	orrs	r2, r3
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	639a      	str	r2, [r3, #56]	; 0x38
 8007c90:	e00c      	b.n	8007cac <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c96:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	639a      	str	r2, [r3, #56]	; 0x38
 8007c9e:	e005      	b.n	8007cac <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ca4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d009      	beq.n	8007cc8 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a18      	ldr	r2, [pc, #96]	; (8007d1c <HAL_SD_ConfigWideBusOperation+0xf4>)
 8007cba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e024      	b.n	8007d12 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	689b      	ldr	r3, [r3, #8]
 8007cd2:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	695b      	ldr	r3, [r3, #20]
 8007ce2:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	699b      	ldr	r3, [r3, #24]
 8007ce8:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681d      	ldr	r5, [r3, #0]
 8007cee:	466c      	mov	r4, sp
 8007cf0:	f107 0318 	add.w	r3, r7, #24
 8007cf4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007cf8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007cfc:	f107 030c 	add.w	r3, r7, #12
 8007d00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007d02:	4628      	mov	r0, r5
 8007d04:	f002 fcb2 	bl	800a66c <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3728      	adds	r7, #40	; 0x28
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bdb0      	pop	{r4, r5, r7, pc}
 8007d1a:	bf00      	nop
 8007d1c:	004005ff 	.word	0x004005ff

08007d20 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b086      	sub	sp, #24
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007d2c:	f107 030c 	add.w	r3, r7, #12
 8007d30:	4619      	mov	r1, r3
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 fa7e 	bl	8008234 <SD_SendStatus>
 8007d38:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d005      	beq.n	8007d4c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	431a      	orrs	r2, r3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	0a5b      	lsrs	r3, r3, #9
 8007d50:	f003 030f 	and.w	r3, r3, #15
 8007d54:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007d56:	693b      	ldr	r3, [r7, #16]
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3718      	adds	r7, #24
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d6c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d7c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8007d7e:	bf00      	nop
 8007d80:	3714      	adds	r7, #20
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr

08007d8a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007d8a:	b580      	push	{r7, lr}
 8007d8c:	b084      	sub	sp, #16
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d96:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d9c:	2b82      	cmp	r3, #130	; 0x82
 8007d9e:	d111      	bne.n	8007dc4 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4618      	mov	r0, r3
 8007da6:	f002 fde7 	bl	800a978 <SDMMC_CmdStopTransfer>
 8007daa:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d008      	beq.n	8007dc4 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	431a      	orrs	r2, r3
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8007dbe:	68f8      	ldr	r0, [r7, #12]
 8007dc0:	f7ff fd58 	bl	8007874 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f022 0208 	bic.w	r2, r2, #8
 8007dd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f240 523a 	movw	r2, #1338	; 0x53a
 8007ddc:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2201      	movs	r2, #1
 8007de2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2200      	movs	r2, #0
 8007dea:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f003 fa47 	bl	800b280 <HAL_SD_RxCpltCallback>
#endif
}
 8007df2:	bf00      	nop
 8007df4:	3710      	adds	r7, #16
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
	...

08007dfc <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b086      	sub	sp, #24
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e08:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f7fd fb7a 	bl	8005504 <HAL_DMA_GetError>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b02      	cmp	r3, #2
 8007e14:	d03e      	beq.n	8007e94 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e1c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e24:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d002      	beq.n	8007e32 <SD_DMAError+0x36>
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d12d      	bne.n	8007e8e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a19      	ldr	r2, [pc, #100]	; (8007e9c <SD_DMAError+0xa0>)
 8007e38:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8007e48:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e4e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8007e56:	6978      	ldr	r0, [r7, #20]
 8007e58:	f7ff ff62 	bl	8007d20 <HAL_SD_GetCardState>
 8007e5c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	2b06      	cmp	r3, #6
 8007e62:	d002      	beq.n	8007e6a <SD_DMAError+0x6e>
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	2b05      	cmp	r3, #5
 8007e68:	d10a      	bne.n	8007e80 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f002 fd82 	bl	800a978 <SDMMC_CmdStopTransfer>
 8007e74:	4602      	mov	r2, r0
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e7a:	431a      	orrs	r2, r3
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8007e8e:	6978      	ldr	r0, [r7, #20]
 8007e90:	f7ff fcf0 	bl	8007874 <HAL_SD_ErrorCallback>
#endif
  }
}
 8007e94:	bf00      	nop
 8007e96:	3718      	adds	r7, #24
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}
 8007e9c:	004005ff 	.word	0x004005ff

08007ea0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b084      	sub	sp, #16
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eac:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f240 523a 	movw	r2, #1338	; 0x53a
 8007eb6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007eb8:	68f8      	ldr	r0, [r7, #12]
 8007eba:	f7ff ff31 	bl	8007d20 <HAL_SD_GetCardState>
 8007ebe:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	2b06      	cmp	r3, #6
 8007ed2:	d002      	beq.n	8007eda <SD_DMATxAbort+0x3a>
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	2b05      	cmp	r3, #5
 8007ed8:	d10a      	bne.n	8007ef0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f002 fd4a 	bl	800a978 <SDMMC_CmdStopTransfer>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eea:	431a      	orrs	r2, r3
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d103      	bne.n	8007f00 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007ef8:	68f8      	ldr	r0, [r7, #12]
 8007efa:	f003 f9ad 	bl	800b258 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007efe:	e002      	b.n	8007f06 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007f00:	68f8      	ldr	r0, [r7, #12]
 8007f02:	f7ff fcb7 	bl	8007874 <HAL_SD_ErrorCallback>
}
 8007f06:	bf00      	nop
 8007f08:	3710      	adds	r7, #16
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}

08007f0e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007f0e:	b580      	push	{r7, lr}
 8007f10:	b084      	sub	sp, #16
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f1a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f240 523a 	movw	r2, #1338	; 0x53a
 8007f24:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007f26:	68f8      	ldr	r0, [r7, #12]
 8007f28:	f7ff fefa 	bl	8007d20 <HAL_SD_GetCardState>
 8007f2c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2201      	movs	r2, #1
 8007f32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	2b06      	cmp	r3, #6
 8007f40:	d002      	beq.n	8007f48 <SD_DMARxAbort+0x3a>
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	2b05      	cmp	r3, #5
 8007f46:	d10a      	bne.n	8007f5e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f002 fd13 	bl	800a978 <SDMMC_CmdStopTransfer>
 8007f52:	4602      	mov	r2, r0
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f58:	431a      	orrs	r2, r3
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d103      	bne.n	8007f6e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007f66:	68f8      	ldr	r0, [r7, #12]
 8007f68:	f003 f976 	bl	800b258 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007f6c:	e002      	b.n	8007f74 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007f6e:	68f8      	ldr	r0, [r7, #12]
 8007f70:	f7ff fc80 	bl	8007874 <HAL_SD_ErrorCallback>
}
 8007f74:	bf00      	nop
 8007f76:	3710      	adds	r7, #16
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}

08007f7c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007f7c:	b5b0      	push	{r4, r5, r7, lr}
 8007f7e:	b094      	sub	sp, #80	; 0x50
 8007f80:	af04      	add	r7, sp, #16
 8007f82:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007f84:	2301      	movs	r3, #1
 8007f86:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f002 fbc5 	bl	800a71c <SDIO_GetPowerState>
 8007f92:	4603      	mov	r3, r0
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d102      	bne.n	8007f9e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007f98:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007f9c:	e0b7      	b.n	800810e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fa2:	2b03      	cmp	r3, #3
 8007fa4:	d02f      	beq.n	8008006 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4618      	mov	r0, r3
 8007fac:	f002 fdee 	bl	800ab8c <SDMMC_CmdSendCID>
 8007fb0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007fb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d001      	beq.n	8007fbc <SD_InitCard+0x40>
    {
      return errorstate;
 8007fb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fba:	e0a8      	b.n	800810e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2100      	movs	r1, #0
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f002 fbef 	bl	800a7a6 <SDIO_GetResponse>
 8007fc8:	4602      	mov	r2, r0
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	2104      	movs	r1, #4
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f002 fbe6 	bl	800a7a6 <SDIO_GetResponse>
 8007fda:	4602      	mov	r2, r0
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	2108      	movs	r1, #8
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f002 fbdd 	bl	800a7a6 <SDIO_GetResponse>
 8007fec:	4602      	mov	r2, r0
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	210c      	movs	r1, #12
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f002 fbd4 	bl	800a7a6 <SDIO_GetResponse>
 8007ffe:	4602      	mov	r2, r0
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800800a:	2b03      	cmp	r3, #3
 800800c:	d00d      	beq.n	800802a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f107 020e 	add.w	r2, r7, #14
 8008016:	4611      	mov	r1, r2
 8008018:	4618      	mov	r0, r3
 800801a:	f002 fdf4 	bl	800ac06 <SDMMC_CmdSetRelAdd>
 800801e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008022:	2b00      	cmp	r3, #0
 8008024:	d001      	beq.n	800802a <SD_InitCard+0xae>
    {
      return errorstate;
 8008026:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008028:	e071      	b.n	800810e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800802e:	2b03      	cmp	r3, #3
 8008030:	d036      	beq.n	80080a0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008032:	89fb      	ldrh	r3, [r7, #14]
 8008034:	461a      	mov	r2, r3
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681a      	ldr	r2, [r3, #0]
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008042:	041b      	lsls	r3, r3, #16
 8008044:	4619      	mov	r1, r3
 8008046:	4610      	mov	r0, r2
 8008048:	f002 fdbe 	bl	800abc8 <SDMMC_CmdSendCSD>
 800804c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800804e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008050:	2b00      	cmp	r3, #0
 8008052:	d001      	beq.n	8008058 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008054:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008056:	e05a      	b.n	800810e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	2100      	movs	r1, #0
 800805e:	4618      	mov	r0, r3
 8008060:	f002 fba1 	bl	800a7a6 <SDIO_GetResponse>
 8008064:	4602      	mov	r2, r0
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	2104      	movs	r1, #4
 8008070:	4618      	mov	r0, r3
 8008072:	f002 fb98 	bl	800a7a6 <SDIO_GetResponse>
 8008076:	4602      	mov	r2, r0
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2108      	movs	r1, #8
 8008082:	4618      	mov	r0, r3
 8008084:	f002 fb8f 	bl	800a7a6 <SDIO_GetResponse>
 8008088:	4602      	mov	r2, r0
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	210c      	movs	r1, #12
 8008094:	4618      	mov	r0, r3
 8008096:	f002 fb86 	bl	800a7a6 <SDIO_GetResponse>
 800809a:	4602      	mov	r2, r0
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	2104      	movs	r1, #4
 80080a6:	4618      	mov	r0, r3
 80080a8:	f002 fb7d 	bl	800a7a6 <SDIO_GetResponse>
 80080ac:	4603      	mov	r3, r0
 80080ae:	0d1a      	lsrs	r2, r3, #20
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80080b4:	f107 0310 	add.w	r3, r7, #16
 80080b8:	4619      	mov	r1, r3
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f7ff fbe4 	bl	8007888 <HAL_SD_GetCardCSD>
 80080c0:	4603      	mov	r3, r0
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d002      	beq.n	80080cc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80080c6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80080ca:	e020      	b.n	800810e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6819      	ldr	r1, [r3, #0]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080d4:	041b      	lsls	r3, r3, #16
 80080d6:	f04f 0400 	mov.w	r4, #0
 80080da:	461a      	mov	r2, r3
 80080dc:	4623      	mov	r3, r4
 80080de:	4608      	mov	r0, r1
 80080e0:	f002 fc6c 	bl	800a9bc <SDMMC_CmdSelDesel>
 80080e4:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80080e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d001      	beq.n	80080f0 <SD_InitCard+0x174>
  {
    return errorstate;
 80080ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080ee:	e00e      	b.n	800810e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681d      	ldr	r5, [r3, #0]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	466c      	mov	r4, sp
 80080f8:	f103 0210 	add.w	r2, r3, #16
 80080fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80080fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008102:	3304      	adds	r3, #4
 8008104:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008106:	4628      	mov	r0, r5
 8008108:	f002 fab0 	bl	800a66c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800810c:	2300      	movs	r3, #0
}
 800810e:	4618      	mov	r0, r3
 8008110:	3740      	adds	r7, #64	; 0x40
 8008112:	46bd      	mov	sp, r7
 8008114:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008118 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b086      	sub	sp, #24
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008120:	2300      	movs	r3, #0
 8008122:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008124:	2300      	movs	r3, #0
 8008126:	617b      	str	r3, [r7, #20]
 8008128:	2300      	movs	r3, #0
 800812a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4618      	mov	r0, r3
 8008132:	f002 fc66 	bl	800aa02 <SDMMC_CmdGoIdleState>
 8008136:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d001      	beq.n	8008142 <SD_PowerON+0x2a>
  {
    return errorstate;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	e072      	b.n	8008228 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4618      	mov	r0, r3
 8008148:	f002 fc79 	bl	800aa3e <SDMMC_CmdOperCond>
 800814c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d00d      	beq.n	8008170 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2200      	movs	r2, #0
 8008158:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4618      	mov	r0, r3
 8008160:	f002 fc4f 	bl	800aa02 <SDMMC_CmdGoIdleState>
 8008164:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d004      	beq.n	8008176 <SD_PowerON+0x5e>
    {
      return errorstate;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	e05b      	b.n	8008228 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2201      	movs	r2, #1
 8008174:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800817a:	2b01      	cmp	r3, #1
 800817c:	d137      	bne.n	80081ee <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	2100      	movs	r1, #0
 8008184:	4618      	mov	r0, r3
 8008186:	f002 fc79 	bl	800aa7c <SDMMC_CmdAppCommand>
 800818a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d02d      	beq.n	80081ee <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008192:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008196:	e047      	b.n	8008228 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	2100      	movs	r1, #0
 800819e:	4618      	mov	r0, r3
 80081a0:	f002 fc6c 	bl	800aa7c <SDMMC_CmdAppCommand>
 80081a4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d001      	beq.n	80081b0 <SD_PowerON+0x98>
    {
      return errorstate;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	e03b      	b.n	8008228 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	491e      	ldr	r1, [pc, #120]	; (8008230 <SD_PowerON+0x118>)
 80081b6:	4618      	mov	r0, r3
 80081b8:	f002 fc82 	bl	800aac0 <SDMMC_CmdAppOperCommand>
 80081bc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d002      	beq.n	80081ca <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80081c4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80081c8:	e02e      	b.n	8008228 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2100      	movs	r1, #0
 80081d0:	4618      	mov	r0, r3
 80081d2:	f002 fae8 	bl	800a7a6 <SDIO_GetResponse>
 80081d6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	0fdb      	lsrs	r3, r3, #31
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d101      	bne.n	80081e4 <SD_PowerON+0xcc>
 80081e0:	2301      	movs	r3, #1
 80081e2:	e000      	b.n	80081e6 <SD_PowerON+0xce>
 80081e4:	2300      	movs	r3, #0
 80081e6:	613b      	str	r3, [r7, #16]

    count++;
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	3301      	adds	r3, #1
 80081ec:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d802      	bhi.n	80081fe <SD_PowerON+0xe6>
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d0cc      	beq.n	8008198 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008204:	4293      	cmp	r3, r2
 8008206:	d902      	bls.n	800820e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008208:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800820c:	e00c      	b.n	8008228 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008214:	2b00      	cmp	r3, #0
 8008216:	d003      	beq.n	8008220 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	645a      	str	r2, [r3, #68]	; 0x44
 800821e:	e002      	b.n	8008226 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008226:	2300      	movs	r3, #0
}
 8008228:	4618      	mov	r0, r3
 800822a:	3718      	adds	r7, #24
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}
 8008230:	c1100000 	.word	0xc1100000

08008234 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b084      	sub	sp, #16
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d102      	bne.n	800824a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008244:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008248:	e018      	b.n	800827c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008252:	041b      	lsls	r3, r3, #16
 8008254:	4619      	mov	r1, r3
 8008256:	4610      	mov	r0, r2
 8008258:	f002 fcf6 	bl	800ac48 <SDMMC_CmdSendStatus>
 800825c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d001      	beq.n	8008268 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	e009      	b.n	800827c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	2100      	movs	r1, #0
 800826e:	4618      	mov	r0, r3
 8008270:	f002 fa99 	bl	800a7a6 <SDIO_GetResponse>
 8008274:	4602      	mov	r2, r0
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3710      	adds	r7, #16
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b086      	sub	sp, #24
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800828c:	2300      	movs	r3, #0
 800828e:	60fb      	str	r3, [r7, #12]
 8008290:	2300      	movs	r3, #0
 8008292:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	2100      	movs	r1, #0
 800829a:	4618      	mov	r0, r3
 800829c:	f002 fa83 	bl	800a7a6 <SDIO_GetResponse>
 80082a0:	4603      	mov	r3, r0
 80082a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80082aa:	d102      	bne.n	80082b2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80082ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80082b0:	e02f      	b.n	8008312 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80082b2:	f107 030c 	add.w	r3, r7, #12
 80082b6:	4619      	mov	r1, r3
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f000 f879 	bl	80083b0 <SD_FindSCR>
 80082be:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d001      	beq.n	80082ca <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	e023      	b.n	8008312 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d01c      	beq.n	800830e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681a      	ldr	r2, [r3, #0]
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082dc:	041b      	lsls	r3, r3, #16
 80082de:	4619      	mov	r1, r3
 80082e0:	4610      	mov	r0, r2
 80082e2:	f002 fbcb 	bl	800aa7c <SDMMC_CmdAppCommand>
 80082e6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d001      	beq.n	80082f2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80082ee:	697b      	ldr	r3, [r7, #20]
 80082f0:	e00f      	b.n	8008312 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	2102      	movs	r1, #2
 80082f8:	4618      	mov	r0, r3
 80082fa:	f002 fc04 	bl	800ab06 <SDMMC_CmdBusWidth>
 80082fe:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d001      	beq.n	800830a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	e003      	b.n	8008312 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800830a:	2300      	movs	r3, #0
 800830c:	e001      	b.n	8008312 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800830e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008312:	4618      	mov	r0, r3
 8008314:	3718      	adds	r7, #24
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}

0800831a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800831a:	b580      	push	{r7, lr}
 800831c:	b086      	sub	sp, #24
 800831e:	af00      	add	r7, sp, #0
 8008320:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008322:	2300      	movs	r3, #0
 8008324:	60fb      	str	r3, [r7, #12]
 8008326:	2300      	movs	r3, #0
 8008328:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	2100      	movs	r1, #0
 8008330:	4618      	mov	r0, r3
 8008332:	f002 fa38 	bl	800a7a6 <SDIO_GetResponse>
 8008336:	4603      	mov	r3, r0
 8008338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800833c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008340:	d102      	bne.n	8008348 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008342:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008346:	e02f      	b.n	80083a8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008348:	f107 030c 	add.w	r3, r7, #12
 800834c:	4619      	mov	r1, r3
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 f82e 	bl	80083b0 <SD_FindSCR>
 8008354:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d001      	beq.n	8008360 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	e023      	b.n	80083a8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008366:	2b00      	cmp	r3, #0
 8008368:	d01c      	beq.n	80083a4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008372:	041b      	lsls	r3, r3, #16
 8008374:	4619      	mov	r1, r3
 8008376:	4610      	mov	r0, r2
 8008378:	f002 fb80 	bl	800aa7c <SDMMC_CmdAppCommand>
 800837c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d001      	beq.n	8008388 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	e00f      	b.n	80083a8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	2100      	movs	r1, #0
 800838e:	4618      	mov	r0, r3
 8008390:	f002 fbb9 	bl	800ab06 <SDMMC_CmdBusWidth>
 8008394:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d001      	beq.n	80083a0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	e003      	b.n	80083a8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80083a0:	2300      	movs	r3, #0
 80083a2:	e001      	b.n	80083a8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80083a4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	3718      	adds	r7, #24
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}

080083b0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80083b0:	b590      	push	{r4, r7, lr}
 80083b2:	b08f      	sub	sp, #60	; 0x3c
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80083ba:	f7fc f8ad 	bl	8004518 <HAL_GetTick>
 80083be:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80083c0:	2300      	movs	r3, #0
 80083c2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80083c4:	2300      	movs	r3, #0
 80083c6:	60bb      	str	r3, [r7, #8]
 80083c8:	2300      	movs	r3, #0
 80083ca:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	2108      	movs	r1, #8
 80083d6:	4618      	mov	r0, r3
 80083d8:	f002 fa24 	bl	800a824 <SDMMC_CmdBlockLength>
 80083dc:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80083de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d001      	beq.n	80083e8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80083e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083e6:	e0a9      	b.n	800853c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083f0:	041b      	lsls	r3, r3, #16
 80083f2:	4619      	mov	r1, r3
 80083f4:	4610      	mov	r0, r2
 80083f6:	f002 fb41 	bl	800aa7c <SDMMC_CmdAppCommand>
 80083fa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80083fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d001      	beq.n	8008406 <SD_FindSCR+0x56>
  {
    return errorstate;
 8008402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008404:	e09a      	b.n	800853c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008406:	f04f 33ff 	mov.w	r3, #4294967295
 800840a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800840c:	2308      	movs	r3, #8
 800840e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8008410:	2330      	movs	r3, #48	; 0x30
 8008412:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008414:	2302      	movs	r3, #2
 8008416:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008418:	2300      	movs	r3, #0
 800841a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800841c:	2301      	movs	r3, #1
 800841e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f107 0210 	add.w	r2, r7, #16
 8008428:	4611      	mov	r1, r2
 800842a:	4618      	mov	r0, r3
 800842c:	f002 f9ce 	bl	800a7cc <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4618      	mov	r0, r3
 8008436:	f002 fb88 	bl	800ab4a <SDMMC_CmdSendSCR>
 800843a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800843c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800843e:	2b00      	cmp	r3, #0
 8008440:	d022      	beq.n	8008488 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8008442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008444:	e07a      	b.n	800853c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800844c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008450:	2b00      	cmp	r3, #0
 8008452:	d00e      	beq.n	8008472 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6819      	ldr	r1, [r3, #0]
 8008458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800845a:	009b      	lsls	r3, r3, #2
 800845c:	f107 0208 	add.w	r2, r7, #8
 8008460:	18d4      	adds	r4, r2, r3
 8008462:	4608      	mov	r0, r1
 8008464:	f002 f92d 	bl	800a6c2 <SDIO_ReadFIFO>
 8008468:	4603      	mov	r3, r0
 800846a:	6023      	str	r3, [r4, #0]
      index++;
 800846c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800846e:	3301      	adds	r3, #1
 8008470:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008472:	f7fc f851 	bl	8004518 <HAL_GetTick>
 8008476:	4602      	mov	r2, r0
 8008478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800847a:	1ad3      	subs	r3, r2, r3
 800847c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008480:	d102      	bne.n	8008488 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008482:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008486:	e059      	b.n	800853c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800848e:	f240 432a 	movw	r3, #1066	; 0x42a
 8008492:	4013      	ands	r3, r2
 8008494:	2b00      	cmp	r3, #0
 8008496:	d0d6      	beq.n	8008446 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800849e:	f003 0308 	and.w	r3, r3, #8
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d005      	beq.n	80084b2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	2208      	movs	r2, #8
 80084ac:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80084ae:	2308      	movs	r3, #8
 80084b0:	e044      	b.n	800853c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084b8:	f003 0302 	and.w	r3, r3, #2
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d005      	beq.n	80084cc <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	2202      	movs	r2, #2
 80084c6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80084c8:	2302      	movs	r3, #2
 80084ca:	e037      	b.n	800853c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084d2:	f003 0320 	and.w	r3, r3, #32
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d005      	beq.n	80084e6 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	2220      	movs	r2, #32
 80084e0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80084e2:	2320      	movs	r3, #32
 80084e4:	e02a      	b.n	800853c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f240 523a 	movw	r2, #1338	; 0x53a
 80084ee:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	061a      	lsls	r2, r3, #24
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	021b      	lsls	r3, r3, #8
 80084f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80084fc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	0a1b      	lsrs	r3, r3, #8
 8008502:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008506:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	0e1b      	lsrs	r3, r3, #24
 800850c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800850e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008510:	601a      	str	r2, [r3, #0]
    scr++;
 8008512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008514:	3304      	adds	r3, #4
 8008516:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	061a      	lsls	r2, r3, #24
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	021b      	lsls	r3, r3, #8
 8008520:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008524:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	0a1b      	lsrs	r3, r3, #8
 800852a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800852e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	0e1b      	lsrs	r3, r3, #24
 8008534:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008538:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800853a:	2300      	movs	r3, #0
}
 800853c:	4618      	mov	r0, r3
 800853e:	373c      	adds	r7, #60	; 0x3c
 8008540:	46bd      	mov	sp, r7
 8008542:	bd90      	pop	{r4, r7, pc}

08008544 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b086      	sub	sp, #24
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008550:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008556:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d03f      	beq.n	80085de <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800855e:	2300      	movs	r3, #0
 8008560:	617b      	str	r3, [r7, #20]
 8008562:	e033      	b.n	80085cc <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4618      	mov	r0, r3
 800856a:	f002 f8aa 	bl	800a6c2 <SDIO_ReadFIFO>
 800856e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	b2da      	uxtb	r2, r3
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	3301      	adds	r3, #1
 800857c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	3b01      	subs	r3, #1
 8008582:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	0a1b      	lsrs	r3, r3, #8
 8008588:	b2da      	uxtb	r2, r3
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	3301      	adds	r3, #1
 8008592:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	3b01      	subs	r3, #1
 8008598:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	0c1b      	lsrs	r3, r3, #16
 800859e:	b2da      	uxtb	r2, r3
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	3301      	adds	r3, #1
 80085a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	3b01      	subs	r3, #1
 80085ae:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	0e1b      	lsrs	r3, r3, #24
 80085b4:	b2da      	uxtb	r2, r3
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	3301      	adds	r3, #1
 80085be:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	3b01      	subs	r3, #1
 80085c4:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	3301      	adds	r3, #1
 80085ca:	617b      	str	r3, [r7, #20]
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	2b07      	cmp	r3, #7
 80085d0:	d9c8      	bls.n	8008564 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	68fa      	ldr	r2, [r7, #12]
 80085d6:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	693a      	ldr	r2, [r7, #16]
 80085dc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80085de:	bf00      	nop
 80085e0:	3718      	adds	r7, #24
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}

080085e6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80085e6:	b580      	push	{r7, lr}
 80085e8:	b086      	sub	sp, #24
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6a1b      	ldr	r3, [r3, #32]
 80085f2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085f8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d043      	beq.n	8008688 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008600:	2300      	movs	r3, #0
 8008602:	617b      	str	r3, [r7, #20]
 8008604:	e037      	b.n	8008676 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	781b      	ldrb	r3, [r3, #0]
 800860a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	3301      	adds	r3, #1
 8008610:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	3b01      	subs	r3, #1
 8008616:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	781b      	ldrb	r3, [r3, #0]
 800861c:	021a      	lsls	r2, r3, #8
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	4313      	orrs	r3, r2
 8008622:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	3301      	adds	r3, #1
 8008628:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	3b01      	subs	r3, #1
 800862e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	041a      	lsls	r2, r3, #16
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	4313      	orrs	r3, r2
 800863a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	3301      	adds	r3, #1
 8008640:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	3b01      	subs	r3, #1
 8008646:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	061a      	lsls	r2, r3, #24
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	4313      	orrs	r3, r2
 8008652:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	3301      	adds	r3, #1
 8008658:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800865a:	693b      	ldr	r3, [r7, #16]
 800865c:	3b01      	subs	r3, #1
 800865e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f107 0208 	add.w	r2, r7, #8
 8008668:	4611      	mov	r1, r2
 800866a:	4618      	mov	r0, r3
 800866c:	f002 f836 	bl	800a6dc <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	3301      	adds	r3, #1
 8008674:	617b      	str	r3, [r7, #20]
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	2b07      	cmp	r3, #7
 800867a:	d9c4      	bls.n	8008606 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	693a      	ldr	r2, [r7, #16]
 8008686:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8008688:	bf00      	nop
 800868a:	3718      	adds	r7, #24
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}

08008690 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b082      	sub	sp, #8
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d101      	bne.n	80086a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800869e:	2301      	movs	r3, #1
 80086a0:	e056      	b.n	8008750 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2200      	movs	r2, #0
 80086a6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80086ae:	b2db      	uxtb	r3, r3
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d106      	bne.n	80086c2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f7fb f9dd 	bl	8003a7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2202      	movs	r2, #2
 80086c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086d8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	685a      	ldr	r2, [r3, #4]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	689b      	ldr	r3, [r3, #8]
 80086e2:	431a      	orrs	r2, r3
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	431a      	orrs	r2, r3
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	691b      	ldr	r3, [r3, #16]
 80086ee:	431a      	orrs	r2, r3
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	695b      	ldr	r3, [r3, #20]
 80086f4:	431a      	orrs	r2, r3
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	699b      	ldr	r3, [r3, #24]
 80086fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80086fe:	431a      	orrs	r2, r3
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	69db      	ldr	r3, [r3, #28]
 8008704:	431a      	orrs	r2, r3
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6a1b      	ldr	r3, [r3, #32]
 800870a:	ea42 0103 	orr.w	r1, r2, r3
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	430a      	orrs	r2, r1
 8008718:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	699b      	ldr	r3, [r3, #24]
 800871e:	0c1b      	lsrs	r3, r3, #16
 8008720:	f003 0104 	and.w	r1, r3, #4
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	430a      	orrs	r2, r1
 800872e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	69da      	ldr	r2, [r3, #28]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800873e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2200      	movs	r2, #0
 8008744:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2201      	movs	r2, #1
 800874a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800874e:	2300      	movs	r3, #0
}
 8008750:	4618      	mov	r0, r3
 8008752:	3708      	adds	r7, #8
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b088      	sub	sp, #32
 800875c:	af00      	add	r7, sp, #0
 800875e:	60f8      	str	r0, [r7, #12]
 8008760:	60b9      	str	r1, [r7, #8]
 8008762:	603b      	str	r3, [r7, #0]
 8008764:	4613      	mov	r3, r2
 8008766:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008768:	2300      	movs	r3, #0
 800876a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008772:	2b01      	cmp	r3, #1
 8008774:	d101      	bne.n	800877a <HAL_SPI_Transmit+0x22>
 8008776:	2302      	movs	r3, #2
 8008778:	e11e      	b.n	80089b8 <HAL_SPI_Transmit+0x260>
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2201      	movs	r2, #1
 800877e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008782:	f7fb fec9 	bl	8004518 <HAL_GetTick>
 8008786:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008788:	88fb      	ldrh	r3, [r7, #6]
 800878a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008792:	b2db      	uxtb	r3, r3
 8008794:	2b01      	cmp	r3, #1
 8008796:	d002      	beq.n	800879e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008798:	2302      	movs	r3, #2
 800879a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800879c:	e103      	b.n	80089a6 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d002      	beq.n	80087aa <HAL_SPI_Transmit+0x52>
 80087a4:	88fb      	ldrh	r3, [r7, #6]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d102      	bne.n	80087b0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80087aa:	2301      	movs	r3, #1
 80087ac:	77fb      	strb	r3, [r7, #31]
    goto error;
 80087ae:	e0fa      	b.n	80089a6 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2203      	movs	r2, #3
 80087b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2200      	movs	r2, #0
 80087bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	68ba      	ldr	r2, [r7, #8]
 80087c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	88fa      	ldrh	r2, [r7, #6]
 80087c8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	88fa      	ldrh	r2, [r7, #6]
 80087ce:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2200      	movs	r2, #0
 80087d4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2200      	movs	r2, #0
 80087da:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2200      	movs	r2, #0
 80087e0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2200      	movs	r2, #0
 80087e6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2200      	movs	r2, #0
 80087ec:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087f6:	d107      	bne.n	8008808 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008806:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008812:	2b40      	cmp	r3, #64	; 0x40
 8008814:	d007      	beq.n	8008826 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008824:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800882e:	d14b      	bne.n	80088c8 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d002      	beq.n	800883e <HAL_SPI_Transmit+0xe6>
 8008838:	8afb      	ldrh	r3, [r7, #22]
 800883a:	2b01      	cmp	r3, #1
 800883c:	d13e      	bne.n	80088bc <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008842:	881a      	ldrh	r2, [r3, #0]
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800884e:	1c9a      	adds	r2, r3, #2
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008858:	b29b      	uxth	r3, r3
 800885a:	3b01      	subs	r3, #1
 800885c:	b29a      	uxth	r2, r3
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008862:	e02b      	b.n	80088bc <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	689b      	ldr	r3, [r3, #8]
 800886a:	f003 0302 	and.w	r3, r3, #2
 800886e:	2b02      	cmp	r3, #2
 8008870:	d112      	bne.n	8008898 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008876:	881a      	ldrh	r2, [r3, #0]
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008882:	1c9a      	adds	r2, r3, #2
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800888c:	b29b      	uxth	r3, r3
 800888e:	3b01      	subs	r3, #1
 8008890:	b29a      	uxth	r2, r3
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	86da      	strh	r2, [r3, #54]	; 0x36
 8008896:	e011      	b.n	80088bc <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008898:	f7fb fe3e 	bl	8004518 <HAL_GetTick>
 800889c:	4602      	mov	r2, r0
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	683a      	ldr	r2, [r7, #0]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d803      	bhi.n	80088b0 <HAL_SPI_Transmit+0x158>
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088ae:	d102      	bne.n	80088b6 <HAL_SPI_Transmit+0x15e>
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d102      	bne.n	80088bc <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80088b6:	2303      	movs	r3, #3
 80088b8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80088ba:	e074      	b.n	80089a6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088c0:	b29b      	uxth	r3, r3
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d1ce      	bne.n	8008864 <HAL_SPI_Transmit+0x10c>
 80088c6:	e04c      	b.n	8008962 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d002      	beq.n	80088d6 <HAL_SPI_Transmit+0x17e>
 80088d0:	8afb      	ldrh	r3, [r7, #22]
 80088d2:	2b01      	cmp	r3, #1
 80088d4:	d140      	bne.n	8008958 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	330c      	adds	r3, #12
 80088e0:	7812      	ldrb	r2, [r2, #0]
 80088e2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088e8:	1c5a      	adds	r2, r3, #1
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	3b01      	subs	r3, #1
 80088f6:	b29a      	uxth	r2, r3
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80088fc:	e02c      	b.n	8008958 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	f003 0302 	and.w	r3, r3, #2
 8008908:	2b02      	cmp	r3, #2
 800890a:	d113      	bne.n	8008934 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	330c      	adds	r3, #12
 8008916:	7812      	ldrb	r2, [r2, #0]
 8008918:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800891e:	1c5a      	adds	r2, r3, #1
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008928:	b29b      	uxth	r3, r3
 800892a:	3b01      	subs	r3, #1
 800892c:	b29a      	uxth	r2, r3
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	86da      	strh	r2, [r3, #54]	; 0x36
 8008932:	e011      	b.n	8008958 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008934:	f7fb fdf0 	bl	8004518 <HAL_GetTick>
 8008938:	4602      	mov	r2, r0
 800893a:	69bb      	ldr	r3, [r7, #24]
 800893c:	1ad3      	subs	r3, r2, r3
 800893e:	683a      	ldr	r2, [r7, #0]
 8008940:	429a      	cmp	r2, r3
 8008942:	d803      	bhi.n	800894c <HAL_SPI_Transmit+0x1f4>
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800894a:	d102      	bne.n	8008952 <HAL_SPI_Transmit+0x1fa>
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d102      	bne.n	8008958 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8008952:	2303      	movs	r3, #3
 8008954:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008956:	e026      	b.n	80089a6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800895c:	b29b      	uxth	r3, r3
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1cd      	bne.n	80088fe <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008962:	69ba      	ldr	r2, [r7, #24]
 8008964:	6839      	ldr	r1, [r7, #0]
 8008966:	68f8      	ldr	r0, [r7, #12]
 8008968:	f000 fba4 	bl	80090b4 <SPI_EndRxTxTransaction>
 800896c:	4603      	mov	r3, r0
 800896e:	2b00      	cmp	r3, #0
 8008970:	d002      	beq.n	8008978 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2220      	movs	r2, #32
 8008976:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d10a      	bne.n	8008996 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008980:	2300      	movs	r3, #0
 8008982:	613b      	str	r3, [r7, #16]
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68db      	ldr	r3, [r3, #12]
 800898a:	613b      	str	r3, [r7, #16]
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	689b      	ldr	r3, [r3, #8]
 8008992:	613b      	str	r3, [r7, #16]
 8008994:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800899a:	2b00      	cmp	r3, #0
 800899c:	d002      	beq.n	80089a4 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800899e:	2301      	movs	r3, #1
 80089a0:	77fb      	strb	r3, [r7, #31]
 80089a2:	e000      	b.n	80089a6 <HAL_SPI_Transmit+0x24e>
  }

error:
 80089a4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2201      	movs	r2, #1
 80089aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	2200      	movs	r2, #0
 80089b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80089b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3720      	adds	r7, #32
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}

080089c0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b088      	sub	sp, #32
 80089c4:	af02      	add	r7, sp, #8
 80089c6:	60f8      	str	r0, [r7, #12]
 80089c8:	60b9      	str	r1, [r7, #8]
 80089ca:	603b      	str	r3, [r7, #0]
 80089cc:	4613      	mov	r3, r2
 80089ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80089d0:	2300      	movs	r3, #0
 80089d2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80089dc:	d112      	bne.n	8008a04 <HAL_SPI_Receive+0x44>
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	689b      	ldr	r3, [r3, #8]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d10e      	bne.n	8008a04 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2204      	movs	r2, #4
 80089ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80089ee:	88fa      	ldrh	r2, [r7, #6]
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	9300      	str	r3, [sp, #0]
 80089f4:	4613      	mov	r3, r2
 80089f6:	68ba      	ldr	r2, [r7, #8]
 80089f8:	68b9      	ldr	r1, [r7, #8]
 80089fa:	68f8      	ldr	r0, [r7, #12]
 80089fc:	f000 f8e9 	bl	8008bd2 <HAL_SPI_TransmitReceive>
 8008a00:	4603      	mov	r3, r0
 8008a02:	e0e2      	b.n	8008bca <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008a0a:	2b01      	cmp	r3, #1
 8008a0c:	d101      	bne.n	8008a12 <HAL_SPI_Receive+0x52>
 8008a0e:	2302      	movs	r3, #2
 8008a10:	e0db      	b.n	8008bca <HAL_SPI_Receive+0x20a>
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	2201      	movs	r2, #1
 8008a16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008a1a:	f7fb fd7d 	bl	8004518 <HAL_GetTick>
 8008a1e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d002      	beq.n	8008a32 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008a30:	e0c2      	b.n	8008bb8 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d002      	beq.n	8008a3e <HAL_SPI_Receive+0x7e>
 8008a38:	88fb      	ldrh	r3, [r7, #6]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d102      	bne.n	8008a44 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008a42:	e0b9      	b.n	8008bb8 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2204      	movs	r2, #4
 8008a48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	68ba      	ldr	r2, [r7, #8]
 8008a56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	88fa      	ldrh	r2, [r7, #6]
 8008a5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	88fa      	ldrh	r2, [r7, #6]
 8008a62:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2200      	movs	r2, #0
 8008a68:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2200      	movs	r2, #0
 8008a74:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	689b      	ldr	r3, [r3, #8]
 8008a86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a8a:	d107      	bne.n	8008a9c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008a9a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aa6:	2b40      	cmp	r3, #64	; 0x40
 8008aa8:	d007      	beq.n	8008aba <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ab8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	68db      	ldr	r3, [r3, #12]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d162      	bne.n	8008b88 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008ac2:	e02e      	b.n	8008b22 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	689b      	ldr	r3, [r3, #8]
 8008aca:	f003 0301 	and.w	r3, r3, #1
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	d115      	bne.n	8008afe <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f103 020c 	add.w	r2, r3, #12
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ade:	7812      	ldrb	r2, [r2, #0]
 8008ae0:	b2d2      	uxtb	r2, r2
 8008ae2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae8:	1c5a      	adds	r2, r3, #1
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	3b01      	subs	r3, #1
 8008af6:	b29a      	uxth	r2, r3
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008afc:	e011      	b.n	8008b22 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008afe:	f7fb fd0b 	bl	8004518 <HAL_GetTick>
 8008b02:	4602      	mov	r2, r0
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	1ad3      	subs	r3, r2, r3
 8008b08:	683a      	ldr	r2, [r7, #0]
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d803      	bhi.n	8008b16 <HAL_SPI_Receive+0x156>
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b14:	d102      	bne.n	8008b1c <HAL_SPI_Receive+0x15c>
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d102      	bne.n	8008b22 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8008b1c:	2303      	movs	r3, #3
 8008b1e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008b20:	e04a      	b.n	8008bb8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b26:	b29b      	uxth	r3, r3
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d1cb      	bne.n	8008ac4 <HAL_SPI_Receive+0x104>
 8008b2c:	e031      	b.n	8008b92 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	689b      	ldr	r3, [r3, #8]
 8008b34:	f003 0301 	and.w	r3, r3, #1
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d113      	bne.n	8008b64 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	68da      	ldr	r2, [r3, #12]
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b46:	b292      	uxth	r2, r2
 8008b48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b4e:	1c9a      	adds	r2, r3, #2
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	3b01      	subs	r3, #1
 8008b5c:	b29a      	uxth	r2, r3
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008b62:	e011      	b.n	8008b88 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b64:	f7fb fcd8 	bl	8004518 <HAL_GetTick>
 8008b68:	4602      	mov	r2, r0
 8008b6a:	693b      	ldr	r3, [r7, #16]
 8008b6c:	1ad3      	subs	r3, r2, r3
 8008b6e:	683a      	ldr	r2, [r7, #0]
 8008b70:	429a      	cmp	r2, r3
 8008b72:	d803      	bhi.n	8008b7c <HAL_SPI_Receive+0x1bc>
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b7a:	d102      	bne.n	8008b82 <HAL_SPI_Receive+0x1c2>
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d102      	bne.n	8008b88 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8008b82:	2303      	movs	r3, #3
 8008b84:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008b86:	e017      	b.n	8008bb8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b8c:	b29b      	uxth	r3, r3
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d1cd      	bne.n	8008b2e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b92:	693a      	ldr	r2, [r7, #16]
 8008b94:	6839      	ldr	r1, [r7, #0]
 8008b96:	68f8      	ldr	r0, [r7, #12]
 8008b98:	f000 fa27 	bl	8008fea <SPI_EndRxTransaction>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d002      	beq.n	8008ba8 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2220      	movs	r2, #32
 8008ba6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d002      	beq.n	8008bb6 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	75fb      	strb	r3, [r7, #23]
 8008bb4:	e000      	b.n	8008bb8 <HAL_SPI_Receive+0x1f8>
  }

error :
 8008bb6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2201      	movs	r2, #1
 8008bbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008bc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3718      	adds	r7, #24
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}

08008bd2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008bd2:	b580      	push	{r7, lr}
 8008bd4:	b08c      	sub	sp, #48	; 0x30
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	60f8      	str	r0, [r7, #12]
 8008bda:	60b9      	str	r1, [r7, #8]
 8008bdc:	607a      	str	r2, [r7, #4]
 8008bde:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008be0:	2301      	movs	r3, #1
 8008be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008be4:	2300      	movs	r3, #0
 8008be6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d101      	bne.n	8008bf8 <HAL_SPI_TransmitReceive+0x26>
 8008bf4:	2302      	movs	r3, #2
 8008bf6:	e18a      	b.n	8008f0e <HAL_SPI_TransmitReceive+0x33c>
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2201      	movs	r2, #1
 8008bfc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008c00:	f7fb fc8a 	bl	8004518 <HAL_GetTick>
 8008c04:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008c0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	685b      	ldr	r3, [r3, #4]
 8008c14:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008c16:	887b      	ldrh	r3, [r7, #2]
 8008c18:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008c1a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008c1e:	2b01      	cmp	r3, #1
 8008c20:	d00f      	beq.n	8008c42 <HAL_SPI_TransmitReceive+0x70>
 8008c22:	69fb      	ldr	r3, [r7, #28]
 8008c24:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008c28:	d107      	bne.n	8008c3a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	689b      	ldr	r3, [r3, #8]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d103      	bne.n	8008c3a <HAL_SPI_TransmitReceive+0x68>
 8008c32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008c36:	2b04      	cmp	r3, #4
 8008c38:	d003      	beq.n	8008c42 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008c3a:	2302      	movs	r3, #2
 8008c3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008c40:	e15b      	b.n	8008efa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d005      	beq.n	8008c54 <HAL_SPI_TransmitReceive+0x82>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d002      	beq.n	8008c54 <HAL_SPI_TransmitReceive+0x82>
 8008c4e:	887b      	ldrh	r3, [r7, #2]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d103      	bne.n	8008c5c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008c54:	2301      	movs	r3, #1
 8008c56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008c5a:	e14e      	b.n	8008efa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008c62:	b2db      	uxtb	r3, r3
 8008c64:	2b04      	cmp	r3, #4
 8008c66:	d003      	beq.n	8008c70 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2205      	movs	r2, #5
 8008c6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2200      	movs	r2, #0
 8008c74:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	687a      	ldr	r2, [r7, #4]
 8008c7a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	887a      	ldrh	r2, [r7, #2]
 8008c80:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	887a      	ldrh	r2, [r7, #2]
 8008c86:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	68ba      	ldr	r2, [r7, #8]
 8008c8c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	887a      	ldrh	r2, [r7, #2]
 8008c92:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	887a      	ldrh	r2, [r7, #2]
 8008c98:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cb0:	2b40      	cmp	r3, #64	; 0x40
 8008cb2:	d007      	beq.n	8008cc4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	681a      	ldr	r2, [r3, #0]
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008cc2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ccc:	d178      	bne.n	8008dc0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	685b      	ldr	r3, [r3, #4]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d002      	beq.n	8008cdc <HAL_SPI_TransmitReceive+0x10a>
 8008cd6:	8b7b      	ldrh	r3, [r7, #26]
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d166      	bne.n	8008daa <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ce0:	881a      	ldrh	r2, [r3, #0]
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cec:	1c9a      	adds	r2, r3, #2
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	3b01      	subs	r3, #1
 8008cfa:	b29a      	uxth	r2, r3
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d00:	e053      	b.n	8008daa <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	f003 0302 	and.w	r3, r3, #2
 8008d0c:	2b02      	cmp	r3, #2
 8008d0e:	d11b      	bne.n	8008d48 <HAL_SPI_TransmitReceive+0x176>
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d016      	beq.n	8008d48 <HAL_SPI_TransmitReceive+0x176>
 8008d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d113      	bne.n	8008d48 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d24:	881a      	ldrh	r2, [r3, #0]
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d30:	1c9a      	adds	r2, r3, #2
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d3a:	b29b      	uxth	r3, r3
 8008d3c:	3b01      	subs	r3, #1
 8008d3e:	b29a      	uxth	r2, r3
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008d44:	2300      	movs	r3, #0
 8008d46:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	f003 0301 	and.w	r3, r3, #1
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d119      	bne.n	8008d8a <HAL_SPI_TransmitReceive+0x1b8>
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d5a:	b29b      	uxth	r3, r3
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d014      	beq.n	8008d8a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	68da      	ldr	r2, [r3, #12]
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d6a:	b292      	uxth	r2, r2
 8008d6c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d72:	1c9a      	adds	r2, r3, #2
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	3b01      	subs	r3, #1
 8008d80:	b29a      	uxth	r2, r3
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d86:	2301      	movs	r3, #1
 8008d88:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008d8a:	f7fb fbc5 	bl	8004518 <HAL_GetTick>
 8008d8e:	4602      	mov	r2, r0
 8008d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d92:	1ad3      	subs	r3, r2, r3
 8008d94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d807      	bhi.n	8008daa <HAL_SPI_TransmitReceive+0x1d8>
 8008d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008da0:	d003      	beq.n	8008daa <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008da2:	2303      	movs	r3, #3
 8008da4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008da8:	e0a7      	b.n	8008efa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008dae:	b29b      	uxth	r3, r3
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d1a6      	bne.n	8008d02 <HAL_SPI_TransmitReceive+0x130>
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d1a1      	bne.n	8008d02 <HAL_SPI_TransmitReceive+0x130>
 8008dbe:	e07c      	b.n	8008eba <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <HAL_SPI_TransmitReceive+0x1fc>
 8008dc8:	8b7b      	ldrh	r3, [r7, #26]
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	d16b      	bne.n	8008ea6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	330c      	adds	r3, #12
 8008dd8:	7812      	ldrb	r2, [r2, #0]
 8008dda:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008de0:	1c5a      	adds	r2, r3, #1
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	3b01      	subs	r3, #1
 8008dee:	b29a      	uxth	r2, r3
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008df4:	e057      	b.n	8008ea6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	689b      	ldr	r3, [r3, #8]
 8008dfc:	f003 0302 	and.w	r3, r3, #2
 8008e00:	2b02      	cmp	r3, #2
 8008e02:	d11c      	bne.n	8008e3e <HAL_SPI_TransmitReceive+0x26c>
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e08:	b29b      	uxth	r3, r3
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d017      	beq.n	8008e3e <HAL_SPI_TransmitReceive+0x26c>
 8008e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	d114      	bne.n	8008e3e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	330c      	adds	r3, #12
 8008e1e:	7812      	ldrb	r2, [r2, #0]
 8008e20:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e26:	1c5a      	adds	r2, r3, #1
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e30:	b29b      	uxth	r3, r3
 8008e32:	3b01      	subs	r3, #1
 8008e34:	b29a      	uxth	r2, r3
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	f003 0301 	and.w	r3, r3, #1
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d119      	bne.n	8008e80 <HAL_SPI_TransmitReceive+0x2ae>
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d014      	beq.n	8008e80 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	68da      	ldr	r2, [r3, #12]
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e60:	b2d2      	uxtb	r2, r2
 8008e62:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e68:	1c5a      	adds	r2, r3, #1
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e72:	b29b      	uxth	r3, r3
 8008e74:	3b01      	subs	r3, #1
 8008e76:	b29a      	uxth	r2, r3
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008e80:	f7fb fb4a 	bl	8004518 <HAL_GetTick>
 8008e84:	4602      	mov	r2, r0
 8008e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e88:	1ad3      	subs	r3, r2, r3
 8008e8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d803      	bhi.n	8008e98 <HAL_SPI_TransmitReceive+0x2c6>
 8008e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e96:	d102      	bne.n	8008e9e <HAL_SPI_TransmitReceive+0x2cc>
 8008e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d103      	bne.n	8008ea6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008e9e:	2303      	movs	r3, #3
 8008ea0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008ea4:	e029      	b.n	8008efa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d1a2      	bne.n	8008df6 <HAL_SPI_TransmitReceive+0x224>
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008eb4:	b29b      	uxth	r3, r3
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d19d      	bne.n	8008df6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008eba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ebc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008ebe:	68f8      	ldr	r0, [r7, #12]
 8008ec0:	f000 f8f8 	bl	80090b4 <SPI_EndRxTxTransaction>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d006      	beq.n	8008ed8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2220      	movs	r2, #32
 8008ed4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008ed6:	e010      	b.n	8008efa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	689b      	ldr	r3, [r3, #8]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d10b      	bne.n	8008ef8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	617b      	str	r3, [r7, #20]
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	68db      	ldr	r3, [r3, #12]
 8008eea:	617b      	str	r3, [r7, #20]
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	617b      	str	r3, [r7, #20]
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	e000      	b.n	8008efa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008ef8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	2201      	movs	r2, #1
 8008efe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	2200      	movs	r2, #0
 8008f06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008f0a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	3730      	adds	r7, #48	; 0x30
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}

08008f16 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008f16:	b580      	push	{r7, lr}
 8008f18:	b084      	sub	sp, #16
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	60f8      	str	r0, [r7, #12]
 8008f1e:	60b9      	str	r1, [r7, #8]
 8008f20:	603b      	str	r3, [r7, #0]
 8008f22:	4613      	mov	r3, r2
 8008f24:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f26:	e04c      	b.n	8008fc2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f2e:	d048      	beq.n	8008fc2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008f30:	f7fb faf2 	bl	8004518 <HAL_GetTick>
 8008f34:	4602      	mov	r2, r0
 8008f36:	69bb      	ldr	r3, [r7, #24]
 8008f38:	1ad3      	subs	r3, r2, r3
 8008f3a:	683a      	ldr	r2, [r7, #0]
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d902      	bls.n	8008f46 <SPI_WaitFlagStateUntilTimeout+0x30>
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d13d      	bne.n	8008fc2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	685a      	ldr	r2, [r3, #4]
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008f54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f5e:	d111      	bne.n	8008f84 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	689b      	ldr	r3, [r3, #8]
 8008f64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f68:	d004      	beq.n	8008f74 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	689b      	ldr	r3, [r3, #8]
 8008f6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f72:	d107      	bne.n	8008f84 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f8c:	d10f      	bne.n	8008fae <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	681a      	ldr	r2, [r3, #0]
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f9c:	601a      	str	r2, [r3, #0]
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	681a      	ldr	r2, [r3, #0]
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008fac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008fbe:	2303      	movs	r3, #3
 8008fc0:	e00f      	b.n	8008fe2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	689a      	ldr	r2, [r3, #8]
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	4013      	ands	r3, r2
 8008fcc:	68ba      	ldr	r2, [r7, #8]
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	bf0c      	ite	eq
 8008fd2:	2301      	moveq	r3, #1
 8008fd4:	2300      	movne	r3, #0
 8008fd6:	b2db      	uxtb	r3, r3
 8008fd8:	461a      	mov	r2, r3
 8008fda:	79fb      	ldrb	r3, [r7, #7]
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d1a3      	bne.n	8008f28 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8008fe0:	2300      	movs	r3, #0
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	3710      	adds	r7, #16
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}

08008fea <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008fea:	b580      	push	{r7, lr}
 8008fec:	b086      	sub	sp, #24
 8008fee:	af02      	add	r7, sp, #8
 8008ff0:	60f8      	str	r0, [r7, #12]
 8008ff2:	60b9      	str	r1, [r7, #8]
 8008ff4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ffe:	d111      	bne.n	8009024 <SPI_EndRxTransaction+0x3a>
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	689b      	ldr	r3, [r3, #8]
 8009004:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009008:	d004      	beq.n	8009014 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009012:	d107      	bne.n	8009024 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009022:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800902c:	d12a      	bne.n	8009084 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	689b      	ldr	r3, [r3, #8]
 8009032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009036:	d012      	beq.n	800905e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	9300      	str	r3, [sp, #0]
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	2200      	movs	r2, #0
 8009040:	2180      	movs	r1, #128	; 0x80
 8009042:	68f8      	ldr	r0, [r7, #12]
 8009044:	f7ff ff67 	bl	8008f16 <SPI_WaitFlagStateUntilTimeout>
 8009048:	4603      	mov	r3, r0
 800904a:	2b00      	cmp	r3, #0
 800904c:	d02d      	beq.n	80090aa <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009052:	f043 0220 	orr.w	r2, r3, #32
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800905a:	2303      	movs	r3, #3
 800905c:	e026      	b.n	80090ac <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	2200      	movs	r2, #0
 8009066:	2101      	movs	r1, #1
 8009068:	68f8      	ldr	r0, [r7, #12]
 800906a:	f7ff ff54 	bl	8008f16 <SPI_WaitFlagStateUntilTimeout>
 800906e:	4603      	mov	r3, r0
 8009070:	2b00      	cmp	r3, #0
 8009072:	d01a      	beq.n	80090aa <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009078:	f043 0220 	orr.w	r2, r3, #32
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009080:	2303      	movs	r3, #3
 8009082:	e013      	b.n	80090ac <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	9300      	str	r3, [sp, #0]
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	2200      	movs	r2, #0
 800908c:	2101      	movs	r1, #1
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	f7ff ff41 	bl	8008f16 <SPI_WaitFlagStateUntilTimeout>
 8009094:	4603      	mov	r3, r0
 8009096:	2b00      	cmp	r3, #0
 8009098:	d007      	beq.n	80090aa <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800909e:	f043 0220 	orr.w	r2, r3, #32
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80090a6:	2303      	movs	r3, #3
 80090a8:	e000      	b.n	80090ac <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80090aa:	2300      	movs	r3, #0
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	3710      	adds	r7, #16
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}

080090b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b088      	sub	sp, #32
 80090b8:	af02      	add	r7, sp, #8
 80090ba:	60f8      	str	r0, [r7, #12]
 80090bc:	60b9      	str	r1, [r7, #8]
 80090be:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80090c0:	4b1b      	ldr	r3, [pc, #108]	; (8009130 <SPI_EndRxTxTransaction+0x7c>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a1b      	ldr	r2, [pc, #108]	; (8009134 <SPI_EndRxTxTransaction+0x80>)
 80090c6:	fba2 2303 	umull	r2, r3, r2, r3
 80090ca:	0d5b      	lsrs	r3, r3, #21
 80090cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80090d0:	fb02 f303 	mul.w	r3, r2, r3
 80090d4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	685b      	ldr	r3, [r3, #4]
 80090da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80090de:	d112      	bne.n	8009106 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	9300      	str	r3, [sp, #0]
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	2200      	movs	r2, #0
 80090e8:	2180      	movs	r1, #128	; 0x80
 80090ea:	68f8      	ldr	r0, [r7, #12]
 80090ec:	f7ff ff13 	bl	8008f16 <SPI_WaitFlagStateUntilTimeout>
 80090f0:	4603      	mov	r3, r0
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d016      	beq.n	8009124 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090fa:	f043 0220 	orr.w	r2, r3, #32
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009102:	2303      	movs	r3, #3
 8009104:	e00f      	b.n	8009126 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d00a      	beq.n	8009122 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	3b01      	subs	r3, #1
 8009110:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800911c:	2b80      	cmp	r3, #128	; 0x80
 800911e:	d0f2      	beq.n	8009106 <SPI_EndRxTxTransaction+0x52>
 8009120:	e000      	b.n	8009124 <SPI_EndRxTxTransaction+0x70>
        break;
 8009122:	bf00      	nop
  }

  return HAL_OK;
 8009124:	2300      	movs	r3, #0
}
 8009126:	4618      	mov	r0, r3
 8009128:	3718      	adds	r7, #24
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}
 800912e:	bf00      	nop
 8009130:	20000000 	.word	0x20000000
 8009134:	165e9f81 	.word	0x165e9f81

08009138 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b082      	sub	sp, #8
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d101      	bne.n	800914a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009146:	2301      	movs	r3, #1
 8009148:	e01d      	b.n	8009186 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009150:	b2db      	uxtb	r3, r3
 8009152:	2b00      	cmp	r3, #0
 8009154:	d106      	bne.n	8009164 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2200      	movs	r2, #0
 800915a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f7fa fd48 	bl	8003bf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2202      	movs	r2, #2
 8009168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681a      	ldr	r2, [r3, #0]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	3304      	adds	r3, #4
 8009174:	4619      	mov	r1, r3
 8009176:	4610      	mov	r0, r2
 8009178:	f000 fb56 	bl	8009828 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2201      	movs	r2, #1
 8009180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009184:	2300      	movs	r3, #0
}
 8009186:	4618      	mov	r0, r3
 8009188:	3708      	adds	r7, #8
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}

0800918e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800918e:	b480      	push	{r7}
 8009190:	b085      	sub	sp, #20
 8009192:	af00      	add	r7, sp, #0
 8009194:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	68da      	ldr	r2, [r3, #12]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f042 0201 	orr.w	r2, r2, #1
 80091a4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	f003 0307 	and.w	r3, r3, #7
 80091b0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2b06      	cmp	r3, #6
 80091b6:	d007      	beq.n	80091c8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	681a      	ldr	r2, [r3, #0]
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f042 0201 	orr.w	r2, r2, #1
 80091c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80091c8:	2300      	movs	r3, #0
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3714      	adds	r7, #20
 80091ce:	46bd      	mov	sp, r7
 80091d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d4:	4770      	bx	lr

080091d6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80091d6:	b580      	push	{r7, lr}
 80091d8:	b082      	sub	sp, #8
 80091da:	af00      	add	r7, sp, #0
 80091dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d101      	bne.n	80091e8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80091e4:	2301      	movs	r3, #1
 80091e6:	e01d      	b.n	8009224 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d106      	bne.n	8009202 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2200      	movs	r2, #0
 80091f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f7fa fc85 	bl	8003b0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2202      	movs	r2, #2
 8009206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681a      	ldr	r2, [r3, #0]
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	3304      	adds	r3, #4
 8009212:	4619      	mov	r1, r3
 8009214:	4610      	mov	r0, r2
 8009216:	f000 fb07 	bl	8009828 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2201      	movs	r2, #1
 800921e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009222:	2300      	movs	r3, #0
}
 8009224:	4618      	mov	r0, r3
 8009226:	3708      	adds	r7, #8
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b084      	sub	sp, #16
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	2201      	movs	r2, #1
 800923c:	6839      	ldr	r1, [r7, #0]
 800923e:	4618      	mov	r0, r3
 8009240:	f000 fd42 	bl	8009cc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	4a15      	ldr	r2, [pc, #84]	; (80092a0 <HAL_TIM_PWM_Start+0x74>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d004      	beq.n	8009258 <HAL_TIM_PWM_Start+0x2c>
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	4a14      	ldr	r2, [pc, #80]	; (80092a4 <HAL_TIM_PWM_Start+0x78>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d101      	bne.n	800925c <HAL_TIM_PWM_Start+0x30>
 8009258:	2301      	movs	r3, #1
 800925a:	e000      	b.n	800925e <HAL_TIM_PWM_Start+0x32>
 800925c:	2300      	movs	r3, #0
 800925e:	2b00      	cmp	r3, #0
 8009260:	d007      	beq.n	8009272 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009270:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	f003 0307 	and.w	r3, r3, #7
 800927c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	2b06      	cmp	r3, #6
 8009282:	d007      	beq.n	8009294 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	681a      	ldr	r2, [r3, #0]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f042 0201 	orr.w	r2, r2, #1
 8009292:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	3710      	adds	r7, #16
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}
 800929e:	bf00      	nop
 80092a0:	40010000 	.word	0x40010000
 80092a4:	40010400 	.word	0x40010400

080092a8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b086      	sub	sp, #24
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
 80092b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d101      	bne.n	80092bc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80092b8:	2301      	movs	r3, #1
 80092ba:	e083      	b.n	80093c4 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092c2:	b2db      	uxtb	r3, r3
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d106      	bne.n	80092d6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2200      	movs	r2, #0
 80092cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f7fa fd01 	bl	8003cd8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2202      	movs	r2, #2
 80092da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	6812      	ldr	r2, [r2, #0]
 80092e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80092ec:	f023 0307 	bic.w	r3, r3, #7
 80092f0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681a      	ldr	r2, [r3, #0]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	3304      	adds	r3, #4
 80092fa:	4619      	mov	r1, r3
 80092fc:	4610      	mov	r0, r2
 80092fe:	f000 fa93 	bl	8009828 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	699b      	ldr	r3, [r3, #24]
 8009310:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	6a1b      	ldr	r3, [r3, #32]
 8009318:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	697a      	ldr	r2, [r7, #20]
 8009320:	4313      	orrs	r3, r2
 8009322:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800932a:	f023 0303 	bic.w	r3, r3, #3
 800932e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	689a      	ldr	r2, [r3, #8]
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	699b      	ldr	r3, [r3, #24]
 8009338:	021b      	lsls	r3, r3, #8
 800933a:	4313      	orrs	r3, r2
 800933c:	693a      	ldr	r2, [r7, #16]
 800933e:	4313      	orrs	r3, r2
 8009340:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009348:	f023 030c 	bic.w	r3, r3, #12
 800934c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800934e:	693b      	ldr	r3, [r7, #16]
 8009350:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009354:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009358:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	68da      	ldr	r2, [r3, #12]
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	69db      	ldr	r3, [r3, #28]
 8009362:	021b      	lsls	r3, r3, #8
 8009364:	4313      	orrs	r3, r2
 8009366:	693a      	ldr	r2, [r7, #16]
 8009368:	4313      	orrs	r3, r2
 800936a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	691b      	ldr	r3, [r3, #16]
 8009370:	011a      	lsls	r2, r3, #4
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	6a1b      	ldr	r3, [r3, #32]
 8009376:	031b      	lsls	r3, r3, #12
 8009378:	4313      	orrs	r3, r2
 800937a:	693a      	ldr	r2, [r7, #16]
 800937c:	4313      	orrs	r3, r2
 800937e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009386:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800938e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	685a      	ldr	r2, [r3, #4]
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	695b      	ldr	r3, [r3, #20]
 8009398:	011b      	lsls	r3, r3, #4
 800939a:	4313      	orrs	r3, r2
 800939c:	68fa      	ldr	r2, [r7, #12]
 800939e:	4313      	orrs	r3, r2
 80093a0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	697a      	ldr	r2, [r7, #20]
 80093a8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	693a      	ldr	r2, [r7, #16]
 80093b0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	68fa      	ldr	r2, [r7, #12]
 80093b8:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2201      	movs	r2, #1
 80093be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80093c2:	2300      	movs	r3, #0
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3718      	adds	r7, #24
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}

080093cc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b082      	sub	sp, #8
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
 80093d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d002      	beq.n	80093e2 <HAL_TIM_Encoder_Start+0x16>
 80093dc:	2b04      	cmp	r3, #4
 80093de:	d008      	beq.n	80093f2 <HAL_TIM_Encoder_Start+0x26>
 80093e0:	e00f      	b.n	8009402 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	2201      	movs	r2, #1
 80093e8:	2100      	movs	r1, #0
 80093ea:	4618      	mov	r0, r3
 80093ec:	f000 fc6c 	bl	8009cc8 <TIM_CCxChannelCmd>
      break;
 80093f0:	e016      	b.n	8009420 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	2201      	movs	r2, #1
 80093f8:	2104      	movs	r1, #4
 80093fa:	4618      	mov	r0, r3
 80093fc:	f000 fc64 	bl	8009cc8 <TIM_CCxChannelCmd>
      break;
 8009400:	e00e      	b.n	8009420 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2201      	movs	r2, #1
 8009408:	2100      	movs	r1, #0
 800940a:	4618      	mov	r0, r3
 800940c:	f000 fc5c 	bl	8009cc8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	2201      	movs	r2, #1
 8009416:	2104      	movs	r1, #4
 8009418:	4618      	mov	r0, r3
 800941a:	f000 fc55 	bl	8009cc8 <TIM_CCxChannelCmd>
      break;
 800941e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f042 0201 	orr.w	r2, r2, #1
 800942e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009430:	2300      	movs	r3, #0
}
 8009432:	4618      	mov	r0, r3
 8009434:	3708      	adds	r7, #8
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}

0800943a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800943a:	b580      	push	{r7, lr}
 800943c:	b082      	sub	sp, #8
 800943e:	af00      	add	r7, sp, #0
 8009440:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	691b      	ldr	r3, [r3, #16]
 8009448:	f003 0302 	and.w	r3, r3, #2
 800944c:	2b02      	cmp	r3, #2
 800944e:	d122      	bne.n	8009496 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	68db      	ldr	r3, [r3, #12]
 8009456:	f003 0302 	and.w	r3, r3, #2
 800945a:	2b02      	cmp	r3, #2
 800945c:	d11b      	bne.n	8009496 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f06f 0202 	mvn.w	r2, #2
 8009466:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2201      	movs	r2, #1
 800946c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	699b      	ldr	r3, [r3, #24]
 8009474:	f003 0303 	and.w	r3, r3, #3
 8009478:	2b00      	cmp	r3, #0
 800947a:	d003      	beq.n	8009484 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 f9b5 	bl	80097ec <HAL_TIM_IC_CaptureCallback>
 8009482:	e005      	b.n	8009490 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f000 f9a7 	bl	80097d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 f9b8 	bl	8009800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2200      	movs	r2, #0
 8009494:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	691b      	ldr	r3, [r3, #16]
 800949c:	f003 0304 	and.w	r3, r3, #4
 80094a0:	2b04      	cmp	r3, #4
 80094a2:	d122      	bne.n	80094ea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	68db      	ldr	r3, [r3, #12]
 80094aa:	f003 0304 	and.w	r3, r3, #4
 80094ae:	2b04      	cmp	r3, #4
 80094b0:	d11b      	bne.n	80094ea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f06f 0204 	mvn.w	r2, #4
 80094ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2202      	movs	r2, #2
 80094c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	699b      	ldr	r3, [r3, #24]
 80094c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d003      	beq.n	80094d8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f000 f98b 	bl	80097ec <HAL_TIM_IC_CaptureCallback>
 80094d6:	e005      	b.n	80094e4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f000 f97d 	bl	80097d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 f98e 	bl	8009800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2200      	movs	r2, #0
 80094e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	691b      	ldr	r3, [r3, #16]
 80094f0:	f003 0308 	and.w	r3, r3, #8
 80094f4:	2b08      	cmp	r3, #8
 80094f6:	d122      	bne.n	800953e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	68db      	ldr	r3, [r3, #12]
 80094fe:	f003 0308 	and.w	r3, r3, #8
 8009502:	2b08      	cmp	r3, #8
 8009504:	d11b      	bne.n	800953e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f06f 0208 	mvn.w	r2, #8
 800950e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2204      	movs	r2, #4
 8009514:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	69db      	ldr	r3, [r3, #28]
 800951c:	f003 0303 	and.w	r3, r3, #3
 8009520:	2b00      	cmp	r3, #0
 8009522:	d003      	beq.n	800952c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f000 f961 	bl	80097ec <HAL_TIM_IC_CaptureCallback>
 800952a:	e005      	b.n	8009538 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f000 f953 	bl	80097d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 f964 	bl	8009800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2200      	movs	r2, #0
 800953c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	691b      	ldr	r3, [r3, #16]
 8009544:	f003 0310 	and.w	r3, r3, #16
 8009548:	2b10      	cmp	r3, #16
 800954a:	d122      	bne.n	8009592 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	68db      	ldr	r3, [r3, #12]
 8009552:	f003 0310 	and.w	r3, r3, #16
 8009556:	2b10      	cmp	r3, #16
 8009558:	d11b      	bne.n	8009592 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f06f 0210 	mvn.w	r2, #16
 8009562:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2208      	movs	r2, #8
 8009568:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	69db      	ldr	r3, [r3, #28]
 8009570:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009574:	2b00      	cmp	r3, #0
 8009576:	d003      	beq.n	8009580 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f000 f937 	bl	80097ec <HAL_TIM_IC_CaptureCallback>
 800957e:	e005      	b.n	800958c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f000 f929 	bl	80097d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f000 f93a 	bl	8009800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2200      	movs	r2, #0
 8009590:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	691b      	ldr	r3, [r3, #16]
 8009598:	f003 0301 	and.w	r3, r3, #1
 800959c:	2b01      	cmp	r3, #1
 800959e:	d10e      	bne.n	80095be <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	68db      	ldr	r3, [r3, #12]
 80095a6:	f003 0301 	and.w	r3, r3, #1
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d107      	bne.n	80095be <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f06f 0201 	mvn.w	r2, #1
 80095b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f7f9 f885 	bl	80026c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	691b      	ldr	r3, [r3, #16]
 80095c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095c8:	2b80      	cmp	r3, #128	; 0x80
 80095ca:	d10e      	bne.n	80095ea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	68db      	ldr	r3, [r3, #12]
 80095d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095d6:	2b80      	cmp	r3, #128	; 0x80
 80095d8:	d107      	bne.n	80095ea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80095e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f000 fc6d 	bl	8009ec4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	691b      	ldr	r3, [r3, #16]
 80095f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095f4:	2b40      	cmp	r3, #64	; 0x40
 80095f6:	d10e      	bne.n	8009616 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009602:	2b40      	cmp	r3, #64	; 0x40
 8009604:	d107      	bne.n	8009616 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800960e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 f8ff 	bl	8009814 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	691b      	ldr	r3, [r3, #16]
 800961c:	f003 0320 	and.w	r3, r3, #32
 8009620:	2b20      	cmp	r3, #32
 8009622:	d10e      	bne.n	8009642 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	68db      	ldr	r3, [r3, #12]
 800962a:	f003 0320 	and.w	r3, r3, #32
 800962e:	2b20      	cmp	r3, #32
 8009630:	d107      	bne.n	8009642 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f06f 0220 	mvn.w	r2, #32
 800963a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 fc37 	bl	8009eb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009642:	bf00      	nop
 8009644:	3708      	adds	r7, #8
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}
	...

0800964c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b084      	sub	sp, #16
 8009650:	af00      	add	r7, sp, #0
 8009652:	60f8      	str	r0, [r7, #12]
 8009654:	60b9      	str	r1, [r7, #8]
 8009656:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800965e:	2b01      	cmp	r3, #1
 8009660:	d101      	bne.n	8009666 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009662:	2302      	movs	r3, #2
 8009664:	e0b4      	b.n	80097d0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2201      	movs	r2, #1
 800966a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2202      	movs	r2, #2
 8009672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2b0c      	cmp	r3, #12
 800967a:	f200 809f 	bhi.w	80097bc <HAL_TIM_PWM_ConfigChannel+0x170>
 800967e:	a201      	add	r2, pc, #4	; (adr r2, 8009684 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009684:	080096b9 	.word	0x080096b9
 8009688:	080097bd 	.word	0x080097bd
 800968c:	080097bd 	.word	0x080097bd
 8009690:	080097bd 	.word	0x080097bd
 8009694:	080096f9 	.word	0x080096f9
 8009698:	080097bd 	.word	0x080097bd
 800969c:	080097bd 	.word	0x080097bd
 80096a0:	080097bd 	.word	0x080097bd
 80096a4:	0800973b 	.word	0x0800973b
 80096a8:	080097bd 	.word	0x080097bd
 80096ac:	080097bd 	.word	0x080097bd
 80096b0:	080097bd 	.word	0x080097bd
 80096b4:	0800977b 	.word	0x0800977b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	68b9      	ldr	r1, [r7, #8]
 80096be:	4618      	mov	r0, r3
 80096c0:	f000 f952 	bl	8009968 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	699a      	ldr	r2, [r3, #24]
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f042 0208 	orr.w	r2, r2, #8
 80096d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	699a      	ldr	r2, [r3, #24]
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f022 0204 	bic.w	r2, r2, #4
 80096e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	6999      	ldr	r1, [r3, #24]
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	691a      	ldr	r2, [r3, #16]
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	430a      	orrs	r2, r1
 80096f4:	619a      	str	r2, [r3, #24]
      break;
 80096f6:	e062      	b.n	80097be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	68b9      	ldr	r1, [r7, #8]
 80096fe:	4618      	mov	r0, r3
 8009700:	f000 f9a2 	bl	8009a48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	699a      	ldr	r2, [r3, #24]
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009712:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	699a      	ldr	r2, [r3, #24]
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009722:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	6999      	ldr	r1, [r3, #24]
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	691b      	ldr	r3, [r3, #16]
 800972e:	021a      	lsls	r2, r3, #8
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	430a      	orrs	r2, r1
 8009736:	619a      	str	r2, [r3, #24]
      break;
 8009738:	e041      	b.n	80097be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	68b9      	ldr	r1, [r7, #8]
 8009740:	4618      	mov	r0, r3
 8009742:	f000 f9f7 	bl	8009b34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	69da      	ldr	r2, [r3, #28]
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f042 0208 	orr.w	r2, r2, #8
 8009754:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	69da      	ldr	r2, [r3, #28]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f022 0204 	bic.w	r2, r2, #4
 8009764:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	69d9      	ldr	r1, [r3, #28]
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	691a      	ldr	r2, [r3, #16]
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	430a      	orrs	r2, r1
 8009776:	61da      	str	r2, [r3, #28]
      break;
 8009778:	e021      	b.n	80097be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	68b9      	ldr	r1, [r7, #8]
 8009780:	4618      	mov	r0, r3
 8009782:	f000 fa4b 	bl	8009c1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	69da      	ldr	r2, [r3, #28]
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009794:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	69da      	ldr	r2, [r3, #28]
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80097a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	69d9      	ldr	r1, [r3, #28]
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	691b      	ldr	r3, [r3, #16]
 80097b0:	021a      	lsls	r2, r3, #8
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	430a      	orrs	r2, r1
 80097b8:	61da      	str	r2, [r3, #28]
      break;
 80097ba:	e000      	b.n	80097be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80097bc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	2201      	movs	r2, #1
 80097c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2200      	movs	r2, #0
 80097ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80097ce:	2300      	movs	r3, #0
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	3710      	adds	r7, #16
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}

080097d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80097d8:	b480      	push	{r7}
 80097da:	b083      	sub	sp, #12
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80097e0:	bf00      	nop
 80097e2:	370c      	adds	r7, #12
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b083      	sub	sp, #12
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80097f4:	bf00      	nop
 80097f6:	370c      	adds	r7, #12
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009800:	b480      	push	{r7}
 8009802:	b083      	sub	sp, #12
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009808:	bf00      	nop
 800980a:	370c      	adds	r7, #12
 800980c:	46bd      	mov	sp, r7
 800980e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009812:	4770      	bx	lr

08009814 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009814:	b480      	push	{r7}
 8009816:	b083      	sub	sp, #12
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800981c:	bf00      	nop
 800981e:	370c      	adds	r7, #12
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr

08009828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009828:	b480      	push	{r7}
 800982a:	b085      	sub	sp, #20
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4a40      	ldr	r2, [pc, #256]	; (800993c <TIM_Base_SetConfig+0x114>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d013      	beq.n	8009868 <TIM_Base_SetConfig+0x40>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009846:	d00f      	beq.n	8009868 <TIM_Base_SetConfig+0x40>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	4a3d      	ldr	r2, [pc, #244]	; (8009940 <TIM_Base_SetConfig+0x118>)
 800984c:	4293      	cmp	r3, r2
 800984e:	d00b      	beq.n	8009868 <TIM_Base_SetConfig+0x40>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	4a3c      	ldr	r2, [pc, #240]	; (8009944 <TIM_Base_SetConfig+0x11c>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d007      	beq.n	8009868 <TIM_Base_SetConfig+0x40>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	4a3b      	ldr	r2, [pc, #236]	; (8009948 <TIM_Base_SetConfig+0x120>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d003      	beq.n	8009868 <TIM_Base_SetConfig+0x40>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	4a3a      	ldr	r2, [pc, #232]	; (800994c <TIM_Base_SetConfig+0x124>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d108      	bne.n	800987a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800986e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	68fa      	ldr	r2, [r7, #12]
 8009876:	4313      	orrs	r3, r2
 8009878:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	4a2f      	ldr	r2, [pc, #188]	; (800993c <TIM_Base_SetConfig+0x114>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d02b      	beq.n	80098da <TIM_Base_SetConfig+0xb2>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009888:	d027      	beq.n	80098da <TIM_Base_SetConfig+0xb2>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	4a2c      	ldr	r2, [pc, #176]	; (8009940 <TIM_Base_SetConfig+0x118>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d023      	beq.n	80098da <TIM_Base_SetConfig+0xb2>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	4a2b      	ldr	r2, [pc, #172]	; (8009944 <TIM_Base_SetConfig+0x11c>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d01f      	beq.n	80098da <TIM_Base_SetConfig+0xb2>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	4a2a      	ldr	r2, [pc, #168]	; (8009948 <TIM_Base_SetConfig+0x120>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d01b      	beq.n	80098da <TIM_Base_SetConfig+0xb2>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	4a29      	ldr	r2, [pc, #164]	; (800994c <TIM_Base_SetConfig+0x124>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d017      	beq.n	80098da <TIM_Base_SetConfig+0xb2>
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	4a28      	ldr	r2, [pc, #160]	; (8009950 <TIM_Base_SetConfig+0x128>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d013      	beq.n	80098da <TIM_Base_SetConfig+0xb2>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	4a27      	ldr	r2, [pc, #156]	; (8009954 <TIM_Base_SetConfig+0x12c>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d00f      	beq.n	80098da <TIM_Base_SetConfig+0xb2>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	4a26      	ldr	r2, [pc, #152]	; (8009958 <TIM_Base_SetConfig+0x130>)
 80098be:	4293      	cmp	r3, r2
 80098c0:	d00b      	beq.n	80098da <TIM_Base_SetConfig+0xb2>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	4a25      	ldr	r2, [pc, #148]	; (800995c <TIM_Base_SetConfig+0x134>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d007      	beq.n	80098da <TIM_Base_SetConfig+0xb2>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	4a24      	ldr	r2, [pc, #144]	; (8009960 <TIM_Base_SetConfig+0x138>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d003      	beq.n	80098da <TIM_Base_SetConfig+0xb2>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	4a23      	ldr	r2, [pc, #140]	; (8009964 <TIM_Base_SetConfig+0x13c>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d108      	bne.n	80098ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	68db      	ldr	r3, [r3, #12]
 80098e6:	68fa      	ldr	r2, [r7, #12]
 80098e8:	4313      	orrs	r3, r2
 80098ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	695b      	ldr	r3, [r3, #20]
 80098f6:	4313      	orrs	r3, r2
 80098f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	68fa      	ldr	r2, [r7, #12]
 80098fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	689a      	ldr	r2, [r3, #8]
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	681a      	ldr	r2, [r3, #0]
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	4a0a      	ldr	r2, [pc, #40]	; (800993c <TIM_Base_SetConfig+0x114>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d003      	beq.n	8009920 <TIM_Base_SetConfig+0xf8>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	4a0c      	ldr	r2, [pc, #48]	; (800994c <TIM_Base_SetConfig+0x124>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d103      	bne.n	8009928 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	691a      	ldr	r2, [r3, #16]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2201      	movs	r2, #1
 800992c:	615a      	str	r2, [r3, #20]
}
 800992e:	bf00      	nop
 8009930:	3714      	adds	r7, #20
 8009932:	46bd      	mov	sp, r7
 8009934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009938:	4770      	bx	lr
 800993a:	bf00      	nop
 800993c:	40010000 	.word	0x40010000
 8009940:	40000400 	.word	0x40000400
 8009944:	40000800 	.word	0x40000800
 8009948:	40000c00 	.word	0x40000c00
 800994c:	40010400 	.word	0x40010400
 8009950:	40014000 	.word	0x40014000
 8009954:	40014400 	.word	0x40014400
 8009958:	40014800 	.word	0x40014800
 800995c:	40001800 	.word	0x40001800
 8009960:	40001c00 	.word	0x40001c00
 8009964:	40002000 	.word	0x40002000

08009968 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009968:	b480      	push	{r7}
 800996a:	b087      	sub	sp, #28
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
 8009970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6a1b      	ldr	r3, [r3, #32]
 8009976:	f023 0201 	bic.w	r2, r3, #1
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a1b      	ldr	r3, [r3, #32]
 8009982:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	685b      	ldr	r3, [r3, #4]
 8009988:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	699b      	ldr	r3, [r3, #24]
 800998e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	f023 0303 	bic.w	r3, r3, #3
 800999e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	68fa      	ldr	r2, [r7, #12]
 80099a6:	4313      	orrs	r3, r2
 80099a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80099aa:	697b      	ldr	r3, [r7, #20]
 80099ac:	f023 0302 	bic.w	r3, r3, #2
 80099b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	689b      	ldr	r3, [r3, #8]
 80099b6:	697a      	ldr	r2, [r7, #20]
 80099b8:	4313      	orrs	r3, r2
 80099ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	4a20      	ldr	r2, [pc, #128]	; (8009a40 <TIM_OC1_SetConfig+0xd8>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d003      	beq.n	80099cc <TIM_OC1_SetConfig+0x64>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	4a1f      	ldr	r2, [pc, #124]	; (8009a44 <TIM_OC1_SetConfig+0xdc>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d10c      	bne.n	80099e6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	f023 0308 	bic.w	r3, r3, #8
 80099d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	68db      	ldr	r3, [r3, #12]
 80099d8:	697a      	ldr	r2, [r7, #20]
 80099da:	4313      	orrs	r3, r2
 80099dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	f023 0304 	bic.w	r3, r3, #4
 80099e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	4a15      	ldr	r2, [pc, #84]	; (8009a40 <TIM_OC1_SetConfig+0xd8>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d003      	beq.n	80099f6 <TIM_OC1_SetConfig+0x8e>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	4a14      	ldr	r2, [pc, #80]	; (8009a44 <TIM_OC1_SetConfig+0xdc>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d111      	bne.n	8009a1a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80099fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80099fe:	693b      	ldr	r3, [r7, #16]
 8009a00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009a04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	695b      	ldr	r3, [r3, #20]
 8009a0a:	693a      	ldr	r2, [r7, #16]
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	699b      	ldr	r3, [r3, #24]
 8009a14:	693a      	ldr	r2, [r7, #16]
 8009a16:	4313      	orrs	r3, r2
 8009a18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	693a      	ldr	r2, [r7, #16]
 8009a1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	68fa      	ldr	r2, [r7, #12]
 8009a24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	685a      	ldr	r2, [r3, #4]
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	697a      	ldr	r2, [r7, #20]
 8009a32:	621a      	str	r2, [r3, #32]
}
 8009a34:	bf00      	nop
 8009a36:	371c      	adds	r7, #28
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3e:	4770      	bx	lr
 8009a40:	40010000 	.word	0x40010000
 8009a44:	40010400 	.word	0x40010400

08009a48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b087      	sub	sp, #28
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6a1b      	ldr	r3, [r3, #32]
 8009a56:	f023 0210 	bic.w	r2, r3, #16
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6a1b      	ldr	r3, [r3, #32]
 8009a62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	699b      	ldr	r3, [r3, #24]
 8009a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	021b      	lsls	r3, r3, #8
 8009a86:	68fa      	ldr	r2, [r7, #12]
 8009a88:	4313      	orrs	r3, r2
 8009a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	f023 0320 	bic.w	r3, r3, #32
 8009a92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	689b      	ldr	r3, [r3, #8]
 8009a98:	011b      	lsls	r3, r3, #4
 8009a9a:	697a      	ldr	r2, [r7, #20]
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	4a22      	ldr	r2, [pc, #136]	; (8009b2c <TIM_OC2_SetConfig+0xe4>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d003      	beq.n	8009ab0 <TIM_OC2_SetConfig+0x68>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	4a21      	ldr	r2, [pc, #132]	; (8009b30 <TIM_OC2_SetConfig+0xe8>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d10d      	bne.n	8009acc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009ab0:	697b      	ldr	r3, [r7, #20]
 8009ab2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ab6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	68db      	ldr	r3, [r3, #12]
 8009abc:	011b      	lsls	r3, r3, #4
 8009abe:	697a      	ldr	r2, [r7, #20]
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009aca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	4a17      	ldr	r2, [pc, #92]	; (8009b2c <TIM_OC2_SetConfig+0xe4>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d003      	beq.n	8009adc <TIM_OC2_SetConfig+0x94>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	4a16      	ldr	r2, [pc, #88]	; (8009b30 <TIM_OC2_SetConfig+0xe8>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d113      	bne.n	8009b04 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ae2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009aea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	695b      	ldr	r3, [r3, #20]
 8009af0:	009b      	lsls	r3, r3, #2
 8009af2:	693a      	ldr	r2, [r7, #16]
 8009af4:	4313      	orrs	r3, r2
 8009af6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	699b      	ldr	r3, [r3, #24]
 8009afc:	009b      	lsls	r3, r3, #2
 8009afe:	693a      	ldr	r2, [r7, #16]
 8009b00:	4313      	orrs	r3, r2
 8009b02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	693a      	ldr	r2, [r7, #16]
 8009b08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	68fa      	ldr	r2, [r7, #12]
 8009b0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	685a      	ldr	r2, [r3, #4]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	697a      	ldr	r2, [r7, #20]
 8009b1c:	621a      	str	r2, [r3, #32]
}
 8009b1e:	bf00      	nop
 8009b20:	371c      	adds	r7, #28
 8009b22:	46bd      	mov	sp, r7
 8009b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b28:	4770      	bx	lr
 8009b2a:	bf00      	nop
 8009b2c:	40010000 	.word	0x40010000
 8009b30:	40010400 	.word	0x40010400

08009b34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b34:	b480      	push	{r7}
 8009b36:	b087      	sub	sp, #28
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6a1b      	ldr	r3, [r3, #32]
 8009b42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6a1b      	ldr	r3, [r3, #32]
 8009b4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	685b      	ldr	r3, [r3, #4]
 8009b54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	69db      	ldr	r3, [r3, #28]
 8009b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	f023 0303 	bic.w	r3, r3, #3
 8009b6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	68fa      	ldr	r2, [r7, #12]
 8009b72:	4313      	orrs	r3, r2
 8009b74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009b7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	689b      	ldr	r3, [r3, #8]
 8009b82:	021b      	lsls	r3, r3, #8
 8009b84:	697a      	ldr	r2, [r7, #20]
 8009b86:	4313      	orrs	r3, r2
 8009b88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	4a21      	ldr	r2, [pc, #132]	; (8009c14 <TIM_OC3_SetConfig+0xe0>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d003      	beq.n	8009b9a <TIM_OC3_SetConfig+0x66>
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	4a20      	ldr	r2, [pc, #128]	; (8009c18 <TIM_OC3_SetConfig+0xe4>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d10d      	bne.n	8009bb6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009ba0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	68db      	ldr	r3, [r3, #12]
 8009ba6:	021b      	lsls	r3, r3, #8
 8009ba8:	697a      	ldr	r2, [r7, #20]
 8009baa:	4313      	orrs	r3, r2
 8009bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009bb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	4a16      	ldr	r2, [pc, #88]	; (8009c14 <TIM_OC3_SetConfig+0xe0>)
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d003      	beq.n	8009bc6 <TIM_OC3_SetConfig+0x92>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	4a15      	ldr	r2, [pc, #84]	; (8009c18 <TIM_OC3_SetConfig+0xe4>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d113      	bne.n	8009bee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009bcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009bd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	695b      	ldr	r3, [r3, #20]
 8009bda:	011b      	lsls	r3, r3, #4
 8009bdc:	693a      	ldr	r2, [r7, #16]
 8009bde:	4313      	orrs	r3, r2
 8009be0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	699b      	ldr	r3, [r3, #24]
 8009be6:	011b      	lsls	r3, r3, #4
 8009be8:	693a      	ldr	r2, [r7, #16]
 8009bea:	4313      	orrs	r3, r2
 8009bec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	693a      	ldr	r2, [r7, #16]
 8009bf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	68fa      	ldr	r2, [r7, #12]
 8009bf8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	685a      	ldr	r2, [r3, #4]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	697a      	ldr	r2, [r7, #20]
 8009c06:	621a      	str	r2, [r3, #32]
}
 8009c08:	bf00      	nop
 8009c0a:	371c      	adds	r7, #28
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c12:	4770      	bx	lr
 8009c14:	40010000 	.word	0x40010000
 8009c18:	40010400 	.word	0x40010400

08009c1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b087      	sub	sp, #28
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
 8009c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6a1b      	ldr	r3, [r3, #32]
 8009c2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	6a1b      	ldr	r3, [r3, #32]
 8009c36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	69db      	ldr	r3, [r3, #28]
 8009c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	021b      	lsls	r3, r3, #8
 8009c5a:	68fa      	ldr	r2, [r7, #12]
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009c60:	693b      	ldr	r3, [r7, #16]
 8009c62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	031b      	lsls	r3, r3, #12
 8009c6e:	693a      	ldr	r2, [r7, #16]
 8009c70:	4313      	orrs	r3, r2
 8009c72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	4a12      	ldr	r2, [pc, #72]	; (8009cc0 <TIM_OC4_SetConfig+0xa4>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d003      	beq.n	8009c84 <TIM_OC4_SetConfig+0x68>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	4a11      	ldr	r2, [pc, #68]	; (8009cc4 <TIM_OC4_SetConfig+0xa8>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d109      	bne.n	8009c98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009c8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	695b      	ldr	r3, [r3, #20]
 8009c90:	019b      	lsls	r3, r3, #6
 8009c92:	697a      	ldr	r2, [r7, #20]
 8009c94:	4313      	orrs	r3, r2
 8009c96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	697a      	ldr	r2, [r7, #20]
 8009c9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	68fa      	ldr	r2, [r7, #12]
 8009ca2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	685a      	ldr	r2, [r3, #4]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	693a      	ldr	r2, [r7, #16]
 8009cb0:	621a      	str	r2, [r3, #32]
}
 8009cb2:	bf00      	nop
 8009cb4:	371c      	adds	r7, #28
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbc:	4770      	bx	lr
 8009cbe:	bf00      	nop
 8009cc0:	40010000 	.word	0x40010000
 8009cc4:	40010400 	.word	0x40010400

08009cc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b087      	sub	sp, #28
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009cd4:	68bb      	ldr	r3, [r7, #8]
 8009cd6:	f003 031f 	and.w	r3, r3, #31
 8009cda:	2201      	movs	r2, #1
 8009cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8009ce0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	6a1a      	ldr	r2, [r3, #32]
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	43db      	mvns	r3, r3
 8009cea:	401a      	ands	r2, r3
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	6a1a      	ldr	r2, [r3, #32]
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	f003 031f 	and.w	r3, r3, #31
 8009cfa:	6879      	ldr	r1, [r7, #4]
 8009cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8009d00:	431a      	orrs	r2, r3
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	621a      	str	r2, [r3, #32]
}
 8009d06:	bf00      	nop
 8009d08:	371c      	adds	r7, #28
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d10:	4770      	bx	lr
	...

08009d14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b085      	sub	sp, #20
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
 8009d1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d24:	2b01      	cmp	r3, #1
 8009d26:	d101      	bne.n	8009d2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d28:	2302      	movs	r3, #2
 8009d2a:	e05a      	b.n	8009de2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2201      	movs	r2, #1
 8009d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2202      	movs	r2, #2
 8009d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	685b      	ldr	r3, [r3, #4]
 8009d42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	689b      	ldr	r3, [r3, #8]
 8009d4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	68fa      	ldr	r2, [r7, #12]
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	68fa      	ldr	r2, [r7, #12]
 8009d64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4a21      	ldr	r2, [pc, #132]	; (8009df0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d022      	beq.n	8009db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d78:	d01d      	beq.n	8009db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	4a1d      	ldr	r2, [pc, #116]	; (8009df4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009d80:	4293      	cmp	r3, r2
 8009d82:	d018      	beq.n	8009db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4a1b      	ldr	r2, [pc, #108]	; (8009df8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d013      	beq.n	8009db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	4a1a      	ldr	r2, [pc, #104]	; (8009dfc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d00e      	beq.n	8009db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	4a18      	ldr	r2, [pc, #96]	; (8009e00 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d009      	beq.n	8009db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	4a17      	ldr	r2, [pc, #92]	; (8009e04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009da8:	4293      	cmp	r3, r2
 8009daa:	d004      	beq.n	8009db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	4a15      	ldr	r2, [pc, #84]	; (8009e08 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d10c      	bne.n	8009dd0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009db6:	68bb      	ldr	r3, [r7, #8]
 8009db8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009dbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	68ba      	ldr	r2, [r7, #8]
 8009dc4:	4313      	orrs	r3, r2
 8009dc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	68ba      	ldr	r2, [r7, #8]
 8009dce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009de0:	2300      	movs	r3, #0
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3714      	adds	r7, #20
 8009de6:	46bd      	mov	sp, r7
 8009de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dec:	4770      	bx	lr
 8009dee:	bf00      	nop
 8009df0:	40010000 	.word	0x40010000
 8009df4:	40000400 	.word	0x40000400
 8009df8:	40000800 	.word	0x40000800
 8009dfc:	40000c00 	.word	0x40000c00
 8009e00:	40010400 	.word	0x40010400
 8009e04:	40014000 	.word	0x40014000
 8009e08:	40001800 	.word	0x40001800

08009e0c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b085      	sub	sp, #20
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
 8009e14:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009e16:	2300      	movs	r3, #0
 8009e18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e20:	2b01      	cmp	r3, #1
 8009e22:	d101      	bne.n	8009e28 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009e24:	2302      	movs	r3, #2
 8009e26:	e03d      	b.n	8009ea4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2201      	movs	r2, #1
 8009e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	68db      	ldr	r3, [r3, #12]
 8009e3a:	4313      	orrs	r3, r2
 8009e3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	689b      	ldr	r3, [r3, #8]
 8009e48:	4313      	orrs	r3, r2
 8009e4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	685b      	ldr	r3, [r3, #4]
 8009e56:	4313      	orrs	r3, r2
 8009e58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	4313      	orrs	r3, r2
 8009e66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	691b      	ldr	r3, [r3, #16]
 8009e72:	4313      	orrs	r3, r2
 8009e74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	695b      	ldr	r3, [r3, #20]
 8009e80:	4313      	orrs	r3, r2
 8009e82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	69db      	ldr	r3, [r3, #28]
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	68fa      	ldr	r2, [r7, #12]
 8009e98:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ea2:	2300      	movs	r3, #0
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3714      	adds	r7, #20
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eae:	4770      	bx	lr

08009eb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b083      	sub	sp, #12
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009eb8:	bf00      	nop
 8009eba:	370c      	adds	r7, #12
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec2:	4770      	bx	lr

08009ec4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ec4:	b480      	push	{r7}
 8009ec6:	b083      	sub	sp, #12
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009ecc:	bf00      	nop
 8009ece:	370c      	adds	r7, #12
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed6:	4770      	bx	lr

08009ed8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b082      	sub	sp, #8
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d101      	bne.n	8009eea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	e03f      	b.n	8009f6a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009ef0:	b2db      	uxtb	r3, r3
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d106      	bne.n	8009f04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009efe:	6878      	ldr	r0, [r7, #4]
 8009f00:	f7fa f80c 	bl	8003f1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2224      	movs	r2, #36	; 0x24
 8009f08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	68da      	ldr	r2, [r3, #12]
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009f1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f000 f829 	bl	8009f74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	691a      	ldr	r2, [r3, #16]
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009f30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	695a      	ldr	r2, [r3, #20]
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009f40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	68da      	ldr	r2, [r3, #12]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009f50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2220      	movs	r2, #32
 8009f5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2220      	movs	r2, #32
 8009f64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009f68:	2300      	movs	r3, #0
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3708      	adds	r7, #8
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
	...

08009f74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f78:	b085      	sub	sp, #20
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	691b      	ldr	r3, [r3, #16]
 8009f84:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	68da      	ldr	r2, [r3, #12]
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	430a      	orrs	r2, r1
 8009f92:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	689a      	ldr	r2, [r3, #8]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	691b      	ldr	r3, [r3, #16]
 8009f9c:	431a      	orrs	r2, r3
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	695b      	ldr	r3, [r3, #20]
 8009fa2:	431a      	orrs	r2, r3
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	69db      	ldr	r3, [r3, #28]
 8009fa8:	4313      	orrs	r3, r2
 8009faa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	68db      	ldr	r3, [r3, #12]
 8009fb2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009fb6:	f023 030c 	bic.w	r3, r3, #12
 8009fba:	687a      	ldr	r2, [r7, #4]
 8009fbc:	6812      	ldr	r2, [r2, #0]
 8009fbe:	68f9      	ldr	r1, [r7, #12]
 8009fc0:	430b      	orrs	r3, r1
 8009fc2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	695b      	ldr	r3, [r3, #20]
 8009fca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	699a      	ldr	r2, [r3, #24]
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	430a      	orrs	r2, r1
 8009fd8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	69db      	ldr	r3, [r3, #28]
 8009fde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009fe2:	f040 818b 	bne.w	800a2fc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4ac1      	ldr	r2, [pc, #772]	; (800a2f0 <UART_SetConfig+0x37c>)
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d005      	beq.n	8009ffc <UART_SetConfig+0x88>
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	4abf      	ldr	r2, [pc, #764]	; (800a2f4 <UART_SetConfig+0x380>)
 8009ff6:	4293      	cmp	r3, r2
 8009ff8:	f040 80bd 	bne.w	800a176 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009ffc:	f7fc fbcc 	bl	8006798 <HAL_RCC_GetPCLK2Freq>
 800a000:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	461d      	mov	r5, r3
 800a006:	f04f 0600 	mov.w	r6, #0
 800a00a:	46a8      	mov	r8, r5
 800a00c:	46b1      	mov	r9, r6
 800a00e:	eb18 0308 	adds.w	r3, r8, r8
 800a012:	eb49 0409 	adc.w	r4, r9, r9
 800a016:	4698      	mov	r8, r3
 800a018:	46a1      	mov	r9, r4
 800a01a:	eb18 0805 	adds.w	r8, r8, r5
 800a01e:	eb49 0906 	adc.w	r9, r9, r6
 800a022:	f04f 0100 	mov.w	r1, #0
 800a026:	f04f 0200 	mov.w	r2, #0
 800a02a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a02e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a032:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a036:	4688      	mov	r8, r1
 800a038:	4691      	mov	r9, r2
 800a03a:	eb18 0005 	adds.w	r0, r8, r5
 800a03e:	eb49 0106 	adc.w	r1, r9, r6
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	685b      	ldr	r3, [r3, #4]
 800a046:	461d      	mov	r5, r3
 800a048:	f04f 0600 	mov.w	r6, #0
 800a04c:	196b      	adds	r3, r5, r5
 800a04e:	eb46 0406 	adc.w	r4, r6, r6
 800a052:	461a      	mov	r2, r3
 800a054:	4623      	mov	r3, r4
 800a056:	f7f6 fe2f 	bl	8000cb8 <__aeabi_uldivmod>
 800a05a:	4603      	mov	r3, r0
 800a05c:	460c      	mov	r4, r1
 800a05e:	461a      	mov	r2, r3
 800a060:	4ba5      	ldr	r3, [pc, #660]	; (800a2f8 <UART_SetConfig+0x384>)
 800a062:	fba3 2302 	umull	r2, r3, r3, r2
 800a066:	095b      	lsrs	r3, r3, #5
 800a068:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	461d      	mov	r5, r3
 800a070:	f04f 0600 	mov.w	r6, #0
 800a074:	46a9      	mov	r9, r5
 800a076:	46b2      	mov	sl, r6
 800a078:	eb19 0309 	adds.w	r3, r9, r9
 800a07c:	eb4a 040a 	adc.w	r4, sl, sl
 800a080:	4699      	mov	r9, r3
 800a082:	46a2      	mov	sl, r4
 800a084:	eb19 0905 	adds.w	r9, r9, r5
 800a088:	eb4a 0a06 	adc.w	sl, sl, r6
 800a08c:	f04f 0100 	mov.w	r1, #0
 800a090:	f04f 0200 	mov.w	r2, #0
 800a094:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a098:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a09c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a0a0:	4689      	mov	r9, r1
 800a0a2:	4692      	mov	sl, r2
 800a0a4:	eb19 0005 	adds.w	r0, r9, r5
 800a0a8:	eb4a 0106 	adc.w	r1, sl, r6
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	685b      	ldr	r3, [r3, #4]
 800a0b0:	461d      	mov	r5, r3
 800a0b2:	f04f 0600 	mov.w	r6, #0
 800a0b6:	196b      	adds	r3, r5, r5
 800a0b8:	eb46 0406 	adc.w	r4, r6, r6
 800a0bc:	461a      	mov	r2, r3
 800a0be:	4623      	mov	r3, r4
 800a0c0:	f7f6 fdfa 	bl	8000cb8 <__aeabi_uldivmod>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	460c      	mov	r4, r1
 800a0c8:	461a      	mov	r2, r3
 800a0ca:	4b8b      	ldr	r3, [pc, #556]	; (800a2f8 <UART_SetConfig+0x384>)
 800a0cc:	fba3 1302 	umull	r1, r3, r3, r2
 800a0d0:	095b      	lsrs	r3, r3, #5
 800a0d2:	2164      	movs	r1, #100	; 0x64
 800a0d4:	fb01 f303 	mul.w	r3, r1, r3
 800a0d8:	1ad3      	subs	r3, r2, r3
 800a0da:	00db      	lsls	r3, r3, #3
 800a0dc:	3332      	adds	r3, #50	; 0x32
 800a0de:	4a86      	ldr	r2, [pc, #536]	; (800a2f8 <UART_SetConfig+0x384>)
 800a0e0:	fba2 2303 	umull	r2, r3, r2, r3
 800a0e4:	095b      	lsrs	r3, r3, #5
 800a0e6:	005b      	lsls	r3, r3, #1
 800a0e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a0ec:	4498      	add	r8, r3
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	461d      	mov	r5, r3
 800a0f2:	f04f 0600 	mov.w	r6, #0
 800a0f6:	46a9      	mov	r9, r5
 800a0f8:	46b2      	mov	sl, r6
 800a0fa:	eb19 0309 	adds.w	r3, r9, r9
 800a0fe:	eb4a 040a 	adc.w	r4, sl, sl
 800a102:	4699      	mov	r9, r3
 800a104:	46a2      	mov	sl, r4
 800a106:	eb19 0905 	adds.w	r9, r9, r5
 800a10a:	eb4a 0a06 	adc.w	sl, sl, r6
 800a10e:	f04f 0100 	mov.w	r1, #0
 800a112:	f04f 0200 	mov.w	r2, #0
 800a116:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a11a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a11e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a122:	4689      	mov	r9, r1
 800a124:	4692      	mov	sl, r2
 800a126:	eb19 0005 	adds.w	r0, r9, r5
 800a12a:	eb4a 0106 	adc.w	r1, sl, r6
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	461d      	mov	r5, r3
 800a134:	f04f 0600 	mov.w	r6, #0
 800a138:	196b      	adds	r3, r5, r5
 800a13a:	eb46 0406 	adc.w	r4, r6, r6
 800a13e:	461a      	mov	r2, r3
 800a140:	4623      	mov	r3, r4
 800a142:	f7f6 fdb9 	bl	8000cb8 <__aeabi_uldivmod>
 800a146:	4603      	mov	r3, r0
 800a148:	460c      	mov	r4, r1
 800a14a:	461a      	mov	r2, r3
 800a14c:	4b6a      	ldr	r3, [pc, #424]	; (800a2f8 <UART_SetConfig+0x384>)
 800a14e:	fba3 1302 	umull	r1, r3, r3, r2
 800a152:	095b      	lsrs	r3, r3, #5
 800a154:	2164      	movs	r1, #100	; 0x64
 800a156:	fb01 f303 	mul.w	r3, r1, r3
 800a15a:	1ad3      	subs	r3, r2, r3
 800a15c:	00db      	lsls	r3, r3, #3
 800a15e:	3332      	adds	r3, #50	; 0x32
 800a160:	4a65      	ldr	r2, [pc, #404]	; (800a2f8 <UART_SetConfig+0x384>)
 800a162:	fba2 2303 	umull	r2, r3, r2, r3
 800a166:	095b      	lsrs	r3, r3, #5
 800a168:	f003 0207 	and.w	r2, r3, #7
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	4442      	add	r2, r8
 800a172:	609a      	str	r2, [r3, #8]
 800a174:	e26f      	b.n	800a656 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a176:	f7fc fafb 	bl	8006770 <HAL_RCC_GetPCLK1Freq>
 800a17a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a17c:	68bb      	ldr	r3, [r7, #8]
 800a17e:	461d      	mov	r5, r3
 800a180:	f04f 0600 	mov.w	r6, #0
 800a184:	46a8      	mov	r8, r5
 800a186:	46b1      	mov	r9, r6
 800a188:	eb18 0308 	adds.w	r3, r8, r8
 800a18c:	eb49 0409 	adc.w	r4, r9, r9
 800a190:	4698      	mov	r8, r3
 800a192:	46a1      	mov	r9, r4
 800a194:	eb18 0805 	adds.w	r8, r8, r5
 800a198:	eb49 0906 	adc.w	r9, r9, r6
 800a19c:	f04f 0100 	mov.w	r1, #0
 800a1a0:	f04f 0200 	mov.w	r2, #0
 800a1a4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a1a8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a1ac:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a1b0:	4688      	mov	r8, r1
 800a1b2:	4691      	mov	r9, r2
 800a1b4:	eb18 0005 	adds.w	r0, r8, r5
 800a1b8:	eb49 0106 	adc.w	r1, r9, r6
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	685b      	ldr	r3, [r3, #4]
 800a1c0:	461d      	mov	r5, r3
 800a1c2:	f04f 0600 	mov.w	r6, #0
 800a1c6:	196b      	adds	r3, r5, r5
 800a1c8:	eb46 0406 	adc.w	r4, r6, r6
 800a1cc:	461a      	mov	r2, r3
 800a1ce:	4623      	mov	r3, r4
 800a1d0:	f7f6 fd72 	bl	8000cb8 <__aeabi_uldivmod>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	460c      	mov	r4, r1
 800a1d8:	461a      	mov	r2, r3
 800a1da:	4b47      	ldr	r3, [pc, #284]	; (800a2f8 <UART_SetConfig+0x384>)
 800a1dc:	fba3 2302 	umull	r2, r3, r3, r2
 800a1e0:	095b      	lsrs	r3, r3, #5
 800a1e2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	461d      	mov	r5, r3
 800a1ea:	f04f 0600 	mov.w	r6, #0
 800a1ee:	46a9      	mov	r9, r5
 800a1f0:	46b2      	mov	sl, r6
 800a1f2:	eb19 0309 	adds.w	r3, r9, r9
 800a1f6:	eb4a 040a 	adc.w	r4, sl, sl
 800a1fa:	4699      	mov	r9, r3
 800a1fc:	46a2      	mov	sl, r4
 800a1fe:	eb19 0905 	adds.w	r9, r9, r5
 800a202:	eb4a 0a06 	adc.w	sl, sl, r6
 800a206:	f04f 0100 	mov.w	r1, #0
 800a20a:	f04f 0200 	mov.w	r2, #0
 800a20e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a212:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a216:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a21a:	4689      	mov	r9, r1
 800a21c:	4692      	mov	sl, r2
 800a21e:	eb19 0005 	adds.w	r0, r9, r5
 800a222:	eb4a 0106 	adc.w	r1, sl, r6
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	685b      	ldr	r3, [r3, #4]
 800a22a:	461d      	mov	r5, r3
 800a22c:	f04f 0600 	mov.w	r6, #0
 800a230:	196b      	adds	r3, r5, r5
 800a232:	eb46 0406 	adc.w	r4, r6, r6
 800a236:	461a      	mov	r2, r3
 800a238:	4623      	mov	r3, r4
 800a23a:	f7f6 fd3d 	bl	8000cb8 <__aeabi_uldivmod>
 800a23e:	4603      	mov	r3, r0
 800a240:	460c      	mov	r4, r1
 800a242:	461a      	mov	r2, r3
 800a244:	4b2c      	ldr	r3, [pc, #176]	; (800a2f8 <UART_SetConfig+0x384>)
 800a246:	fba3 1302 	umull	r1, r3, r3, r2
 800a24a:	095b      	lsrs	r3, r3, #5
 800a24c:	2164      	movs	r1, #100	; 0x64
 800a24e:	fb01 f303 	mul.w	r3, r1, r3
 800a252:	1ad3      	subs	r3, r2, r3
 800a254:	00db      	lsls	r3, r3, #3
 800a256:	3332      	adds	r3, #50	; 0x32
 800a258:	4a27      	ldr	r2, [pc, #156]	; (800a2f8 <UART_SetConfig+0x384>)
 800a25a:	fba2 2303 	umull	r2, r3, r2, r3
 800a25e:	095b      	lsrs	r3, r3, #5
 800a260:	005b      	lsls	r3, r3, #1
 800a262:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a266:	4498      	add	r8, r3
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	461d      	mov	r5, r3
 800a26c:	f04f 0600 	mov.w	r6, #0
 800a270:	46a9      	mov	r9, r5
 800a272:	46b2      	mov	sl, r6
 800a274:	eb19 0309 	adds.w	r3, r9, r9
 800a278:	eb4a 040a 	adc.w	r4, sl, sl
 800a27c:	4699      	mov	r9, r3
 800a27e:	46a2      	mov	sl, r4
 800a280:	eb19 0905 	adds.w	r9, r9, r5
 800a284:	eb4a 0a06 	adc.w	sl, sl, r6
 800a288:	f04f 0100 	mov.w	r1, #0
 800a28c:	f04f 0200 	mov.w	r2, #0
 800a290:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a294:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a298:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a29c:	4689      	mov	r9, r1
 800a29e:	4692      	mov	sl, r2
 800a2a0:	eb19 0005 	adds.w	r0, r9, r5
 800a2a4:	eb4a 0106 	adc.w	r1, sl, r6
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	461d      	mov	r5, r3
 800a2ae:	f04f 0600 	mov.w	r6, #0
 800a2b2:	196b      	adds	r3, r5, r5
 800a2b4:	eb46 0406 	adc.w	r4, r6, r6
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	4623      	mov	r3, r4
 800a2bc:	f7f6 fcfc 	bl	8000cb8 <__aeabi_uldivmod>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	460c      	mov	r4, r1
 800a2c4:	461a      	mov	r2, r3
 800a2c6:	4b0c      	ldr	r3, [pc, #48]	; (800a2f8 <UART_SetConfig+0x384>)
 800a2c8:	fba3 1302 	umull	r1, r3, r3, r2
 800a2cc:	095b      	lsrs	r3, r3, #5
 800a2ce:	2164      	movs	r1, #100	; 0x64
 800a2d0:	fb01 f303 	mul.w	r3, r1, r3
 800a2d4:	1ad3      	subs	r3, r2, r3
 800a2d6:	00db      	lsls	r3, r3, #3
 800a2d8:	3332      	adds	r3, #50	; 0x32
 800a2da:	4a07      	ldr	r2, [pc, #28]	; (800a2f8 <UART_SetConfig+0x384>)
 800a2dc:	fba2 2303 	umull	r2, r3, r2, r3
 800a2e0:	095b      	lsrs	r3, r3, #5
 800a2e2:	f003 0207 	and.w	r2, r3, #7
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	4442      	add	r2, r8
 800a2ec:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a2ee:	e1b2      	b.n	800a656 <UART_SetConfig+0x6e2>
 800a2f0:	40011000 	.word	0x40011000
 800a2f4:	40011400 	.word	0x40011400
 800a2f8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4ad7      	ldr	r2, [pc, #860]	; (800a660 <UART_SetConfig+0x6ec>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d005      	beq.n	800a312 <UART_SetConfig+0x39e>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4ad6      	ldr	r2, [pc, #856]	; (800a664 <UART_SetConfig+0x6f0>)
 800a30c:	4293      	cmp	r3, r2
 800a30e:	f040 80d1 	bne.w	800a4b4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a312:	f7fc fa41 	bl	8006798 <HAL_RCC_GetPCLK2Freq>
 800a316:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	469a      	mov	sl, r3
 800a31c:	f04f 0b00 	mov.w	fp, #0
 800a320:	46d0      	mov	r8, sl
 800a322:	46d9      	mov	r9, fp
 800a324:	eb18 0308 	adds.w	r3, r8, r8
 800a328:	eb49 0409 	adc.w	r4, r9, r9
 800a32c:	4698      	mov	r8, r3
 800a32e:	46a1      	mov	r9, r4
 800a330:	eb18 080a 	adds.w	r8, r8, sl
 800a334:	eb49 090b 	adc.w	r9, r9, fp
 800a338:	f04f 0100 	mov.w	r1, #0
 800a33c:	f04f 0200 	mov.w	r2, #0
 800a340:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a344:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a348:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a34c:	4688      	mov	r8, r1
 800a34e:	4691      	mov	r9, r2
 800a350:	eb1a 0508 	adds.w	r5, sl, r8
 800a354:	eb4b 0609 	adc.w	r6, fp, r9
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	685b      	ldr	r3, [r3, #4]
 800a35c:	4619      	mov	r1, r3
 800a35e:	f04f 0200 	mov.w	r2, #0
 800a362:	f04f 0300 	mov.w	r3, #0
 800a366:	f04f 0400 	mov.w	r4, #0
 800a36a:	0094      	lsls	r4, r2, #2
 800a36c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a370:	008b      	lsls	r3, r1, #2
 800a372:	461a      	mov	r2, r3
 800a374:	4623      	mov	r3, r4
 800a376:	4628      	mov	r0, r5
 800a378:	4631      	mov	r1, r6
 800a37a:	f7f6 fc9d 	bl	8000cb8 <__aeabi_uldivmod>
 800a37e:	4603      	mov	r3, r0
 800a380:	460c      	mov	r4, r1
 800a382:	461a      	mov	r2, r3
 800a384:	4bb8      	ldr	r3, [pc, #736]	; (800a668 <UART_SetConfig+0x6f4>)
 800a386:	fba3 2302 	umull	r2, r3, r3, r2
 800a38a:	095b      	lsrs	r3, r3, #5
 800a38c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	469b      	mov	fp, r3
 800a394:	f04f 0c00 	mov.w	ip, #0
 800a398:	46d9      	mov	r9, fp
 800a39a:	46e2      	mov	sl, ip
 800a39c:	eb19 0309 	adds.w	r3, r9, r9
 800a3a0:	eb4a 040a 	adc.w	r4, sl, sl
 800a3a4:	4699      	mov	r9, r3
 800a3a6:	46a2      	mov	sl, r4
 800a3a8:	eb19 090b 	adds.w	r9, r9, fp
 800a3ac:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a3b0:	f04f 0100 	mov.w	r1, #0
 800a3b4:	f04f 0200 	mov.w	r2, #0
 800a3b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a3bc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a3c0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a3c4:	4689      	mov	r9, r1
 800a3c6:	4692      	mov	sl, r2
 800a3c8:	eb1b 0509 	adds.w	r5, fp, r9
 800a3cc:	eb4c 060a 	adc.w	r6, ip, sl
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	685b      	ldr	r3, [r3, #4]
 800a3d4:	4619      	mov	r1, r3
 800a3d6:	f04f 0200 	mov.w	r2, #0
 800a3da:	f04f 0300 	mov.w	r3, #0
 800a3de:	f04f 0400 	mov.w	r4, #0
 800a3e2:	0094      	lsls	r4, r2, #2
 800a3e4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a3e8:	008b      	lsls	r3, r1, #2
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	4623      	mov	r3, r4
 800a3ee:	4628      	mov	r0, r5
 800a3f0:	4631      	mov	r1, r6
 800a3f2:	f7f6 fc61 	bl	8000cb8 <__aeabi_uldivmod>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	460c      	mov	r4, r1
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	4b9a      	ldr	r3, [pc, #616]	; (800a668 <UART_SetConfig+0x6f4>)
 800a3fe:	fba3 1302 	umull	r1, r3, r3, r2
 800a402:	095b      	lsrs	r3, r3, #5
 800a404:	2164      	movs	r1, #100	; 0x64
 800a406:	fb01 f303 	mul.w	r3, r1, r3
 800a40a:	1ad3      	subs	r3, r2, r3
 800a40c:	011b      	lsls	r3, r3, #4
 800a40e:	3332      	adds	r3, #50	; 0x32
 800a410:	4a95      	ldr	r2, [pc, #596]	; (800a668 <UART_SetConfig+0x6f4>)
 800a412:	fba2 2303 	umull	r2, r3, r2, r3
 800a416:	095b      	lsrs	r3, r3, #5
 800a418:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a41c:	4498      	add	r8, r3
 800a41e:	68bb      	ldr	r3, [r7, #8]
 800a420:	469b      	mov	fp, r3
 800a422:	f04f 0c00 	mov.w	ip, #0
 800a426:	46d9      	mov	r9, fp
 800a428:	46e2      	mov	sl, ip
 800a42a:	eb19 0309 	adds.w	r3, r9, r9
 800a42e:	eb4a 040a 	adc.w	r4, sl, sl
 800a432:	4699      	mov	r9, r3
 800a434:	46a2      	mov	sl, r4
 800a436:	eb19 090b 	adds.w	r9, r9, fp
 800a43a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a43e:	f04f 0100 	mov.w	r1, #0
 800a442:	f04f 0200 	mov.w	r2, #0
 800a446:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a44a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a44e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a452:	4689      	mov	r9, r1
 800a454:	4692      	mov	sl, r2
 800a456:	eb1b 0509 	adds.w	r5, fp, r9
 800a45a:	eb4c 060a 	adc.w	r6, ip, sl
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	4619      	mov	r1, r3
 800a464:	f04f 0200 	mov.w	r2, #0
 800a468:	f04f 0300 	mov.w	r3, #0
 800a46c:	f04f 0400 	mov.w	r4, #0
 800a470:	0094      	lsls	r4, r2, #2
 800a472:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a476:	008b      	lsls	r3, r1, #2
 800a478:	461a      	mov	r2, r3
 800a47a:	4623      	mov	r3, r4
 800a47c:	4628      	mov	r0, r5
 800a47e:	4631      	mov	r1, r6
 800a480:	f7f6 fc1a 	bl	8000cb8 <__aeabi_uldivmod>
 800a484:	4603      	mov	r3, r0
 800a486:	460c      	mov	r4, r1
 800a488:	461a      	mov	r2, r3
 800a48a:	4b77      	ldr	r3, [pc, #476]	; (800a668 <UART_SetConfig+0x6f4>)
 800a48c:	fba3 1302 	umull	r1, r3, r3, r2
 800a490:	095b      	lsrs	r3, r3, #5
 800a492:	2164      	movs	r1, #100	; 0x64
 800a494:	fb01 f303 	mul.w	r3, r1, r3
 800a498:	1ad3      	subs	r3, r2, r3
 800a49a:	011b      	lsls	r3, r3, #4
 800a49c:	3332      	adds	r3, #50	; 0x32
 800a49e:	4a72      	ldr	r2, [pc, #456]	; (800a668 <UART_SetConfig+0x6f4>)
 800a4a0:	fba2 2303 	umull	r2, r3, r2, r3
 800a4a4:	095b      	lsrs	r3, r3, #5
 800a4a6:	f003 020f 	and.w	r2, r3, #15
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	4442      	add	r2, r8
 800a4b0:	609a      	str	r2, [r3, #8]
 800a4b2:	e0d0      	b.n	800a656 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800a4b4:	f7fc f95c 	bl	8006770 <HAL_RCC_GetPCLK1Freq>
 800a4b8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	469a      	mov	sl, r3
 800a4be:	f04f 0b00 	mov.w	fp, #0
 800a4c2:	46d0      	mov	r8, sl
 800a4c4:	46d9      	mov	r9, fp
 800a4c6:	eb18 0308 	adds.w	r3, r8, r8
 800a4ca:	eb49 0409 	adc.w	r4, r9, r9
 800a4ce:	4698      	mov	r8, r3
 800a4d0:	46a1      	mov	r9, r4
 800a4d2:	eb18 080a 	adds.w	r8, r8, sl
 800a4d6:	eb49 090b 	adc.w	r9, r9, fp
 800a4da:	f04f 0100 	mov.w	r1, #0
 800a4de:	f04f 0200 	mov.w	r2, #0
 800a4e2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a4e6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a4ea:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a4ee:	4688      	mov	r8, r1
 800a4f0:	4691      	mov	r9, r2
 800a4f2:	eb1a 0508 	adds.w	r5, sl, r8
 800a4f6:	eb4b 0609 	adc.w	r6, fp, r9
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	685b      	ldr	r3, [r3, #4]
 800a4fe:	4619      	mov	r1, r3
 800a500:	f04f 0200 	mov.w	r2, #0
 800a504:	f04f 0300 	mov.w	r3, #0
 800a508:	f04f 0400 	mov.w	r4, #0
 800a50c:	0094      	lsls	r4, r2, #2
 800a50e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a512:	008b      	lsls	r3, r1, #2
 800a514:	461a      	mov	r2, r3
 800a516:	4623      	mov	r3, r4
 800a518:	4628      	mov	r0, r5
 800a51a:	4631      	mov	r1, r6
 800a51c:	f7f6 fbcc 	bl	8000cb8 <__aeabi_uldivmod>
 800a520:	4603      	mov	r3, r0
 800a522:	460c      	mov	r4, r1
 800a524:	461a      	mov	r2, r3
 800a526:	4b50      	ldr	r3, [pc, #320]	; (800a668 <UART_SetConfig+0x6f4>)
 800a528:	fba3 2302 	umull	r2, r3, r3, r2
 800a52c:	095b      	lsrs	r3, r3, #5
 800a52e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	469b      	mov	fp, r3
 800a536:	f04f 0c00 	mov.w	ip, #0
 800a53a:	46d9      	mov	r9, fp
 800a53c:	46e2      	mov	sl, ip
 800a53e:	eb19 0309 	adds.w	r3, r9, r9
 800a542:	eb4a 040a 	adc.w	r4, sl, sl
 800a546:	4699      	mov	r9, r3
 800a548:	46a2      	mov	sl, r4
 800a54a:	eb19 090b 	adds.w	r9, r9, fp
 800a54e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a552:	f04f 0100 	mov.w	r1, #0
 800a556:	f04f 0200 	mov.w	r2, #0
 800a55a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a55e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a562:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a566:	4689      	mov	r9, r1
 800a568:	4692      	mov	sl, r2
 800a56a:	eb1b 0509 	adds.w	r5, fp, r9
 800a56e:	eb4c 060a 	adc.w	r6, ip, sl
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	685b      	ldr	r3, [r3, #4]
 800a576:	4619      	mov	r1, r3
 800a578:	f04f 0200 	mov.w	r2, #0
 800a57c:	f04f 0300 	mov.w	r3, #0
 800a580:	f04f 0400 	mov.w	r4, #0
 800a584:	0094      	lsls	r4, r2, #2
 800a586:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a58a:	008b      	lsls	r3, r1, #2
 800a58c:	461a      	mov	r2, r3
 800a58e:	4623      	mov	r3, r4
 800a590:	4628      	mov	r0, r5
 800a592:	4631      	mov	r1, r6
 800a594:	f7f6 fb90 	bl	8000cb8 <__aeabi_uldivmod>
 800a598:	4603      	mov	r3, r0
 800a59a:	460c      	mov	r4, r1
 800a59c:	461a      	mov	r2, r3
 800a59e:	4b32      	ldr	r3, [pc, #200]	; (800a668 <UART_SetConfig+0x6f4>)
 800a5a0:	fba3 1302 	umull	r1, r3, r3, r2
 800a5a4:	095b      	lsrs	r3, r3, #5
 800a5a6:	2164      	movs	r1, #100	; 0x64
 800a5a8:	fb01 f303 	mul.w	r3, r1, r3
 800a5ac:	1ad3      	subs	r3, r2, r3
 800a5ae:	011b      	lsls	r3, r3, #4
 800a5b0:	3332      	adds	r3, #50	; 0x32
 800a5b2:	4a2d      	ldr	r2, [pc, #180]	; (800a668 <UART_SetConfig+0x6f4>)
 800a5b4:	fba2 2303 	umull	r2, r3, r2, r3
 800a5b8:	095b      	lsrs	r3, r3, #5
 800a5ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a5be:	4498      	add	r8, r3
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	469b      	mov	fp, r3
 800a5c4:	f04f 0c00 	mov.w	ip, #0
 800a5c8:	46d9      	mov	r9, fp
 800a5ca:	46e2      	mov	sl, ip
 800a5cc:	eb19 0309 	adds.w	r3, r9, r9
 800a5d0:	eb4a 040a 	adc.w	r4, sl, sl
 800a5d4:	4699      	mov	r9, r3
 800a5d6:	46a2      	mov	sl, r4
 800a5d8:	eb19 090b 	adds.w	r9, r9, fp
 800a5dc:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a5e0:	f04f 0100 	mov.w	r1, #0
 800a5e4:	f04f 0200 	mov.w	r2, #0
 800a5e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a5ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a5f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a5f4:	4689      	mov	r9, r1
 800a5f6:	4692      	mov	sl, r2
 800a5f8:	eb1b 0509 	adds.w	r5, fp, r9
 800a5fc:	eb4c 060a 	adc.w	r6, ip, sl
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	685b      	ldr	r3, [r3, #4]
 800a604:	4619      	mov	r1, r3
 800a606:	f04f 0200 	mov.w	r2, #0
 800a60a:	f04f 0300 	mov.w	r3, #0
 800a60e:	f04f 0400 	mov.w	r4, #0
 800a612:	0094      	lsls	r4, r2, #2
 800a614:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a618:	008b      	lsls	r3, r1, #2
 800a61a:	461a      	mov	r2, r3
 800a61c:	4623      	mov	r3, r4
 800a61e:	4628      	mov	r0, r5
 800a620:	4631      	mov	r1, r6
 800a622:	f7f6 fb49 	bl	8000cb8 <__aeabi_uldivmod>
 800a626:	4603      	mov	r3, r0
 800a628:	460c      	mov	r4, r1
 800a62a:	461a      	mov	r2, r3
 800a62c:	4b0e      	ldr	r3, [pc, #56]	; (800a668 <UART_SetConfig+0x6f4>)
 800a62e:	fba3 1302 	umull	r1, r3, r3, r2
 800a632:	095b      	lsrs	r3, r3, #5
 800a634:	2164      	movs	r1, #100	; 0x64
 800a636:	fb01 f303 	mul.w	r3, r1, r3
 800a63a:	1ad3      	subs	r3, r2, r3
 800a63c:	011b      	lsls	r3, r3, #4
 800a63e:	3332      	adds	r3, #50	; 0x32
 800a640:	4a09      	ldr	r2, [pc, #36]	; (800a668 <UART_SetConfig+0x6f4>)
 800a642:	fba2 2303 	umull	r2, r3, r2, r3
 800a646:	095b      	lsrs	r3, r3, #5
 800a648:	f003 020f 	and.w	r2, r3, #15
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4442      	add	r2, r8
 800a652:	609a      	str	r2, [r3, #8]
}
 800a654:	e7ff      	b.n	800a656 <UART_SetConfig+0x6e2>
 800a656:	bf00      	nop
 800a658:	3714      	adds	r7, #20
 800a65a:	46bd      	mov	sp, r7
 800a65c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a660:	40011000 	.word	0x40011000
 800a664:	40011400 	.word	0x40011400
 800a668:	51eb851f 	.word	0x51eb851f

0800a66c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800a66c:	b084      	sub	sp, #16
 800a66e:	b480      	push	{r7}
 800a670:	b085      	sub	sp, #20
 800a672:	af00      	add	r7, sp, #0
 800a674:	6078      	str	r0, [r7, #4]
 800a676:	f107 001c 	add.w	r0, r7, #28
 800a67a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a67e:	2300      	movs	r3, #0
 800a680:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a682:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a684:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a686:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800a68a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800a68e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800a692:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800a696:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a698:	68fa      	ldr	r2, [r7, #12]
 800a69a:	4313      	orrs	r3, r2
 800a69c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	685b      	ldr	r3, [r3, #4]
 800a6a2:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800a6a6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a6aa:	68fa      	ldr	r2, [r7, #12]
 800a6ac:	431a      	orrs	r2, r3
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a6b2:	2300      	movs	r3, #0
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	3714      	adds	r7, #20
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	b004      	add	sp, #16
 800a6c0:	4770      	bx	lr

0800a6c2 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800a6c2:	b480      	push	{r7}
 800a6c4:	b083      	sub	sp, #12
 800a6c6:	af00      	add	r7, sp, #0
 800a6c8:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	370c      	adds	r7, #12
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr

0800a6dc <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a6dc:	b480      	push	{r7}
 800a6de:	b083      	sub	sp, #12
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	681a      	ldr	r2, [r3, #0]
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a6f0:	2300      	movs	r3, #0
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	370c      	adds	r7, #12
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fc:	4770      	bx	lr

0800a6fe <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a6fe:	b580      	push	{r7, lr}
 800a700:	b082      	sub	sp, #8
 800a702:	af00      	add	r7, sp, #0
 800a704:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2203      	movs	r2, #3
 800a70a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800a70c:	2002      	movs	r0, #2
 800a70e:	f7f9 ff0f 	bl	8004530 <HAL_Delay>
  
  return HAL_OK;
 800a712:	2300      	movs	r3, #0
}
 800a714:	4618      	mov	r0, r3
 800a716:	3708      	adds	r7, #8
 800a718:	46bd      	mov	sp, r7
 800a71a:	bd80      	pop	{r7, pc}

0800a71c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a71c:	b480      	push	{r7}
 800a71e:	b083      	sub	sp, #12
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f003 0303 	and.w	r3, r3, #3
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	370c      	adds	r7, #12
 800a730:	46bd      	mov	sp, r7
 800a732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a736:	4770      	bx	lr

0800a738 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a738:	b480      	push	{r7}
 800a73a:	b085      	sub	sp, #20
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
 800a740:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a742:	2300      	movs	r3, #0
 800a744:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a756:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a75c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a762:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a764:	68fa      	ldr	r2, [r7, #12]
 800a766:	4313      	orrs	r3, r2
 800a768:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	68db      	ldr	r3, [r3, #12]
 800a76e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a772:	f023 030f 	bic.w	r3, r3, #15
 800a776:	68fa      	ldr	r2, [r7, #12]
 800a778:	431a      	orrs	r2, r3
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a77e:	2300      	movs	r3, #0
}
 800a780:	4618      	mov	r0, r3
 800a782:	3714      	adds	r7, #20
 800a784:	46bd      	mov	sp, r7
 800a786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78a:	4770      	bx	lr

0800a78c <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800a78c:	b480      	push	{r7}
 800a78e:	b083      	sub	sp, #12
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	691b      	ldr	r3, [r3, #16]
 800a798:	b2db      	uxtb	r3, r3
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	370c      	adds	r7, #12
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a4:	4770      	bx	lr

0800a7a6 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800a7a6:	b480      	push	{r7}
 800a7a8:	b085      	sub	sp, #20
 800a7aa:	af00      	add	r7, sp, #0
 800a7ac:	6078      	str	r0, [r7, #4]
 800a7ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	3314      	adds	r3, #20
 800a7b4:	461a      	mov	r2, r3
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	4413      	add	r3, r2
 800a7ba:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
}  
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	3714      	adds	r7, #20
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ca:	4770      	bx	lr

0800a7cc <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b085      	sub	sp, #20
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	681a      	ldr	r2, [r3, #0]
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	685a      	ldr	r2, [r3, #4]
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a7f2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a7f8:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a7fe:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a800:	68fa      	ldr	r2, [r7, #12]
 800a802:	4313      	orrs	r3, r2
 800a804:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a80a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	431a      	orrs	r2, r3
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a816:	2300      	movs	r3, #0

}
 800a818:	4618      	mov	r0, r3
 800a81a:	3714      	adds	r7, #20
 800a81c:	46bd      	mov	sp, r7
 800a81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a822:	4770      	bx	lr

0800a824 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b088      	sub	sp, #32
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
 800a82c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a832:	2310      	movs	r3, #16
 800a834:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a836:	2340      	movs	r3, #64	; 0x40
 800a838:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a83a:	2300      	movs	r3, #0
 800a83c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a83e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a842:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a844:	f107 0308 	add.w	r3, r7, #8
 800a848:	4619      	mov	r1, r3
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f7ff ff74 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800a850:	f241 3288 	movw	r2, #5000	; 0x1388
 800a854:	2110      	movs	r1, #16
 800a856:	6878      	ldr	r0, [r7, #4]
 800a858:	f000 fa40 	bl	800acdc <SDMMC_GetCmdResp1>
 800a85c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a85e:	69fb      	ldr	r3, [r7, #28]
}
 800a860:	4618      	mov	r0, r3
 800a862:	3720      	adds	r7, #32
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b088      	sub	sp, #32
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
 800a870:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a876:	2311      	movs	r3, #17
 800a878:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a87a:	2340      	movs	r3, #64	; 0x40
 800a87c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a87e:	2300      	movs	r3, #0
 800a880:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a882:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a886:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a888:	f107 0308 	add.w	r3, r7, #8
 800a88c:	4619      	mov	r1, r3
 800a88e:	6878      	ldr	r0, [r7, #4]
 800a890:	f7ff ff52 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a894:	f241 3288 	movw	r2, #5000	; 0x1388
 800a898:	2111      	movs	r1, #17
 800a89a:	6878      	ldr	r0, [r7, #4]
 800a89c:	f000 fa1e 	bl	800acdc <SDMMC_GetCmdResp1>
 800a8a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a8a2:	69fb      	ldr	r3, [r7, #28]
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3720      	adds	r7, #32
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}

0800a8ac <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b088      	sub	sp, #32
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
 800a8b4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a8ba:	2312      	movs	r3, #18
 800a8bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a8be:	2340      	movs	r3, #64	; 0x40
 800a8c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a8c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a8cc:	f107 0308 	add.w	r3, r7, #8
 800a8d0:	4619      	mov	r1, r3
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f7ff ff30 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a8d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8dc:	2112      	movs	r1, #18
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f000 f9fc 	bl	800acdc <SDMMC_GetCmdResp1>
 800a8e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a8e6:	69fb      	ldr	r3, [r7, #28]
}
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	3720      	adds	r7, #32
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bd80      	pop	{r7, pc}

0800a8f0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b088      	sub	sp, #32
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
 800a8f8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a8fe:	2318      	movs	r3, #24
 800a900:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a902:	2340      	movs	r3, #64	; 0x40
 800a904:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a906:	2300      	movs	r3, #0
 800a908:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a90a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a90e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a910:	f107 0308 	add.w	r3, r7, #8
 800a914:	4619      	mov	r1, r3
 800a916:	6878      	ldr	r0, [r7, #4]
 800a918:	f7ff ff0e 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a91c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a920:	2118      	movs	r1, #24
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f000 f9da 	bl	800acdc <SDMMC_GetCmdResp1>
 800a928:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a92a:	69fb      	ldr	r3, [r7, #28]
}
 800a92c:	4618      	mov	r0, r3
 800a92e:	3720      	adds	r7, #32
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}

0800a934 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b088      	sub	sp, #32
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
 800a93c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a942:	2319      	movs	r3, #25
 800a944:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a946:	2340      	movs	r3, #64	; 0x40
 800a948:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a94a:	2300      	movs	r3, #0
 800a94c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a94e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a952:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a954:	f107 0308 	add.w	r3, r7, #8
 800a958:	4619      	mov	r1, r3
 800a95a:	6878      	ldr	r0, [r7, #4]
 800a95c:	f7ff feec 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a960:	f241 3288 	movw	r2, #5000	; 0x1388
 800a964:	2119      	movs	r1, #25
 800a966:	6878      	ldr	r0, [r7, #4]
 800a968:	f000 f9b8 	bl	800acdc <SDMMC_GetCmdResp1>
 800a96c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a96e:	69fb      	ldr	r3, [r7, #28]
}
 800a970:	4618      	mov	r0, r3
 800a972:	3720      	adds	r7, #32
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}

0800a978 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b088      	sub	sp, #32
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a980:	2300      	movs	r3, #0
 800a982:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a984:	230c      	movs	r3, #12
 800a986:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a988:	2340      	movs	r3, #64	; 0x40
 800a98a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a98c:	2300      	movs	r3, #0
 800a98e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a990:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a994:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a996:	f107 0308 	add.w	r3, r7, #8
 800a99a:	4619      	mov	r1, r3
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	f7ff fecb 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800a9a2:	4a05      	ldr	r2, [pc, #20]	; (800a9b8 <SDMMC_CmdStopTransfer+0x40>)
 800a9a4:	210c      	movs	r1, #12
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f000 f998 	bl	800acdc <SDMMC_GetCmdResp1>
 800a9ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a9ae:	69fb      	ldr	r3, [r7, #28]
}
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	3720      	adds	r7, #32
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}
 800a9b8:	05f5e100 	.word	0x05f5e100

0800a9bc <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b08a      	sub	sp, #40	; 0x28
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	60f8      	str	r0, [r7, #12]
 800a9c4:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a9cc:	2307      	movs	r3, #7
 800a9ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a9d0:	2340      	movs	r3, #64	; 0x40
 800a9d2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a9d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9dc:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a9de:	f107 0310 	add.w	r3, r7, #16
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	68f8      	ldr	r0, [r7, #12]
 800a9e6:	f7ff fea7 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800a9ea:	f241 3288 	movw	r2, #5000	; 0x1388
 800a9ee:	2107      	movs	r1, #7
 800a9f0:	68f8      	ldr	r0, [r7, #12]
 800a9f2:	f000 f973 	bl	800acdc <SDMMC_GetCmdResp1>
 800a9f6:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800a9f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	3728      	adds	r7, #40	; 0x28
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}

0800aa02 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800aa02:	b580      	push	{r7, lr}
 800aa04:	b088      	sub	sp, #32
 800aa06:	af00      	add	r7, sp, #0
 800aa08:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800aa12:	2300      	movs	r3, #0
 800aa14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa16:	2300      	movs	r3, #0
 800aa18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa1e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa20:	f107 0308 	add.w	r3, r7, #8
 800aa24:	4619      	mov	r1, r3
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f7ff fe86 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800aa2c:	6878      	ldr	r0, [r7, #4]
 800aa2e:	f000 f92d 	bl	800ac8c <SDMMC_GetCmdError>
 800aa32:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa34:	69fb      	ldr	r3, [r7, #28]
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3720      	adds	r7, #32
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}

0800aa3e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800aa3e:	b580      	push	{r7, lr}
 800aa40:	b088      	sub	sp, #32
 800aa42:	af00      	add	r7, sp, #0
 800aa44:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800aa46:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800aa4a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800aa4c:	2308      	movs	r3, #8
 800aa4e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa50:	2340      	movs	r3, #64	; 0x40
 800aa52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa54:	2300      	movs	r3, #0
 800aa56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa5c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa5e:	f107 0308 	add.w	r3, r7, #8
 800aa62:	4619      	mov	r1, r3
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f7ff fe67 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f000 fb16 	bl	800b09c <SDMMC_GetCmdResp7>
 800aa70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa72:	69fb      	ldr	r3, [r7, #28]
}
 800aa74:	4618      	mov	r0, r3
 800aa76:	3720      	adds	r7, #32
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	bd80      	pop	{r7, pc}

0800aa7c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b088      	sub	sp, #32
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800aa8a:	2337      	movs	r3, #55	; 0x37
 800aa8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa8e:	2340      	movs	r3, #64	; 0x40
 800aa90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa92:	2300      	movs	r3, #0
 800aa94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa9a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa9c:	f107 0308 	add.w	r3, r7, #8
 800aaa0:	4619      	mov	r1, r3
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f7ff fe48 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800aaa8:	f241 3288 	movw	r2, #5000	; 0x1388
 800aaac:	2137      	movs	r1, #55	; 0x37
 800aaae:	6878      	ldr	r0, [r7, #4]
 800aab0:	f000 f914 	bl	800acdc <SDMMC_GetCmdResp1>
 800aab4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aab6:	69fb      	ldr	r3, [r7, #28]
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3720      	adds	r7, #32
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}

0800aac0 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b088      	sub	sp, #32
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
 800aac8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aad0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aad4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800aad6:	2329      	movs	r3, #41	; 0x29
 800aad8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aada:	2340      	movs	r3, #64	; 0x40
 800aadc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aade:	2300      	movs	r3, #0
 800aae0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aae2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aae6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aae8:	f107 0308 	add.w	r3, r7, #8
 800aaec:	4619      	mov	r1, r3
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f7ff fe22 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800aaf4:	6878      	ldr	r0, [r7, #4]
 800aaf6:	f000 fa23 	bl	800af40 <SDMMC_GetCmdResp3>
 800aafa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aafc:	69fb      	ldr	r3, [r7, #28]
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	3720      	adds	r7, #32
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bd80      	pop	{r7, pc}

0800ab06 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800ab06:	b580      	push	{r7, lr}
 800ab08:	b088      	sub	sp, #32
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	6078      	str	r0, [r7, #4]
 800ab0e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800ab14:	2306      	movs	r3, #6
 800ab16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab18:	2340      	movs	r3, #64	; 0x40
 800ab1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab24:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab26:	f107 0308 	add.w	r3, r7, #8
 800ab2a:	4619      	mov	r1, r3
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f7ff fe03 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800ab32:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab36:	2106      	movs	r1, #6
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f000 f8cf 	bl	800acdc <SDMMC_GetCmdResp1>
 800ab3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab40:	69fb      	ldr	r3, [r7, #28]
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3720      	adds	r7, #32
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}

0800ab4a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800ab4a:	b580      	push	{r7, lr}
 800ab4c:	b088      	sub	sp, #32
 800ab4e:	af00      	add	r7, sp, #0
 800ab50:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800ab52:	2300      	movs	r3, #0
 800ab54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800ab56:	2333      	movs	r3, #51	; 0x33
 800ab58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab5a:	2340      	movs	r3, #64	; 0x40
 800ab5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab66:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab68:	f107 0308 	add.w	r3, r7, #8
 800ab6c:	4619      	mov	r1, r3
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f7ff fde2 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800ab74:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab78:	2133      	movs	r1, #51	; 0x33
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f000 f8ae 	bl	800acdc <SDMMC_GetCmdResp1>
 800ab80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab82:	69fb      	ldr	r3, [r7, #28]
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	3720      	adds	r7, #32
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd80      	pop	{r7, pc}

0800ab8c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b088      	sub	sp, #32
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800ab94:	2300      	movs	r3, #0
 800ab96:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800ab98:	2302      	movs	r3, #2
 800ab9a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800ab9c:	23c0      	movs	r3, #192	; 0xc0
 800ab9e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aba0:	2300      	movs	r3, #0
 800aba2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aba4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aba8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800abaa:	f107 0308 	add.w	r3, r7, #8
 800abae:	4619      	mov	r1, r3
 800abb0:	6878      	ldr	r0, [r7, #4]
 800abb2:	f7ff fdc1 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f000 f97c 	bl	800aeb4 <SDMMC_GetCmdResp2>
 800abbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800abbe:	69fb      	ldr	r3, [r7, #28]
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3720      	adds	r7, #32
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}

0800abc8 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b088      	sub	sp, #32
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
 800abd0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800abd6:	2309      	movs	r3, #9
 800abd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800abda:	23c0      	movs	r3, #192	; 0xc0
 800abdc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800abde:	2300      	movs	r3, #0
 800abe0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800abe2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abe6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800abe8:	f107 0308 	add.w	r3, r7, #8
 800abec:	4619      	mov	r1, r3
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f7ff fda2 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f000 f95d 	bl	800aeb4 <SDMMC_GetCmdResp2>
 800abfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800abfc:	69fb      	ldr	r3, [r7, #28]
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3720      	adds	r7, #32
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}

0800ac06 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800ac06:	b580      	push	{r7, lr}
 800ac08:	b088      	sub	sp, #32
 800ac0a:	af00      	add	r7, sp, #0
 800ac0c:	6078      	str	r0, [r7, #4]
 800ac0e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800ac10:	2300      	movs	r3, #0
 800ac12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ac14:	2303      	movs	r3, #3
 800ac16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac18:	2340      	movs	r3, #64	; 0x40
 800ac1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac24:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac26:	f107 0308 	add.w	r3, r7, #8
 800ac2a:	4619      	mov	r1, r3
 800ac2c:	6878      	ldr	r0, [r7, #4]
 800ac2e:	f7ff fd83 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800ac32:	683a      	ldr	r2, [r7, #0]
 800ac34:	2103      	movs	r1, #3
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	f000 f9bc 	bl	800afb4 <SDMMC_GetCmdResp6>
 800ac3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac3e:	69fb      	ldr	r3, [r7, #28]
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3720      	adds	r7, #32
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}

0800ac48 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b088      	sub	sp, #32
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
 800ac50:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800ac56:	230d      	movs	r3, #13
 800ac58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac5a:	2340      	movs	r3, #64	; 0x40
 800ac5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac66:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac68:	f107 0308 	add.w	r3, r7, #8
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f7ff fd62 	bl	800a738 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800ac74:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac78:	210d      	movs	r1, #13
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f000 f82e 	bl	800acdc <SDMMC_GetCmdResp1>
 800ac80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac82:	69fb      	ldr	r3, [r7, #28]
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3720      	adds	r7, #32
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}

0800ac8c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800ac8c:	b490      	push	{r4, r7}
 800ac8e:	b082      	sub	sp, #8
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ac94:	4b0f      	ldr	r3, [pc, #60]	; (800acd4 <SDMMC_GetCmdError+0x48>)
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	4a0f      	ldr	r2, [pc, #60]	; (800acd8 <SDMMC_GetCmdError+0x4c>)
 800ac9a:	fba2 2303 	umull	r2, r3, r2, r3
 800ac9e:	0a5b      	lsrs	r3, r3, #9
 800aca0:	f241 3288 	movw	r2, #5000	; 0x1388
 800aca4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800aca8:	4623      	mov	r3, r4
 800acaa:	1e5c      	subs	r4, r3, #1
 800acac:	2b00      	cmp	r3, #0
 800acae:	d102      	bne.n	800acb6 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800acb0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800acb4:	e009      	b.n	800acca <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d0f2      	beq.n	800aca8 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	22c5      	movs	r2, #197	; 0xc5
 800acc6:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800acc8:	2300      	movs	r3, #0
}
 800acca:	4618      	mov	r0, r3
 800accc:	3708      	adds	r7, #8
 800acce:	46bd      	mov	sp, r7
 800acd0:	bc90      	pop	{r4, r7}
 800acd2:	4770      	bx	lr
 800acd4:	20000000 	.word	0x20000000
 800acd8:	10624dd3 	.word	0x10624dd3

0800acdc <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800acdc:	b590      	push	{r4, r7, lr}
 800acde:	b087      	sub	sp, #28
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	60f8      	str	r0, [r7, #12]
 800ace4:	460b      	mov	r3, r1
 800ace6:	607a      	str	r2, [r7, #4]
 800ace8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800acea:	4b6f      	ldr	r3, [pc, #444]	; (800aea8 <SDMMC_GetCmdResp1+0x1cc>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4a6f      	ldr	r2, [pc, #444]	; (800aeac <SDMMC_GetCmdResp1+0x1d0>)
 800acf0:	fba2 2303 	umull	r2, r3, r2, r3
 800acf4:	0a5b      	lsrs	r3, r3, #9
 800acf6:	687a      	ldr	r2, [r7, #4]
 800acf8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800acfc:	4623      	mov	r3, r4
 800acfe:	1e5c      	subs	r4, r3, #1
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d102      	bne.n	800ad0a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ad04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ad08:	e0c9      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad0e:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ad10:	697b      	ldr	r3, [r7, #20]
 800ad12:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d0f0      	beq.n	800acfc <SDMMC_GetCmdResp1+0x20>
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d1eb      	bne.n	800acfc <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad28:	f003 0304 	and.w	r3, r3, #4
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d004      	beq.n	800ad3a <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	2204      	movs	r2, #4
 800ad34:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ad36:	2304      	movs	r3, #4
 800ad38:	e0b1      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad3e:	f003 0301 	and.w	r3, r3, #1
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d004      	beq.n	800ad50 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	2201      	movs	r2, #1
 800ad4a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	e0a6      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	22c5      	movs	r2, #197	; 0xc5
 800ad54:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800ad56:	68f8      	ldr	r0, [r7, #12]
 800ad58:	f7ff fd18 	bl	800a78c <SDIO_GetCommandResponse>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	461a      	mov	r2, r3
 800ad60:	7afb      	ldrb	r3, [r7, #11]
 800ad62:	4293      	cmp	r3, r2
 800ad64:	d001      	beq.n	800ad6a <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ad66:	2301      	movs	r3, #1
 800ad68:	e099      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800ad6a:	2100      	movs	r1, #0
 800ad6c:	68f8      	ldr	r0, [r7, #12]
 800ad6e:	f7ff fd1a 	bl	800a7a6 <SDIO_GetResponse>
 800ad72:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ad74:	693a      	ldr	r2, [r7, #16]
 800ad76:	4b4e      	ldr	r3, [pc, #312]	; (800aeb0 <SDMMC_GetCmdResp1+0x1d4>)
 800ad78:	4013      	ands	r3, r2
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d101      	bne.n	800ad82 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	e08d      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ad82:	693b      	ldr	r3, [r7, #16]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	da02      	bge.n	800ad8e <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ad88:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ad8c:	e087      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d001      	beq.n	800ad9c <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ad98:	2340      	movs	r3, #64	; 0x40
 800ad9a:	e080      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ad9c:	693b      	ldr	r3, [r7, #16]
 800ad9e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d001      	beq.n	800adaa <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ada6:	2380      	movs	r3, #128	; 0x80
 800ada8:	e079      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800adaa:	693b      	ldr	r3, [r7, #16]
 800adac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d002      	beq.n	800adba <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800adb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800adb8:	e071      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d002      	beq.n	800adca <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800adc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800adc8:	e069      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800adca:	693b      	ldr	r3, [r7, #16]
 800adcc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800add0:	2b00      	cmp	r3, #0
 800add2:	d002      	beq.n	800adda <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800add4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800add8:	e061      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800adda:	693b      	ldr	r3, [r7, #16]
 800addc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d002      	beq.n	800adea <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800ade4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ade8:	e059      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800adea:	693b      	ldr	r3, [r7, #16]
 800adec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d002      	beq.n	800adfa <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800adf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800adf8:	e051      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d002      	beq.n	800ae0a <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ae04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ae08:	e049      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ae0a:	693b      	ldr	r3, [r7, #16]
 800ae0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d002      	beq.n	800ae1a <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800ae14:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ae18:	e041      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d002      	beq.n	800ae2a <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800ae24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ae28:	e039      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ae2a:	693b      	ldr	r3, [r7, #16]
 800ae2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d002      	beq.n	800ae3a <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800ae34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800ae38:	e031      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ae3a:	693b      	ldr	r3, [r7, #16]
 800ae3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d002      	beq.n	800ae4a <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800ae44:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ae48:	e029      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d002      	beq.n	800ae5a <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800ae54:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ae58:	e021      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ae5a:	693b      	ldr	r3, [r7, #16]
 800ae5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d002      	beq.n	800ae6a <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800ae64:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800ae68:	e019      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800ae6a:	693b      	ldr	r3, [r7, #16]
 800ae6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d002      	beq.n	800ae7a <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800ae74:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800ae78:	e011      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800ae7a:	693b      	ldr	r3, [r7, #16]
 800ae7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d002      	beq.n	800ae8a <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800ae84:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ae88:	e009      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	f003 0308 	and.w	r3, r3, #8
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d002      	beq.n	800ae9a <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ae94:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800ae98:	e001      	b.n	800ae9e <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ae9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ae9e:	4618      	mov	r0, r3
 800aea0:	371c      	adds	r7, #28
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bd90      	pop	{r4, r7, pc}
 800aea6:	bf00      	nop
 800aea8:	20000000 	.word	0x20000000
 800aeac:	10624dd3 	.word	0x10624dd3
 800aeb0:	fdffe008 	.word	0xfdffe008

0800aeb4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800aeb4:	b490      	push	{r4, r7}
 800aeb6:	b084      	sub	sp, #16
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800aebc:	4b1e      	ldr	r3, [pc, #120]	; (800af38 <SDMMC_GetCmdResp2+0x84>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	4a1e      	ldr	r2, [pc, #120]	; (800af3c <SDMMC_GetCmdResp2+0x88>)
 800aec2:	fba2 2303 	umull	r2, r3, r2, r3
 800aec6:	0a5b      	lsrs	r3, r3, #9
 800aec8:	f241 3288 	movw	r2, #5000	; 0x1388
 800aecc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800aed0:	4623      	mov	r3, r4
 800aed2:	1e5c      	subs	r4, r3, #1
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d102      	bne.n	800aede <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aed8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800aedc:	e026      	b.n	800af2c <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aee2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d0f0      	beq.n	800aed0 <SDMMC_GetCmdResp2+0x1c>
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d1eb      	bne.n	800aed0 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aefc:	f003 0304 	and.w	r3, r3, #4
 800af00:	2b00      	cmp	r3, #0
 800af02:	d004      	beq.n	800af0e <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2204      	movs	r2, #4
 800af08:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800af0a:	2304      	movs	r3, #4
 800af0c:	e00e      	b.n	800af2c <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af12:	f003 0301 	and.w	r3, r3, #1
 800af16:	2b00      	cmp	r3, #0
 800af18:	d004      	beq.n	800af24 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	2201      	movs	r2, #1
 800af1e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800af20:	2301      	movs	r3, #1
 800af22:	e003      	b.n	800af2c <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	22c5      	movs	r2, #197	; 0xc5
 800af28:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800af2a:	2300      	movs	r3, #0
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3710      	adds	r7, #16
 800af30:	46bd      	mov	sp, r7
 800af32:	bc90      	pop	{r4, r7}
 800af34:	4770      	bx	lr
 800af36:	bf00      	nop
 800af38:	20000000 	.word	0x20000000
 800af3c:	10624dd3 	.word	0x10624dd3

0800af40 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800af40:	b490      	push	{r4, r7}
 800af42:	b084      	sub	sp, #16
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800af48:	4b18      	ldr	r3, [pc, #96]	; (800afac <SDMMC_GetCmdResp3+0x6c>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	4a18      	ldr	r2, [pc, #96]	; (800afb0 <SDMMC_GetCmdResp3+0x70>)
 800af4e:	fba2 2303 	umull	r2, r3, r2, r3
 800af52:	0a5b      	lsrs	r3, r3, #9
 800af54:	f241 3288 	movw	r2, #5000	; 0x1388
 800af58:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800af5c:	4623      	mov	r3, r4
 800af5e:	1e5c      	subs	r4, r3, #1
 800af60:	2b00      	cmp	r3, #0
 800af62:	d102      	bne.n	800af6a <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800af64:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800af68:	e01b      	b.n	800afa2 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af6e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800af76:	2b00      	cmp	r3, #0
 800af78:	d0f0      	beq.n	800af5c <SDMMC_GetCmdResp3+0x1c>
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800af80:	2b00      	cmp	r3, #0
 800af82:	d1eb      	bne.n	800af5c <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af88:	f003 0304 	and.w	r3, r3, #4
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d004      	beq.n	800af9a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2204      	movs	r2, #4
 800af94:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800af96:	2304      	movs	r3, #4
 800af98:	e003      	b.n	800afa2 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	22c5      	movs	r2, #197	; 0xc5
 800af9e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800afa0:	2300      	movs	r3, #0
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	3710      	adds	r7, #16
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bc90      	pop	{r4, r7}
 800afaa:	4770      	bx	lr
 800afac:	20000000 	.word	0x20000000
 800afb0:	10624dd3 	.word	0x10624dd3

0800afb4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800afb4:	b590      	push	{r4, r7, lr}
 800afb6:	b087      	sub	sp, #28
 800afb8:	af00      	add	r7, sp, #0
 800afba:	60f8      	str	r0, [r7, #12]
 800afbc:	460b      	mov	r3, r1
 800afbe:	607a      	str	r2, [r7, #4]
 800afc0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800afc2:	4b34      	ldr	r3, [pc, #208]	; (800b094 <SDMMC_GetCmdResp6+0xe0>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	4a34      	ldr	r2, [pc, #208]	; (800b098 <SDMMC_GetCmdResp6+0xe4>)
 800afc8:	fba2 2303 	umull	r2, r3, r2, r3
 800afcc:	0a5b      	lsrs	r3, r3, #9
 800afce:	f241 3288 	movw	r2, #5000	; 0x1388
 800afd2:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800afd6:	4623      	mov	r3, r4
 800afd8:	1e5c      	subs	r4, r3, #1
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d102      	bne.n	800afe4 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800afde:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800afe2:	e052      	b.n	800b08a <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afe8:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800afea:	697b      	ldr	r3, [r7, #20]
 800afec:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d0f0      	beq.n	800afd6 <SDMMC_GetCmdResp6+0x22>
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800affa:	2b00      	cmp	r3, #0
 800affc:	d1eb      	bne.n	800afd6 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b002:	f003 0304 	and.w	r3, r3, #4
 800b006:	2b00      	cmp	r3, #0
 800b008:	d004      	beq.n	800b014 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	2204      	movs	r2, #4
 800b00e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b010:	2304      	movs	r3, #4
 800b012:	e03a      	b.n	800b08a <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b018:	f003 0301 	and.w	r3, r3, #1
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d004      	beq.n	800b02a <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	2201      	movs	r2, #1
 800b024:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b026:	2301      	movs	r3, #1
 800b028:	e02f      	b.n	800b08a <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b02a:	68f8      	ldr	r0, [r7, #12]
 800b02c:	f7ff fbae 	bl	800a78c <SDIO_GetCommandResponse>
 800b030:	4603      	mov	r3, r0
 800b032:	461a      	mov	r2, r3
 800b034:	7afb      	ldrb	r3, [r7, #11]
 800b036:	4293      	cmp	r3, r2
 800b038:	d001      	beq.n	800b03e <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b03a:	2301      	movs	r3, #1
 800b03c:	e025      	b.n	800b08a <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	22c5      	movs	r2, #197	; 0xc5
 800b042:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b044:	2100      	movs	r1, #0
 800b046:	68f8      	ldr	r0, [r7, #12]
 800b048:	f7ff fbad 	bl	800a7a6 <SDIO_GetResponse>
 800b04c:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b054:	2b00      	cmp	r3, #0
 800b056:	d106      	bne.n	800b066 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b058:	693b      	ldr	r3, [r7, #16]
 800b05a:	0c1b      	lsrs	r3, r3, #16
 800b05c:	b29a      	uxth	r2, r3
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b062:	2300      	movs	r3, #0
 800b064:	e011      	b.n	800b08a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b066:	693b      	ldr	r3, [r7, #16]
 800b068:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d002      	beq.n	800b076 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b070:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b074:	e009      	b.n	800b08a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b076:	693b      	ldr	r3, [r7, #16]
 800b078:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d002      	beq.n	800b086 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b080:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b084:	e001      	b.n	800b08a <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b086:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	371c      	adds	r7, #28
 800b08e:	46bd      	mov	sp, r7
 800b090:	bd90      	pop	{r4, r7, pc}
 800b092:	bf00      	nop
 800b094:	20000000 	.word	0x20000000
 800b098:	10624dd3 	.word	0x10624dd3

0800b09c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b09c:	b490      	push	{r4, r7}
 800b09e:	b084      	sub	sp, #16
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b0a4:	4b21      	ldr	r3, [pc, #132]	; (800b12c <SDMMC_GetCmdResp7+0x90>)
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	4a21      	ldr	r2, [pc, #132]	; (800b130 <SDMMC_GetCmdResp7+0x94>)
 800b0aa:	fba2 2303 	umull	r2, r3, r2, r3
 800b0ae:	0a5b      	lsrs	r3, r3, #9
 800b0b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0b4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b0b8:	4623      	mov	r3, r4
 800b0ba:	1e5c      	subs	r4, r3, #1
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d102      	bne.n	800b0c6 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b0c0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b0c4:	e02c      	b.n	800b120 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0ca:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d0f0      	beq.n	800b0b8 <SDMMC_GetCmdResp7+0x1c>
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d1eb      	bne.n	800b0b8 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0e4:	f003 0304 	and.w	r3, r3, #4
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d004      	beq.n	800b0f6 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	2204      	movs	r2, #4
 800b0f0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b0f2:	2304      	movs	r3, #4
 800b0f4:	e014      	b.n	800b120 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0fa:	f003 0301 	and.w	r3, r3, #1
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d004      	beq.n	800b10c <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2201      	movs	r2, #1
 800b106:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b108:	2301      	movs	r3, #1
 800b10a:	e009      	b.n	800b120 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b114:	2b00      	cmp	r3, #0
 800b116:	d002      	beq.n	800b11e <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2240      	movs	r2, #64	; 0x40
 800b11c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b11e:	2300      	movs	r3, #0
  
}
 800b120:	4618      	mov	r0, r3
 800b122:	3710      	adds	r7, #16
 800b124:	46bd      	mov	sp, r7
 800b126:	bc90      	pop	{r4, r7}
 800b128:	4770      	bx	lr
 800b12a:	bf00      	nop
 800b12c:	20000000 	.word	0x20000000
 800b130:	10624dd3 	.word	0x10624dd3

0800b134 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b138:	4904      	ldr	r1, [pc, #16]	; (800b14c <MX_FATFS_Init+0x18>)
 800b13a:	4805      	ldr	r0, [pc, #20]	; (800b150 <MX_FATFS_Init+0x1c>)
 800b13c:	f004 f874 	bl	800f228 <FATFS_LinkDriver>
 800b140:	4603      	mov	r3, r0
 800b142:	461a      	mov	r2, r3
 800b144:	4b03      	ldr	r3, [pc, #12]	; (800b154 <MX_FATFS_Init+0x20>)
 800b146:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b148:	bf00      	nop
 800b14a:	bd80      	pop	{r7, pc}
 800b14c:	2000305c 	.word	0x2000305c
 800b150:	08014304 	.word	0x08014304
 800b154:	20003058 	.word	0x20003058

0800b158 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b158:	b480      	push	{r7}
 800b15a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b15c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b15e:	4618      	mov	r0, r3
 800b160:	46bd      	mov	sp, r7
 800b162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b166:	4770      	bx	lr

0800b168 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b082      	sub	sp, #8
 800b16c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b16e:	2300      	movs	r3, #0
 800b170:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b172:	f000 f896 	bl	800b2a2 <BSP_SD_IsDetected>
 800b176:	4603      	mov	r3, r0
 800b178:	2b01      	cmp	r3, #1
 800b17a:	d001      	beq.n	800b180 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b17c:	2301      	movs	r3, #1
 800b17e:	e012      	b.n	800b1a6 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b180:	480b      	ldr	r0, [pc, #44]	; (800b1b0 <BSP_SD_Init+0x48>)
 800b182:	f7fb ff9d 	bl	80070c0 <HAL_SD_Init>
 800b186:	4603      	mov	r3, r0
 800b188:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b18a:	79fb      	ldrb	r3, [r7, #7]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d109      	bne.n	800b1a4 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b190:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b194:	4806      	ldr	r0, [pc, #24]	; (800b1b0 <BSP_SD_Init+0x48>)
 800b196:	f7fc fd47 	bl	8007c28 <HAL_SD_ConfigWideBusOperation>
 800b19a:	4603      	mov	r3, r0
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d001      	beq.n	800b1a4 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b1a0:	2301      	movs	r3, #1
 800b1a2:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b1a4:	79fb      	ldrb	r3, [r7, #7]
}
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	3708      	adds	r7, #8
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}
 800b1ae:	bf00      	nop
 800b1b0:	20002eec 	.word	0x20002eec

0800b1b4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b086      	sub	sp, #24
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	60f8      	str	r0, [r7, #12]
 800b1bc:	60b9      	str	r1, [r7, #8]
 800b1be:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	68ba      	ldr	r2, [r7, #8]
 800b1c8:	68f9      	ldr	r1, [r7, #12]
 800b1ca:	4806      	ldr	r0, [pc, #24]	; (800b1e4 <BSP_SD_ReadBlocks_DMA+0x30>)
 800b1cc:	f7fc f808 	bl	80071e0 <HAL_SD_ReadBlocks_DMA>
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d001      	beq.n	800b1da <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b1da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3718      	adds	r7, #24
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}
 800b1e4:	20002eec 	.word	0x20002eec

0800b1e8 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b086      	sub	sp, #24
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	60f8      	str	r0, [r7, #12]
 800b1f0:	60b9      	str	r1, [r7, #8]
 800b1f2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	68ba      	ldr	r2, [r7, #8]
 800b1fc:	68f9      	ldr	r1, [r7, #12]
 800b1fe:	4806      	ldr	r0, [pc, #24]	; (800b218 <BSP_SD_WriteBlocks_DMA+0x30>)
 800b200:	f7fc f8d6 	bl	80073b0 <HAL_SD_WriteBlocks_DMA>
 800b204:	4603      	mov	r3, r0
 800b206:	2b00      	cmp	r3, #0
 800b208:	d001      	beq.n	800b20e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b20a:	2301      	movs	r3, #1
 800b20c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b20e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b210:	4618      	mov	r0, r3
 800b212:	3718      	adds	r7, #24
 800b214:	46bd      	mov	sp, r7
 800b216:	bd80      	pop	{r7, pc}
 800b218:	20002eec 	.word	0x20002eec

0800b21c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b220:	4805      	ldr	r0, [pc, #20]	; (800b238 <BSP_SD_GetCardState+0x1c>)
 800b222:	f7fc fd7d 	bl	8007d20 <HAL_SD_GetCardState>
 800b226:	4603      	mov	r3, r0
 800b228:	2b04      	cmp	r3, #4
 800b22a:	bf14      	ite	ne
 800b22c:	2301      	movne	r3, #1
 800b22e:	2300      	moveq	r3, #0
 800b230:	b2db      	uxtb	r3, r3
}
 800b232:	4618      	mov	r0, r3
 800b234:	bd80      	pop	{r7, pc}
 800b236:	bf00      	nop
 800b238:	20002eec 	.word	0x20002eec

0800b23c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b082      	sub	sp, #8
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b244:	6879      	ldr	r1, [r7, #4]
 800b246:	4803      	ldr	r0, [pc, #12]	; (800b254 <BSP_SD_GetCardInfo+0x18>)
 800b248:	f7fc fcc2 	bl	8007bd0 <HAL_SD_GetCardInfo>
}
 800b24c:	bf00      	nop
 800b24e:	3708      	adds	r7, #8
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}
 800b254:	20002eec 	.word	0x20002eec

0800b258 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b082      	sub	sp, #8
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b260:	f000 f818 	bl	800b294 <BSP_SD_AbortCallback>
}
 800b264:	bf00      	nop
 800b266:	3708      	adds	r7, #8
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}

0800b26c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b082      	sub	sp, #8
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b274:	f000 f9a8 	bl	800b5c8 <BSP_SD_WriteCpltCallback>
}
 800b278:	bf00      	nop
 800b27a:	3708      	adds	r7, #8
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bd80      	pop	{r7, pc}

0800b280 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b082      	sub	sp, #8
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b288:	f000 f9aa 	bl	800b5e0 <BSP_SD_ReadCpltCallback>
}
 800b28c:	bf00      	nop
 800b28e:	3708      	adds	r7, #8
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}

0800b294 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b294:	b480      	push	{r7}
 800b296:	af00      	add	r7, sp, #0

}
 800b298:	bf00      	nop
 800b29a:	46bd      	mov	sp, r7
 800b29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a0:	4770      	bx	lr

0800b2a2 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b2a2:	b580      	push	{r7, lr}
 800b2a4:	b082      	sub	sp, #8
 800b2a6:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b2a8:	2301      	movs	r3, #1
 800b2aa:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800b2ac:	f000 f80c 	bl	800b2c8 <BSP_PlatformIsDetected>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d101      	bne.n	800b2ba <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800b2ba:	79fb      	ldrb	r3, [r7, #7]
 800b2bc:	b2db      	uxtb	r3, r3
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	3708      	adds	r7, #8
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}
	...

0800b2c8 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b082      	sub	sp, #8
 800b2cc:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800b2ce:	2301      	movs	r3, #1
 800b2d0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800b2d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b2d6:	4806      	ldr	r0, [pc, #24]	; (800b2f0 <BSP_PlatformIsDetected+0x28>)
 800b2d8:	f7fa fba8 	bl	8005a2c <HAL_GPIO_ReadPin>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d001      	beq.n	800b2e6 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800b2e6:	79fb      	ldrb	r3, [r7, #7]
}
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	3708      	adds	r7, #8
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bd80      	pop	{r7, pc}
 800b2f0:	40020000 	.word	0x40020000

0800b2f4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b084      	sub	sp, #16
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800b2fc:	f7f9 f90c 	bl	8004518 <HAL_GetTick>
 800b300:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800b302:	e006      	b.n	800b312 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b304:	f7ff ff8a 	bl	800b21c <BSP_SD_GetCardState>
 800b308:	4603      	mov	r3, r0
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d101      	bne.n	800b312 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800b30e:	2300      	movs	r3, #0
 800b310:	e009      	b.n	800b326 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800b312:	f7f9 f901 	bl	8004518 <HAL_GetTick>
 800b316:	4602      	mov	r2, r0
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	1ad3      	subs	r3, r2, r3
 800b31c:	687a      	ldr	r2, [r7, #4]
 800b31e:	429a      	cmp	r2, r3
 800b320:	d8f0      	bhi.n	800b304 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800b322:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b326:	4618      	mov	r0, r3
 800b328:	3710      	adds	r7, #16
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bd80      	pop	{r7, pc}
	...

0800b330 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b330:	b580      	push	{r7, lr}
 800b332:	b082      	sub	sp, #8
 800b334:	af00      	add	r7, sp, #0
 800b336:	4603      	mov	r3, r0
 800b338:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b33a:	4b0b      	ldr	r3, [pc, #44]	; (800b368 <SD_CheckStatus+0x38>)
 800b33c:	2201      	movs	r2, #1
 800b33e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b340:	f7ff ff6c 	bl	800b21c <BSP_SD_GetCardState>
 800b344:	4603      	mov	r3, r0
 800b346:	2b00      	cmp	r3, #0
 800b348:	d107      	bne.n	800b35a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b34a:	4b07      	ldr	r3, [pc, #28]	; (800b368 <SD_CheckStatus+0x38>)
 800b34c:	781b      	ldrb	r3, [r3, #0]
 800b34e:	b2db      	uxtb	r3, r3
 800b350:	f023 0301 	bic.w	r3, r3, #1
 800b354:	b2da      	uxtb	r2, r3
 800b356:	4b04      	ldr	r3, [pc, #16]	; (800b368 <SD_CheckStatus+0x38>)
 800b358:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b35a:	4b03      	ldr	r3, [pc, #12]	; (800b368 <SD_CheckStatus+0x38>)
 800b35c:	781b      	ldrb	r3, [r3, #0]
 800b35e:	b2db      	uxtb	r3, r3
}
 800b360:	4618      	mov	r0, r3
 800b362:	3708      	adds	r7, #8
 800b364:	46bd      	mov	sp, r7
 800b366:	bd80      	pop	{r7, pc}
 800b368:	20000009 	.word	0x20000009

0800b36c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b082      	sub	sp, #8
 800b370:	af00      	add	r7, sp, #0
 800b372:	4603      	mov	r3, r0
 800b374:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b376:	f7ff fef7 	bl	800b168 <BSP_SD_Init>
 800b37a:	4603      	mov	r3, r0
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d107      	bne.n	800b390 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800b380:	79fb      	ldrb	r3, [r7, #7]
 800b382:	4618      	mov	r0, r3
 800b384:	f7ff ffd4 	bl	800b330 <SD_CheckStatus>
 800b388:	4603      	mov	r3, r0
 800b38a:	461a      	mov	r2, r3
 800b38c:	4b04      	ldr	r3, [pc, #16]	; (800b3a0 <SD_initialize+0x34>)
 800b38e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b390:	4b03      	ldr	r3, [pc, #12]	; (800b3a0 <SD_initialize+0x34>)
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	b2db      	uxtb	r3, r3
}
 800b396:	4618      	mov	r0, r3
 800b398:	3708      	adds	r7, #8
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}
 800b39e:	bf00      	nop
 800b3a0:	20000009 	.word	0x20000009

0800b3a4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b082      	sub	sp, #8
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	4603      	mov	r3, r0
 800b3ac:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b3ae:	79fb      	ldrb	r3, [r7, #7]
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	f7ff ffbd 	bl	800b330 <SD_CheckStatus>
 800b3b6:	4603      	mov	r3, r0
}
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	3708      	adds	r7, #8
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bd80      	pop	{r7, pc}

0800b3c0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b086      	sub	sp, #24
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	60b9      	str	r1, [r7, #8]
 800b3c8:	607a      	str	r2, [r7, #4]
 800b3ca:	603b      	str	r3, [r7, #0]
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b3d4:	f247 5030 	movw	r0, #30000	; 0x7530
 800b3d8:	f7ff ff8c 	bl	800b2f4 <SD_CheckStatusWithTimeout>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	da01      	bge.n	800b3e6 <SD_read+0x26>
  {
    return res;
 800b3e2:	7dfb      	ldrb	r3, [r7, #23]
 800b3e4:	e03b      	b.n	800b45e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800b3e6:	683a      	ldr	r2, [r7, #0]
 800b3e8:	6879      	ldr	r1, [r7, #4]
 800b3ea:	68b8      	ldr	r0, [r7, #8]
 800b3ec:	f7ff fee2 	bl	800b1b4 <BSP_SD_ReadBlocks_DMA>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d132      	bne.n	800b45c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800b3f6:	4b1c      	ldr	r3, [pc, #112]	; (800b468 <SD_read+0xa8>)
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800b3fc:	f7f9 f88c 	bl	8004518 <HAL_GetTick>
 800b400:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b402:	bf00      	nop
 800b404:	4b18      	ldr	r3, [pc, #96]	; (800b468 <SD_read+0xa8>)
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d108      	bne.n	800b41e <SD_read+0x5e>
 800b40c:	f7f9 f884 	bl	8004518 <HAL_GetTick>
 800b410:	4602      	mov	r2, r0
 800b412:	693b      	ldr	r3, [r7, #16]
 800b414:	1ad3      	subs	r3, r2, r3
 800b416:	f247 522f 	movw	r2, #29999	; 0x752f
 800b41a:	4293      	cmp	r3, r2
 800b41c:	d9f2      	bls.n	800b404 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800b41e:	4b12      	ldr	r3, [pc, #72]	; (800b468 <SD_read+0xa8>)
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d102      	bne.n	800b42c <SD_read+0x6c>
      {
        res = RES_ERROR;
 800b426:	2301      	movs	r3, #1
 800b428:	75fb      	strb	r3, [r7, #23]
 800b42a:	e017      	b.n	800b45c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800b42c:	4b0e      	ldr	r3, [pc, #56]	; (800b468 <SD_read+0xa8>)
 800b42e:	2200      	movs	r2, #0
 800b430:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b432:	f7f9 f871 	bl	8004518 <HAL_GetTick>
 800b436:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b438:	e007      	b.n	800b44a <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b43a:	f7ff feef 	bl	800b21c <BSP_SD_GetCardState>
 800b43e:	4603      	mov	r3, r0
 800b440:	2b00      	cmp	r3, #0
 800b442:	d102      	bne.n	800b44a <SD_read+0x8a>
          {
            res = RES_OK;
 800b444:	2300      	movs	r3, #0
 800b446:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800b448:	e008      	b.n	800b45c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b44a:	f7f9 f865 	bl	8004518 <HAL_GetTick>
 800b44e:	4602      	mov	r2, r0
 800b450:	693b      	ldr	r3, [r7, #16]
 800b452:	1ad3      	subs	r3, r2, r3
 800b454:	f247 522f 	movw	r2, #29999	; 0x752f
 800b458:	4293      	cmp	r3, r2
 800b45a:	d9ee      	bls.n	800b43a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800b45c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b45e:	4618      	mov	r0, r3
 800b460:	3718      	adds	r7, #24
 800b462:	46bd      	mov	sp, r7
 800b464:	bd80      	pop	{r7, pc}
 800b466:	bf00      	nop
 800b468:	200005a0 	.word	0x200005a0

0800b46c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b086      	sub	sp, #24
 800b470:	af00      	add	r7, sp, #0
 800b472:	60b9      	str	r1, [r7, #8]
 800b474:	607a      	str	r2, [r7, #4]
 800b476:	603b      	str	r3, [r7, #0]
 800b478:	4603      	mov	r3, r0
 800b47a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b47c:	2301      	movs	r3, #1
 800b47e:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800b480:	4b24      	ldr	r3, [pc, #144]	; (800b514 <SD_write+0xa8>)
 800b482:	2200      	movs	r2, #0
 800b484:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b486:	f247 5030 	movw	r0, #30000	; 0x7530
 800b48a:	f7ff ff33 	bl	800b2f4 <SD_CheckStatusWithTimeout>
 800b48e:	4603      	mov	r3, r0
 800b490:	2b00      	cmp	r3, #0
 800b492:	da01      	bge.n	800b498 <SD_write+0x2c>
  {
    return res;
 800b494:	7dfb      	ldrb	r3, [r7, #23]
 800b496:	e038      	b.n	800b50a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800b498:	683a      	ldr	r2, [r7, #0]
 800b49a:	6879      	ldr	r1, [r7, #4]
 800b49c:	68b8      	ldr	r0, [r7, #8]
 800b49e:	f7ff fea3 	bl	800b1e8 <BSP_SD_WriteBlocks_DMA>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d12f      	bne.n	800b508 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800b4a8:	f7f9 f836 	bl	8004518 <HAL_GetTick>
 800b4ac:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b4ae:	bf00      	nop
 800b4b0:	4b18      	ldr	r3, [pc, #96]	; (800b514 <SD_write+0xa8>)
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d108      	bne.n	800b4ca <SD_write+0x5e>
 800b4b8:	f7f9 f82e 	bl	8004518 <HAL_GetTick>
 800b4bc:	4602      	mov	r2, r0
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	1ad3      	subs	r3, r2, r3
 800b4c2:	f247 522f 	movw	r2, #29999	; 0x752f
 800b4c6:	4293      	cmp	r3, r2
 800b4c8:	d9f2      	bls.n	800b4b0 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800b4ca:	4b12      	ldr	r3, [pc, #72]	; (800b514 <SD_write+0xa8>)
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d102      	bne.n	800b4d8 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800b4d2:	2301      	movs	r3, #1
 800b4d4:	75fb      	strb	r3, [r7, #23]
 800b4d6:	e017      	b.n	800b508 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800b4d8:	4b0e      	ldr	r3, [pc, #56]	; (800b514 <SD_write+0xa8>)
 800b4da:	2200      	movs	r2, #0
 800b4dc:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b4de:	f7f9 f81b 	bl	8004518 <HAL_GetTick>
 800b4e2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b4e4:	e007      	b.n	800b4f6 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b4e6:	f7ff fe99 	bl	800b21c <BSP_SD_GetCardState>
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d102      	bne.n	800b4f6 <SD_write+0x8a>
          {
            res = RES_OK;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	75fb      	strb	r3, [r7, #23]
            break;
 800b4f4:	e008      	b.n	800b508 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b4f6:	f7f9 f80f 	bl	8004518 <HAL_GetTick>
 800b4fa:	4602      	mov	r2, r0
 800b4fc:	693b      	ldr	r3, [r7, #16]
 800b4fe:	1ad3      	subs	r3, r2, r3
 800b500:	f247 522f 	movw	r2, #29999	; 0x752f
 800b504:	4293      	cmp	r3, r2
 800b506:	d9ee      	bls.n	800b4e6 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800b508:	7dfb      	ldrb	r3, [r7, #23]
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	3718      	adds	r7, #24
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}
 800b512:	bf00      	nop
 800b514:	2000059c 	.word	0x2000059c

0800b518 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b08c      	sub	sp, #48	; 0x30
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	4603      	mov	r3, r0
 800b520:	603a      	str	r2, [r7, #0]
 800b522:	71fb      	strb	r3, [r7, #7]
 800b524:	460b      	mov	r3, r1
 800b526:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b528:	2301      	movs	r3, #1
 800b52a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b52e:	4b25      	ldr	r3, [pc, #148]	; (800b5c4 <SD_ioctl+0xac>)
 800b530:	781b      	ldrb	r3, [r3, #0]
 800b532:	b2db      	uxtb	r3, r3
 800b534:	f003 0301 	and.w	r3, r3, #1
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d001      	beq.n	800b540 <SD_ioctl+0x28>
 800b53c:	2303      	movs	r3, #3
 800b53e:	e03c      	b.n	800b5ba <SD_ioctl+0xa2>

  switch (cmd)
 800b540:	79bb      	ldrb	r3, [r7, #6]
 800b542:	2b03      	cmp	r3, #3
 800b544:	d834      	bhi.n	800b5b0 <SD_ioctl+0x98>
 800b546:	a201      	add	r2, pc, #4	; (adr r2, 800b54c <SD_ioctl+0x34>)
 800b548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b54c:	0800b55d 	.word	0x0800b55d
 800b550:	0800b565 	.word	0x0800b565
 800b554:	0800b57d 	.word	0x0800b57d
 800b558:	0800b597 	.word	0x0800b597
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b55c:	2300      	movs	r3, #0
 800b55e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b562:	e028      	b.n	800b5b6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b564:	f107 030c 	add.w	r3, r7, #12
 800b568:	4618      	mov	r0, r3
 800b56a:	f7ff fe67 	bl	800b23c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b56e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b574:	2300      	movs	r3, #0
 800b576:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b57a:	e01c      	b.n	800b5b6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b57c:	f107 030c 	add.w	r3, r7, #12
 800b580:	4618      	mov	r0, r3
 800b582:	f7ff fe5b 	bl	800b23c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b588:	b29a      	uxth	r2, r3
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b58e:	2300      	movs	r3, #0
 800b590:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b594:	e00f      	b.n	800b5b6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b596:	f107 030c 	add.w	r3, r7, #12
 800b59a:	4618      	mov	r0, r3
 800b59c:	f7ff fe4e 	bl	800b23c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b5a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5a2:	0a5a      	lsrs	r2, r3, #9
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b5ae:	e002      	b.n	800b5b6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b5b0:	2304      	movs	r3, #4
 800b5b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800b5b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3730      	adds	r7, #48	; 0x30
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}
 800b5c2:	bf00      	nop
 800b5c4:	20000009 	.word	0x20000009

0800b5c8 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800b5cc:	4b03      	ldr	r3, [pc, #12]	; (800b5dc <BSP_SD_WriteCpltCallback+0x14>)
 800b5ce:	2201      	movs	r2, #1
 800b5d0:	601a      	str	r2, [r3, #0]
}
 800b5d2:	bf00      	nop
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5da:	4770      	bx	lr
 800b5dc:	2000059c 	.word	0x2000059c

0800b5e0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800b5e4:	4b03      	ldr	r3, [pc, #12]	; (800b5f4 <BSP_SD_ReadCpltCallback+0x14>)
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	601a      	str	r2, [r3, #0]
}
 800b5ea:	bf00      	nop
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr
 800b5f4:	200005a0 	.word	0x200005a0

0800b5f8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b084      	sub	sp, #16
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	4603      	mov	r3, r0
 800b600:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b602:	79fb      	ldrb	r3, [r7, #7]
 800b604:	4a08      	ldr	r2, [pc, #32]	; (800b628 <disk_status+0x30>)
 800b606:	009b      	lsls	r3, r3, #2
 800b608:	4413      	add	r3, r2
 800b60a:	685b      	ldr	r3, [r3, #4]
 800b60c:	685b      	ldr	r3, [r3, #4]
 800b60e:	79fa      	ldrb	r2, [r7, #7]
 800b610:	4905      	ldr	r1, [pc, #20]	; (800b628 <disk_status+0x30>)
 800b612:	440a      	add	r2, r1
 800b614:	7a12      	ldrb	r2, [r2, #8]
 800b616:	4610      	mov	r0, r2
 800b618:	4798      	blx	r3
 800b61a:	4603      	mov	r3, r0
 800b61c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b61e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b620:	4618      	mov	r0, r3
 800b622:	3710      	adds	r7, #16
 800b624:	46bd      	mov	sp, r7
 800b626:	bd80      	pop	{r7, pc}
 800b628:	200007cc 	.word	0x200007cc

0800b62c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b084      	sub	sp, #16
 800b630:	af00      	add	r7, sp, #0
 800b632:	4603      	mov	r3, r0
 800b634:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b636:	2300      	movs	r3, #0
 800b638:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b63a:	79fb      	ldrb	r3, [r7, #7]
 800b63c:	4a0d      	ldr	r2, [pc, #52]	; (800b674 <disk_initialize+0x48>)
 800b63e:	5cd3      	ldrb	r3, [r2, r3]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d111      	bne.n	800b668 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b644:	79fb      	ldrb	r3, [r7, #7]
 800b646:	4a0b      	ldr	r2, [pc, #44]	; (800b674 <disk_initialize+0x48>)
 800b648:	2101      	movs	r1, #1
 800b64a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b64c:	79fb      	ldrb	r3, [r7, #7]
 800b64e:	4a09      	ldr	r2, [pc, #36]	; (800b674 <disk_initialize+0x48>)
 800b650:	009b      	lsls	r3, r3, #2
 800b652:	4413      	add	r3, r2
 800b654:	685b      	ldr	r3, [r3, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	79fa      	ldrb	r2, [r7, #7]
 800b65a:	4906      	ldr	r1, [pc, #24]	; (800b674 <disk_initialize+0x48>)
 800b65c:	440a      	add	r2, r1
 800b65e:	7a12      	ldrb	r2, [r2, #8]
 800b660:	4610      	mov	r0, r2
 800b662:	4798      	blx	r3
 800b664:	4603      	mov	r3, r0
 800b666:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800b668:	7bfb      	ldrb	r3, [r7, #15]
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	3710      	adds	r7, #16
 800b66e:	46bd      	mov	sp, r7
 800b670:	bd80      	pop	{r7, pc}
 800b672:	bf00      	nop
 800b674:	200007cc 	.word	0x200007cc

0800b678 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b678:	b590      	push	{r4, r7, lr}
 800b67a:	b087      	sub	sp, #28
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	60b9      	str	r1, [r7, #8]
 800b680:	607a      	str	r2, [r7, #4]
 800b682:	603b      	str	r3, [r7, #0]
 800b684:	4603      	mov	r3, r0
 800b686:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b688:	7bfb      	ldrb	r3, [r7, #15]
 800b68a:	4a0a      	ldr	r2, [pc, #40]	; (800b6b4 <disk_read+0x3c>)
 800b68c:	009b      	lsls	r3, r3, #2
 800b68e:	4413      	add	r3, r2
 800b690:	685b      	ldr	r3, [r3, #4]
 800b692:	689c      	ldr	r4, [r3, #8]
 800b694:	7bfb      	ldrb	r3, [r7, #15]
 800b696:	4a07      	ldr	r2, [pc, #28]	; (800b6b4 <disk_read+0x3c>)
 800b698:	4413      	add	r3, r2
 800b69a:	7a18      	ldrb	r0, [r3, #8]
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	687a      	ldr	r2, [r7, #4]
 800b6a0:	68b9      	ldr	r1, [r7, #8]
 800b6a2:	47a0      	blx	r4
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	75fb      	strb	r3, [r7, #23]
  return res;
 800b6a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	371c      	adds	r7, #28
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd90      	pop	{r4, r7, pc}
 800b6b2:	bf00      	nop
 800b6b4:	200007cc 	.word	0x200007cc

0800b6b8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b6b8:	b590      	push	{r4, r7, lr}
 800b6ba:	b087      	sub	sp, #28
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	60b9      	str	r1, [r7, #8]
 800b6c0:	607a      	str	r2, [r7, #4]
 800b6c2:	603b      	str	r3, [r7, #0]
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b6c8:	7bfb      	ldrb	r3, [r7, #15]
 800b6ca:	4a0a      	ldr	r2, [pc, #40]	; (800b6f4 <disk_write+0x3c>)
 800b6cc:	009b      	lsls	r3, r3, #2
 800b6ce:	4413      	add	r3, r2
 800b6d0:	685b      	ldr	r3, [r3, #4]
 800b6d2:	68dc      	ldr	r4, [r3, #12]
 800b6d4:	7bfb      	ldrb	r3, [r7, #15]
 800b6d6:	4a07      	ldr	r2, [pc, #28]	; (800b6f4 <disk_write+0x3c>)
 800b6d8:	4413      	add	r3, r2
 800b6da:	7a18      	ldrb	r0, [r3, #8]
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	687a      	ldr	r2, [r7, #4]
 800b6e0:	68b9      	ldr	r1, [r7, #8]
 800b6e2:	47a0      	blx	r4
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	75fb      	strb	r3, [r7, #23]
  return res;
 800b6e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	371c      	adds	r7, #28
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd90      	pop	{r4, r7, pc}
 800b6f2:	bf00      	nop
 800b6f4:	200007cc 	.word	0x200007cc

0800b6f8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b084      	sub	sp, #16
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	4603      	mov	r3, r0
 800b700:	603a      	str	r2, [r7, #0]
 800b702:	71fb      	strb	r3, [r7, #7]
 800b704:	460b      	mov	r3, r1
 800b706:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b708:	79fb      	ldrb	r3, [r7, #7]
 800b70a:	4a09      	ldr	r2, [pc, #36]	; (800b730 <disk_ioctl+0x38>)
 800b70c:	009b      	lsls	r3, r3, #2
 800b70e:	4413      	add	r3, r2
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	691b      	ldr	r3, [r3, #16]
 800b714:	79fa      	ldrb	r2, [r7, #7]
 800b716:	4906      	ldr	r1, [pc, #24]	; (800b730 <disk_ioctl+0x38>)
 800b718:	440a      	add	r2, r1
 800b71a:	7a10      	ldrb	r0, [r2, #8]
 800b71c:	79b9      	ldrb	r1, [r7, #6]
 800b71e:	683a      	ldr	r2, [r7, #0]
 800b720:	4798      	blx	r3
 800b722:	4603      	mov	r3, r0
 800b724:	73fb      	strb	r3, [r7, #15]
  return res;
 800b726:	7bfb      	ldrb	r3, [r7, #15]
}
 800b728:	4618      	mov	r0, r3
 800b72a:	3710      	adds	r7, #16
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}
 800b730:	200007cc 	.word	0x200007cc

0800b734 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b734:	b480      	push	{r7}
 800b736:	b085      	sub	sp, #20
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	3301      	adds	r3, #1
 800b740:	781b      	ldrb	r3, [r3, #0]
 800b742:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b744:	89fb      	ldrh	r3, [r7, #14]
 800b746:	021b      	lsls	r3, r3, #8
 800b748:	b21a      	sxth	r2, r3
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	781b      	ldrb	r3, [r3, #0]
 800b74e:	b21b      	sxth	r3, r3
 800b750:	4313      	orrs	r3, r2
 800b752:	b21b      	sxth	r3, r3
 800b754:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b756:	89fb      	ldrh	r3, [r7, #14]
}
 800b758:	4618      	mov	r0, r3
 800b75a:	3714      	adds	r7, #20
 800b75c:	46bd      	mov	sp, r7
 800b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b762:	4770      	bx	lr

0800b764 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b764:	b480      	push	{r7}
 800b766:	b085      	sub	sp, #20
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	3303      	adds	r3, #3
 800b770:	781b      	ldrb	r3, [r3, #0]
 800b772:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	021b      	lsls	r3, r3, #8
 800b778:	687a      	ldr	r2, [r7, #4]
 800b77a:	3202      	adds	r2, #2
 800b77c:	7812      	ldrb	r2, [r2, #0]
 800b77e:	4313      	orrs	r3, r2
 800b780:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	021b      	lsls	r3, r3, #8
 800b786:	687a      	ldr	r2, [r7, #4]
 800b788:	3201      	adds	r2, #1
 800b78a:	7812      	ldrb	r2, [r2, #0]
 800b78c:	4313      	orrs	r3, r2
 800b78e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	021b      	lsls	r3, r3, #8
 800b794:	687a      	ldr	r2, [r7, #4]
 800b796:	7812      	ldrb	r2, [r2, #0]
 800b798:	4313      	orrs	r3, r2
 800b79a:	60fb      	str	r3, [r7, #12]
	return rv;
 800b79c:	68fb      	ldr	r3, [r7, #12]
}
 800b79e:	4618      	mov	r0, r3
 800b7a0:	3714      	adds	r7, #20
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a8:	4770      	bx	lr

0800b7aa <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b7aa:	b480      	push	{r7}
 800b7ac:	b083      	sub	sp, #12
 800b7ae:	af00      	add	r7, sp, #0
 800b7b0:	6078      	str	r0, [r7, #4]
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	1c5a      	adds	r2, r3, #1
 800b7ba:	607a      	str	r2, [r7, #4]
 800b7bc:	887a      	ldrh	r2, [r7, #2]
 800b7be:	b2d2      	uxtb	r2, r2
 800b7c0:	701a      	strb	r2, [r3, #0]
 800b7c2:	887b      	ldrh	r3, [r7, #2]
 800b7c4:	0a1b      	lsrs	r3, r3, #8
 800b7c6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	1c5a      	adds	r2, r3, #1
 800b7cc:	607a      	str	r2, [r7, #4]
 800b7ce:	887a      	ldrh	r2, [r7, #2]
 800b7d0:	b2d2      	uxtb	r2, r2
 800b7d2:	701a      	strb	r2, [r3, #0]
}
 800b7d4:	bf00      	nop
 800b7d6:	370c      	adds	r7, #12
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr

0800b7e0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b7e0:	b480      	push	{r7}
 800b7e2:	b083      	sub	sp, #12
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
 800b7e8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	1c5a      	adds	r2, r3, #1
 800b7ee:	607a      	str	r2, [r7, #4]
 800b7f0:	683a      	ldr	r2, [r7, #0]
 800b7f2:	b2d2      	uxtb	r2, r2
 800b7f4:	701a      	strb	r2, [r3, #0]
 800b7f6:	683b      	ldr	r3, [r7, #0]
 800b7f8:	0a1b      	lsrs	r3, r3, #8
 800b7fa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	1c5a      	adds	r2, r3, #1
 800b800:	607a      	str	r2, [r7, #4]
 800b802:	683a      	ldr	r2, [r7, #0]
 800b804:	b2d2      	uxtb	r2, r2
 800b806:	701a      	strb	r2, [r3, #0]
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	0a1b      	lsrs	r3, r3, #8
 800b80c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	1c5a      	adds	r2, r3, #1
 800b812:	607a      	str	r2, [r7, #4]
 800b814:	683a      	ldr	r2, [r7, #0]
 800b816:	b2d2      	uxtb	r2, r2
 800b818:	701a      	strb	r2, [r3, #0]
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	0a1b      	lsrs	r3, r3, #8
 800b81e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	1c5a      	adds	r2, r3, #1
 800b824:	607a      	str	r2, [r7, #4]
 800b826:	683a      	ldr	r2, [r7, #0]
 800b828:	b2d2      	uxtb	r2, r2
 800b82a:	701a      	strb	r2, [r3, #0]
}
 800b82c:	bf00      	nop
 800b82e:	370c      	adds	r7, #12
 800b830:	46bd      	mov	sp, r7
 800b832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b836:	4770      	bx	lr

0800b838 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b838:	b480      	push	{r7}
 800b83a:	b087      	sub	sp, #28
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	60f8      	str	r0, [r7, #12]
 800b840:	60b9      	str	r1, [r7, #8]
 800b842:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d00d      	beq.n	800b86e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b852:	693a      	ldr	r2, [r7, #16]
 800b854:	1c53      	adds	r3, r2, #1
 800b856:	613b      	str	r3, [r7, #16]
 800b858:	697b      	ldr	r3, [r7, #20]
 800b85a:	1c59      	adds	r1, r3, #1
 800b85c:	6179      	str	r1, [r7, #20]
 800b85e:	7812      	ldrb	r2, [r2, #0]
 800b860:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	3b01      	subs	r3, #1
 800b866:	607b      	str	r3, [r7, #4]
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d1f1      	bne.n	800b852 <mem_cpy+0x1a>
	}
}
 800b86e:	bf00      	nop
 800b870:	371c      	adds	r7, #28
 800b872:	46bd      	mov	sp, r7
 800b874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b878:	4770      	bx	lr

0800b87a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b87a:	b480      	push	{r7}
 800b87c:	b087      	sub	sp, #28
 800b87e:	af00      	add	r7, sp, #0
 800b880:	60f8      	str	r0, [r7, #12]
 800b882:	60b9      	str	r1, [r7, #8]
 800b884:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b88a:	697b      	ldr	r3, [r7, #20]
 800b88c:	1c5a      	adds	r2, r3, #1
 800b88e:	617a      	str	r2, [r7, #20]
 800b890:	68ba      	ldr	r2, [r7, #8]
 800b892:	b2d2      	uxtb	r2, r2
 800b894:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	3b01      	subs	r3, #1
 800b89a:	607b      	str	r3, [r7, #4]
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d1f3      	bne.n	800b88a <mem_set+0x10>
}
 800b8a2:	bf00      	nop
 800b8a4:	371c      	adds	r7, #28
 800b8a6:	46bd      	mov	sp, r7
 800b8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ac:	4770      	bx	lr

0800b8ae <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b8ae:	b480      	push	{r7}
 800b8b0:	b089      	sub	sp, #36	; 0x24
 800b8b2:	af00      	add	r7, sp, #0
 800b8b4:	60f8      	str	r0, [r7, #12]
 800b8b6:	60b9      	str	r1, [r7, #8]
 800b8b8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	61fb      	str	r3, [r7, #28]
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b8c6:	69fb      	ldr	r3, [r7, #28]
 800b8c8:	1c5a      	adds	r2, r3, #1
 800b8ca:	61fa      	str	r2, [r7, #28]
 800b8cc:	781b      	ldrb	r3, [r3, #0]
 800b8ce:	4619      	mov	r1, r3
 800b8d0:	69bb      	ldr	r3, [r7, #24]
 800b8d2:	1c5a      	adds	r2, r3, #1
 800b8d4:	61ba      	str	r2, [r7, #24]
 800b8d6:	781b      	ldrb	r3, [r3, #0]
 800b8d8:	1acb      	subs	r3, r1, r3
 800b8da:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	3b01      	subs	r3, #1
 800b8e0:	607b      	str	r3, [r7, #4]
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d002      	beq.n	800b8ee <mem_cmp+0x40>
 800b8e8:	697b      	ldr	r3, [r7, #20]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d0eb      	beq.n	800b8c6 <mem_cmp+0x18>

	return r;
 800b8ee:	697b      	ldr	r3, [r7, #20]
}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	3724      	adds	r7, #36	; 0x24
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fa:	4770      	bx	lr

0800b8fc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b8fc:	b480      	push	{r7}
 800b8fe:	b083      	sub	sp, #12
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
 800b904:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b906:	e002      	b.n	800b90e <chk_chr+0x12>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	3301      	adds	r3, #1
 800b90c:	607b      	str	r3, [r7, #4]
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	781b      	ldrb	r3, [r3, #0]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d005      	beq.n	800b922 <chk_chr+0x26>
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	781b      	ldrb	r3, [r3, #0]
 800b91a:	461a      	mov	r2, r3
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	4293      	cmp	r3, r2
 800b920:	d1f2      	bne.n	800b908 <chk_chr+0xc>
	return *str;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	781b      	ldrb	r3, [r3, #0]
}
 800b926:	4618      	mov	r0, r3
 800b928:	370c      	adds	r7, #12
 800b92a:	46bd      	mov	sp, r7
 800b92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b930:	4770      	bx	lr
	...

0800b934 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b934:	b480      	push	{r7}
 800b936:	b085      	sub	sp, #20
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
 800b93c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b93e:	2300      	movs	r3, #0
 800b940:	60bb      	str	r3, [r7, #8]
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	60fb      	str	r3, [r7, #12]
 800b946:	e029      	b.n	800b99c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b948:	4a27      	ldr	r2, [pc, #156]	; (800b9e8 <chk_lock+0xb4>)
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	011b      	lsls	r3, r3, #4
 800b94e:	4413      	add	r3, r2
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	2b00      	cmp	r3, #0
 800b954:	d01d      	beq.n	800b992 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b956:	4a24      	ldr	r2, [pc, #144]	; (800b9e8 <chk_lock+0xb4>)
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	011b      	lsls	r3, r3, #4
 800b95c:	4413      	add	r3, r2
 800b95e:	681a      	ldr	r2, [r3, #0]
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	429a      	cmp	r2, r3
 800b966:	d116      	bne.n	800b996 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b968:	4a1f      	ldr	r2, [pc, #124]	; (800b9e8 <chk_lock+0xb4>)
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	011b      	lsls	r3, r3, #4
 800b96e:	4413      	add	r3, r2
 800b970:	3304      	adds	r3, #4
 800b972:	681a      	ldr	r2, [r3, #0]
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b978:	429a      	cmp	r2, r3
 800b97a:	d10c      	bne.n	800b996 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b97c:	4a1a      	ldr	r2, [pc, #104]	; (800b9e8 <chk_lock+0xb4>)
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	011b      	lsls	r3, r3, #4
 800b982:	4413      	add	r3, r2
 800b984:	3308      	adds	r3, #8
 800b986:	681a      	ldr	r2, [r3, #0]
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b98c:	429a      	cmp	r2, r3
 800b98e:	d102      	bne.n	800b996 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b990:	e007      	b.n	800b9a2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b992:	2301      	movs	r3, #1
 800b994:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	3301      	adds	r3, #1
 800b99a:	60fb      	str	r3, [r7, #12]
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	2b01      	cmp	r3, #1
 800b9a0:	d9d2      	bls.n	800b948 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	2b02      	cmp	r3, #2
 800b9a6:	d109      	bne.n	800b9bc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d102      	bne.n	800b9b4 <chk_lock+0x80>
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	2b02      	cmp	r3, #2
 800b9b2:	d101      	bne.n	800b9b8 <chk_lock+0x84>
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	e010      	b.n	800b9da <chk_lock+0xa6>
 800b9b8:	2312      	movs	r3, #18
 800b9ba:	e00e      	b.n	800b9da <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d108      	bne.n	800b9d4 <chk_lock+0xa0>
 800b9c2:	4a09      	ldr	r2, [pc, #36]	; (800b9e8 <chk_lock+0xb4>)
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	011b      	lsls	r3, r3, #4
 800b9c8:	4413      	add	r3, r2
 800b9ca:	330c      	adds	r3, #12
 800b9cc:	881b      	ldrh	r3, [r3, #0]
 800b9ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b9d2:	d101      	bne.n	800b9d8 <chk_lock+0xa4>
 800b9d4:	2310      	movs	r3, #16
 800b9d6:	e000      	b.n	800b9da <chk_lock+0xa6>
 800b9d8:	2300      	movs	r3, #0
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3714      	adds	r7, #20
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e4:	4770      	bx	lr
 800b9e6:	bf00      	nop
 800b9e8:	200005ac 	.word	0x200005ac

0800b9ec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b9ec:	b480      	push	{r7}
 800b9ee:	b083      	sub	sp, #12
 800b9f0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	607b      	str	r3, [r7, #4]
 800b9f6:	e002      	b.n	800b9fe <enq_lock+0x12>
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	3301      	adds	r3, #1
 800b9fc:	607b      	str	r3, [r7, #4]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2b01      	cmp	r3, #1
 800ba02:	d806      	bhi.n	800ba12 <enq_lock+0x26>
 800ba04:	4a09      	ldr	r2, [pc, #36]	; (800ba2c <enq_lock+0x40>)
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	011b      	lsls	r3, r3, #4
 800ba0a:	4413      	add	r3, r2
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d1f2      	bne.n	800b9f8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	2b02      	cmp	r3, #2
 800ba16:	bf14      	ite	ne
 800ba18:	2301      	movne	r3, #1
 800ba1a:	2300      	moveq	r3, #0
 800ba1c:	b2db      	uxtb	r3, r3
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	370c      	adds	r7, #12
 800ba22:	46bd      	mov	sp, r7
 800ba24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba28:	4770      	bx	lr
 800ba2a:	bf00      	nop
 800ba2c:	200005ac 	.word	0x200005ac

0800ba30 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ba30:	b480      	push	{r7}
 800ba32:	b085      	sub	sp, #20
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	6078      	str	r0, [r7, #4]
 800ba38:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	60fb      	str	r3, [r7, #12]
 800ba3e:	e01f      	b.n	800ba80 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ba40:	4a41      	ldr	r2, [pc, #260]	; (800bb48 <inc_lock+0x118>)
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	011b      	lsls	r3, r3, #4
 800ba46:	4413      	add	r3, r2
 800ba48:	681a      	ldr	r2, [r3, #0]
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	429a      	cmp	r2, r3
 800ba50:	d113      	bne.n	800ba7a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ba52:	4a3d      	ldr	r2, [pc, #244]	; (800bb48 <inc_lock+0x118>)
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	011b      	lsls	r3, r3, #4
 800ba58:	4413      	add	r3, r2
 800ba5a:	3304      	adds	r3, #4
 800ba5c:	681a      	ldr	r2, [r3, #0]
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ba62:	429a      	cmp	r2, r3
 800ba64:	d109      	bne.n	800ba7a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ba66:	4a38      	ldr	r2, [pc, #224]	; (800bb48 <inc_lock+0x118>)
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	011b      	lsls	r3, r3, #4
 800ba6c:	4413      	add	r3, r2
 800ba6e:	3308      	adds	r3, #8
 800ba70:	681a      	ldr	r2, [r3, #0]
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ba76:	429a      	cmp	r2, r3
 800ba78:	d006      	beq.n	800ba88 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	3301      	adds	r3, #1
 800ba7e:	60fb      	str	r3, [r7, #12]
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	2b01      	cmp	r3, #1
 800ba84:	d9dc      	bls.n	800ba40 <inc_lock+0x10>
 800ba86:	e000      	b.n	800ba8a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ba88:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	2b02      	cmp	r3, #2
 800ba8e:	d132      	bne.n	800baf6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ba90:	2300      	movs	r3, #0
 800ba92:	60fb      	str	r3, [r7, #12]
 800ba94:	e002      	b.n	800ba9c <inc_lock+0x6c>
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	3301      	adds	r3, #1
 800ba9a:	60fb      	str	r3, [r7, #12]
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	2b01      	cmp	r3, #1
 800baa0:	d806      	bhi.n	800bab0 <inc_lock+0x80>
 800baa2:	4a29      	ldr	r2, [pc, #164]	; (800bb48 <inc_lock+0x118>)
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	011b      	lsls	r3, r3, #4
 800baa8:	4413      	add	r3, r2
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d1f2      	bne.n	800ba96 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	2b02      	cmp	r3, #2
 800bab4:	d101      	bne.n	800baba <inc_lock+0x8a>
 800bab6:	2300      	movs	r3, #0
 800bab8:	e040      	b.n	800bb3c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681a      	ldr	r2, [r3, #0]
 800babe:	4922      	ldr	r1, [pc, #136]	; (800bb48 <inc_lock+0x118>)
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	011b      	lsls	r3, r3, #4
 800bac4:	440b      	add	r3, r1
 800bac6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	689a      	ldr	r2, [r3, #8]
 800bacc:	491e      	ldr	r1, [pc, #120]	; (800bb48 <inc_lock+0x118>)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	011b      	lsls	r3, r3, #4
 800bad2:	440b      	add	r3, r1
 800bad4:	3304      	adds	r3, #4
 800bad6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	695a      	ldr	r2, [r3, #20]
 800badc:	491a      	ldr	r1, [pc, #104]	; (800bb48 <inc_lock+0x118>)
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	011b      	lsls	r3, r3, #4
 800bae2:	440b      	add	r3, r1
 800bae4:	3308      	adds	r3, #8
 800bae6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800bae8:	4a17      	ldr	r2, [pc, #92]	; (800bb48 <inc_lock+0x118>)
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	011b      	lsls	r3, r3, #4
 800baee:	4413      	add	r3, r2
 800baf0:	330c      	adds	r3, #12
 800baf2:	2200      	movs	r2, #0
 800baf4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d009      	beq.n	800bb10 <inc_lock+0xe0>
 800bafc:	4a12      	ldr	r2, [pc, #72]	; (800bb48 <inc_lock+0x118>)
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	011b      	lsls	r3, r3, #4
 800bb02:	4413      	add	r3, r2
 800bb04:	330c      	adds	r3, #12
 800bb06:	881b      	ldrh	r3, [r3, #0]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d001      	beq.n	800bb10 <inc_lock+0xe0>
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	e015      	b.n	800bb3c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d108      	bne.n	800bb28 <inc_lock+0xf8>
 800bb16:	4a0c      	ldr	r2, [pc, #48]	; (800bb48 <inc_lock+0x118>)
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	011b      	lsls	r3, r3, #4
 800bb1c:	4413      	add	r3, r2
 800bb1e:	330c      	adds	r3, #12
 800bb20:	881b      	ldrh	r3, [r3, #0]
 800bb22:	3301      	adds	r3, #1
 800bb24:	b29a      	uxth	r2, r3
 800bb26:	e001      	b.n	800bb2c <inc_lock+0xfc>
 800bb28:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bb2c:	4906      	ldr	r1, [pc, #24]	; (800bb48 <inc_lock+0x118>)
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	011b      	lsls	r3, r3, #4
 800bb32:	440b      	add	r3, r1
 800bb34:	330c      	adds	r3, #12
 800bb36:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	3301      	adds	r3, #1
}
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	3714      	adds	r7, #20
 800bb40:	46bd      	mov	sp, r7
 800bb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb46:	4770      	bx	lr
 800bb48:	200005ac 	.word	0x200005ac

0800bb4c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800bb4c:	b480      	push	{r7}
 800bb4e:	b085      	sub	sp, #20
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	3b01      	subs	r3, #1
 800bb58:	607b      	str	r3, [r7, #4]
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2b01      	cmp	r3, #1
 800bb5e:	d825      	bhi.n	800bbac <dec_lock+0x60>
		n = Files[i].ctr;
 800bb60:	4a17      	ldr	r2, [pc, #92]	; (800bbc0 <dec_lock+0x74>)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	011b      	lsls	r3, r3, #4
 800bb66:	4413      	add	r3, r2
 800bb68:	330c      	adds	r3, #12
 800bb6a:	881b      	ldrh	r3, [r3, #0]
 800bb6c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800bb6e:	89fb      	ldrh	r3, [r7, #14]
 800bb70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bb74:	d101      	bne.n	800bb7a <dec_lock+0x2e>
 800bb76:	2300      	movs	r3, #0
 800bb78:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800bb7a:	89fb      	ldrh	r3, [r7, #14]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d002      	beq.n	800bb86 <dec_lock+0x3a>
 800bb80:	89fb      	ldrh	r3, [r7, #14]
 800bb82:	3b01      	subs	r3, #1
 800bb84:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800bb86:	4a0e      	ldr	r2, [pc, #56]	; (800bbc0 <dec_lock+0x74>)
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	011b      	lsls	r3, r3, #4
 800bb8c:	4413      	add	r3, r2
 800bb8e:	330c      	adds	r3, #12
 800bb90:	89fa      	ldrh	r2, [r7, #14]
 800bb92:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800bb94:	89fb      	ldrh	r3, [r7, #14]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d105      	bne.n	800bba6 <dec_lock+0x5a>
 800bb9a:	4a09      	ldr	r2, [pc, #36]	; (800bbc0 <dec_lock+0x74>)
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	011b      	lsls	r3, r3, #4
 800bba0:	4413      	add	r3, r2
 800bba2:	2200      	movs	r2, #0
 800bba4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800bba6:	2300      	movs	r3, #0
 800bba8:	737b      	strb	r3, [r7, #13]
 800bbaa:	e001      	b.n	800bbb0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800bbac:	2302      	movs	r3, #2
 800bbae:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800bbb0:	7b7b      	ldrb	r3, [r7, #13]
}
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	3714      	adds	r7, #20
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbbc:	4770      	bx	lr
 800bbbe:	bf00      	nop
 800bbc0:	200005ac 	.word	0x200005ac

0800bbc4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800bbc4:	b480      	push	{r7}
 800bbc6:	b085      	sub	sp, #20
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800bbcc:	2300      	movs	r3, #0
 800bbce:	60fb      	str	r3, [r7, #12]
 800bbd0:	e010      	b.n	800bbf4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800bbd2:	4a0d      	ldr	r2, [pc, #52]	; (800bc08 <clear_lock+0x44>)
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	011b      	lsls	r3, r3, #4
 800bbd8:	4413      	add	r3, r2
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	687a      	ldr	r2, [r7, #4]
 800bbde:	429a      	cmp	r2, r3
 800bbe0:	d105      	bne.n	800bbee <clear_lock+0x2a>
 800bbe2:	4a09      	ldr	r2, [pc, #36]	; (800bc08 <clear_lock+0x44>)
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	011b      	lsls	r3, r3, #4
 800bbe8:	4413      	add	r3, r2
 800bbea:	2200      	movs	r2, #0
 800bbec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	3301      	adds	r3, #1
 800bbf2:	60fb      	str	r3, [r7, #12]
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	2b01      	cmp	r3, #1
 800bbf8:	d9eb      	bls.n	800bbd2 <clear_lock+0xe>
	}
}
 800bbfa:	bf00      	nop
 800bbfc:	3714      	adds	r7, #20
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc04:	4770      	bx	lr
 800bc06:	bf00      	nop
 800bc08:	200005ac 	.word	0x200005ac

0800bc0c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b086      	sub	sp, #24
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bc14:	2300      	movs	r3, #0
 800bc16:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	78db      	ldrb	r3, [r3, #3]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d034      	beq.n	800bc8a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc24:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	7858      	ldrb	r0, [r3, #1]
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800bc30:	2301      	movs	r3, #1
 800bc32:	697a      	ldr	r2, [r7, #20]
 800bc34:	f7ff fd40 	bl	800b6b8 <disk_write>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d002      	beq.n	800bc44 <sync_window+0x38>
			res = FR_DISK_ERR;
 800bc3e:	2301      	movs	r3, #1
 800bc40:	73fb      	strb	r3, [r7, #15]
 800bc42:	e022      	b.n	800bc8a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	2200      	movs	r2, #0
 800bc48:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc4e:	697a      	ldr	r2, [r7, #20]
 800bc50:	1ad2      	subs	r2, r2, r3
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc56:	429a      	cmp	r2, r3
 800bc58:	d217      	bcs.n	800bc8a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	789b      	ldrb	r3, [r3, #2]
 800bc5e:	613b      	str	r3, [r7, #16]
 800bc60:	e010      	b.n	800bc84 <sync_window+0x78>
					wsect += fs->fsize;
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc66:	697a      	ldr	r2, [r7, #20]
 800bc68:	4413      	add	r3, r2
 800bc6a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	7858      	ldrb	r0, [r3, #1]
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800bc76:	2301      	movs	r3, #1
 800bc78:	697a      	ldr	r2, [r7, #20]
 800bc7a:	f7ff fd1d 	bl	800b6b8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bc7e:	693b      	ldr	r3, [r7, #16]
 800bc80:	3b01      	subs	r3, #1
 800bc82:	613b      	str	r3, [r7, #16]
 800bc84:	693b      	ldr	r3, [r7, #16]
 800bc86:	2b01      	cmp	r3, #1
 800bc88:	d8eb      	bhi.n	800bc62 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800bc8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	3718      	adds	r7, #24
 800bc90:	46bd      	mov	sp, r7
 800bc92:	bd80      	pop	{r7, pc}

0800bc94 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b084      	sub	sp, #16
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
 800bc9c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800bc9e:	2300      	movs	r3, #0
 800bca0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bca6:	683a      	ldr	r2, [r7, #0]
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d01b      	beq.n	800bce4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800bcac:	6878      	ldr	r0, [r7, #4]
 800bcae:	f7ff ffad 	bl	800bc0c <sync_window>
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800bcb6:	7bfb      	ldrb	r3, [r7, #15]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d113      	bne.n	800bce4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	7858      	ldrb	r0, [r3, #1]
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	683a      	ldr	r2, [r7, #0]
 800bcca:	f7ff fcd5 	bl	800b678 <disk_read>
 800bcce:	4603      	mov	r3, r0
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d004      	beq.n	800bcde <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800bcd4:	f04f 33ff 	mov.w	r3, #4294967295
 800bcd8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800bcda:	2301      	movs	r3, #1
 800bcdc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	683a      	ldr	r2, [r7, #0]
 800bce2:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 800bce4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bce6:	4618      	mov	r0, r3
 800bce8:	3710      	adds	r7, #16
 800bcea:	46bd      	mov	sp, r7
 800bcec:	bd80      	pop	{r7, pc}
	...

0800bcf0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b084      	sub	sp, #16
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f7ff ff87 	bl	800bc0c <sync_window>
 800bcfe:	4603      	mov	r3, r0
 800bd00:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800bd02:	7bfb      	ldrb	r3, [r7, #15]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d159      	bne.n	800bdbc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	781b      	ldrb	r3, [r3, #0]
 800bd0c:	2b03      	cmp	r3, #3
 800bd0e:	d149      	bne.n	800bda4 <sync_fs+0xb4>
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	791b      	ldrb	r3, [r3, #4]
 800bd14:	2b01      	cmp	r3, #1
 800bd16:	d145      	bne.n	800bda4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	899b      	ldrh	r3, [r3, #12]
 800bd22:	461a      	mov	r2, r3
 800bd24:	2100      	movs	r1, #0
 800bd26:	f7ff fda8 	bl	800b87a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	333c      	adds	r3, #60	; 0x3c
 800bd2e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bd32:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800bd36:	4618      	mov	r0, r3
 800bd38:	f7ff fd37 	bl	800b7aa <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	333c      	adds	r3, #60	; 0x3c
 800bd40:	4921      	ldr	r1, [pc, #132]	; (800bdc8 <sync_fs+0xd8>)
 800bd42:	4618      	mov	r0, r3
 800bd44:	f7ff fd4c 	bl	800b7e0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	333c      	adds	r3, #60	; 0x3c
 800bd4c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800bd50:	491e      	ldr	r1, [pc, #120]	; (800bdcc <sync_fs+0xdc>)
 800bd52:	4618      	mov	r0, r3
 800bd54:	f7ff fd44 	bl	800b7e0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	333c      	adds	r3, #60	; 0x3c
 800bd5c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	699b      	ldr	r3, [r3, #24]
 800bd64:	4619      	mov	r1, r3
 800bd66:	4610      	mov	r0, r2
 800bd68:	f7ff fd3a 	bl	800b7e0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	333c      	adds	r3, #60	; 0x3c
 800bd70:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	695b      	ldr	r3, [r3, #20]
 800bd78:	4619      	mov	r1, r3
 800bd7a:	4610      	mov	r0, r2
 800bd7c:	f7ff fd30 	bl	800b7e0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd84:	1c5a      	adds	r2, r3, #1
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	7858      	ldrb	r0, [r3, #1]
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bd98:	2301      	movs	r3, #1
 800bd9a:	f7ff fc8d 	bl	800b6b8 <disk_write>
			fs->fsi_flag = 0;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	2200      	movs	r2, #0
 800bda2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	785b      	ldrb	r3, [r3, #1]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	2100      	movs	r1, #0
 800bdac:	4618      	mov	r0, r3
 800bdae:	f7ff fca3 	bl	800b6f8 <disk_ioctl>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d001      	beq.n	800bdbc <sync_fs+0xcc>
 800bdb8:	2301      	movs	r3, #1
 800bdba:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800bdbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	3710      	adds	r7, #16
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}
 800bdc6:	bf00      	nop
 800bdc8:	41615252 	.word	0x41615252
 800bdcc:	61417272 	.word	0x61417272

0800bdd0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800bdd0:	b480      	push	{r7}
 800bdd2:	b083      	sub	sp, #12
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
 800bdd8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	3b02      	subs	r3, #2
 800bdde:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	6a1b      	ldr	r3, [r3, #32]
 800bde4:	3b02      	subs	r3, #2
 800bde6:	683a      	ldr	r2, [r7, #0]
 800bde8:	429a      	cmp	r2, r3
 800bdea:	d301      	bcc.n	800bdf0 <clust2sect+0x20>
 800bdec:	2300      	movs	r3, #0
 800bdee:	e008      	b.n	800be02 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	895b      	ldrh	r3, [r3, #10]
 800bdf4:	461a      	mov	r2, r3
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	fb03 f202 	mul.w	r2, r3, r2
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be00:	4413      	add	r3, r2
}
 800be02:	4618      	mov	r0, r3
 800be04:	370c      	adds	r7, #12
 800be06:	46bd      	mov	sp, r7
 800be08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0c:	4770      	bx	lr

0800be0e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800be0e:	b580      	push	{r7, lr}
 800be10:	b086      	sub	sp, #24
 800be12:	af00      	add	r7, sp, #0
 800be14:	6078      	str	r0, [r7, #4]
 800be16:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	2b01      	cmp	r3, #1
 800be22:	d904      	bls.n	800be2e <get_fat+0x20>
 800be24:	693b      	ldr	r3, [r7, #16]
 800be26:	6a1b      	ldr	r3, [r3, #32]
 800be28:	683a      	ldr	r2, [r7, #0]
 800be2a:	429a      	cmp	r2, r3
 800be2c:	d302      	bcc.n	800be34 <get_fat+0x26>
		val = 1;	/* Internal error */
 800be2e:	2301      	movs	r3, #1
 800be30:	617b      	str	r3, [r7, #20]
 800be32:	e0b7      	b.n	800bfa4 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800be34:	f04f 33ff 	mov.w	r3, #4294967295
 800be38:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800be3a:	693b      	ldr	r3, [r7, #16]
 800be3c:	781b      	ldrb	r3, [r3, #0]
 800be3e:	2b02      	cmp	r3, #2
 800be40:	d05a      	beq.n	800bef8 <get_fat+0xea>
 800be42:	2b03      	cmp	r3, #3
 800be44:	d07d      	beq.n	800bf42 <get_fat+0x134>
 800be46:	2b01      	cmp	r3, #1
 800be48:	f040 80a2 	bne.w	800bf90 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	60fb      	str	r3, [r7, #12]
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	085b      	lsrs	r3, r3, #1
 800be54:	68fa      	ldr	r2, [r7, #12]
 800be56:	4413      	add	r3, r2
 800be58:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800be5a:	693b      	ldr	r3, [r7, #16]
 800be5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be5e:	693b      	ldr	r3, [r7, #16]
 800be60:	899b      	ldrh	r3, [r3, #12]
 800be62:	4619      	mov	r1, r3
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	fbb3 f3f1 	udiv	r3, r3, r1
 800be6a:	4413      	add	r3, r2
 800be6c:	4619      	mov	r1, r3
 800be6e:	6938      	ldr	r0, [r7, #16]
 800be70:	f7ff ff10 	bl	800bc94 <move_window>
 800be74:	4603      	mov	r3, r0
 800be76:	2b00      	cmp	r3, #0
 800be78:	f040 808d 	bne.w	800bf96 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	1c5a      	adds	r2, r3, #1
 800be80:	60fa      	str	r2, [r7, #12]
 800be82:	693a      	ldr	r2, [r7, #16]
 800be84:	8992      	ldrh	r2, [r2, #12]
 800be86:	fbb3 f1f2 	udiv	r1, r3, r2
 800be8a:	fb02 f201 	mul.w	r2, r2, r1
 800be8e:	1a9b      	subs	r3, r3, r2
 800be90:	693a      	ldr	r2, [r7, #16]
 800be92:	4413      	add	r3, r2
 800be94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800be98:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800be9a:	693b      	ldr	r3, [r7, #16]
 800be9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be9e:	693b      	ldr	r3, [r7, #16]
 800bea0:	899b      	ldrh	r3, [r3, #12]
 800bea2:	4619      	mov	r1, r3
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	fbb3 f3f1 	udiv	r3, r3, r1
 800beaa:	4413      	add	r3, r2
 800beac:	4619      	mov	r1, r3
 800beae:	6938      	ldr	r0, [r7, #16]
 800beb0:	f7ff fef0 	bl	800bc94 <move_window>
 800beb4:	4603      	mov	r3, r0
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d16f      	bne.n	800bf9a <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	899b      	ldrh	r3, [r3, #12]
 800bebe:	461a      	mov	r2, r3
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	fbb3 f1f2 	udiv	r1, r3, r2
 800bec6:	fb02 f201 	mul.w	r2, r2, r1
 800beca:	1a9b      	subs	r3, r3, r2
 800becc:	693a      	ldr	r2, [r7, #16]
 800bece:	4413      	add	r3, r2
 800bed0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bed4:	021b      	lsls	r3, r3, #8
 800bed6:	461a      	mov	r2, r3
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	4313      	orrs	r3, r2
 800bedc:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	f003 0301 	and.w	r3, r3, #1
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d002      	beq.n	800beee <get_fat+0xe0>
 800bee8:	68bb      	ldr	r3, [r7, #8]
 800beea:	091b      	lsrs	r3, r3, #4
 800beec:	e002      	b.n	800bef4 <get_fat+0xe6>
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bef4:	617b      	str	r3, [r7, #20]
			break;
 800bef6:	e055      	b.n	800bfa4 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800befc:	693b      	ldr	r3, [r7, #16]
 800befe:	899b      	ldrh	r3, [r3, #12]
 800bf00:	085b      	lsrs	r3, r3, #1
 800bf02:	b29b      	uxth	r3, r3
 800bf04:	4619      	mov	r1, r3
 800bf06:	683b      	ldr	r3, [r7, #0]
 800bf08:	fbb3 f3f1 	udiv	r3, r3, r1
 800bf0c:	4413      	add	r3, r2
 800bf0e:	4619      	mov	r1, r3
 800bf10:	6938      	ldr	r0, [r7, #16]
 800bf12:	f7ff febf 	bl	800bc94 <move_window>
 800bf16:	4603      	mov	r3, r0
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d140      	bne.n	800bf9e <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800bf1c:	693b      	ldr	r3, [r7, #16]
 800bf1e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	005b      	lsls	r3, r3, #1
 800bf26:	693a      	ldr	r2, [r7, #16]
 800bf28:	8992      	ldrh	r2, [r2, #12]
 800bf2a:	fbb3 f0f2 	udiv	r0, r3, r2
 800bf2e:	fb02 f200 	mul.w	r2, r2, r0
 800bf32:	1a9b      	subs	r3, r3, r2
 800bf34:	440b      	add	r3, r1
 800bf36:	4618      	mov	r0, r3
 800bf38:	f7ff fbfc 	bl	800b734 <ld_word>
 800bf3c:	4603      	mov	r3, r0
 800bf3e:	617b      	str	r3, [r7, #20]
			break;
 800bf40:	e030      	b.n	800bfa4 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bf42:	693b      	ldr	r3, [r7, #16]
 800bf44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	899b      	ldrh	r3, [r3, #12]
 800bf4a:	089b      	lsrs	r3, r3, #2
 800bf4c:	b29b      	uxth	r3, r3
 800bf4e:	4619      	mov	r1, r3
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	fbb3 f3f1 	udiv	r3, r3, r1
 800bf56:	4413      	add	r3, r2
 800bf58:	4619      	mov	r1, r3
 800bf5a:	6938      	ldr	r0, [r7, #16]
 800bf5c:	f7ff fe9a 	bl	800bc94 <move_window>
 800bf60:	4603      	mov	r3, r0
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d11d      	bne.n	800bfa2 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	009b      	lsls	r3, r3, #2
 800bf70:	693a      	ldr	r2, [r7, #16]
 800bf72:	8992      	ldrh	r2, [r2, #12]
 800bf74:	fbb3 f0f2 	udiv	r0, r3, r2
 800bf78:	fb02 f200 	mul.w	r2, r2, r0
 800bf7c:	1a9b      	subs	r3, r3, r2
 800bf7e:	440b      	add	r3, r1
 800bf80:	4618      	mov	r0, r3
 800bf82:	f7ff fbef 	bl	800b764 <ld_dword>
 800bf86:	4603      	mov	r3, r0
 800bf88:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800bf8c:	617b      	str	r3, [r7, #20]
			break;
 800bf8e:	e009      	b.n	800bfa4 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800bf90:	2301      	movs	r3, #1
 800bf92:	617b      	str	r3, [r7, #20]
 800bf94:	e006      	b.n	800bfa4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bf96:	bf00      	nop
 800bf98:	e004      	b.n	800bfa4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bf9a:	bf00      	nop
 800bf9c:	e002      	b.n	800bfa4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bf9e:	bf00      	nop
 800bfa0:	e000      	b.n	800bfa4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bfa2:	bf00      	nop
		}
	}

	return val;
 800bfa4:	697b      	ldr	r3, [r7, #20]
}
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	3718      	adds	r7, #24
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}

0800bfae <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800bfae:	b590      	push	{r4, r7, lr}
 800bfb0:	b089      	sub	sp, #36	; 0x24
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	60f8      	str	r0, [r7, #12]
 800bfb6:	60b9      	str	r1, [r7, #8]
 800bfb8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800bfba:	2302      	movs	r3, #2
 800bfbc:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	f240 8106 	bls.w	800c1d2 <put_fat+0x224>
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	6a1b      	ldr	r3, [r3, #32]
 800bfca:	68ba      	ldr	r2, [r7, #8]
 800bfcc:	429a      	cmp	r2, r3
 800bfce:	f080 8100 	bcs.w	800c1d2 <put_fat+0x224>
		switch (fs->fs_type) {
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	781b      	ldrb	r3, [r3, #0]
 800bfd6:	2b02      	cmp	r3, #2
 800bfd8:	f000 8088 	beq.w	800c0ec <put_fat+0x13e>
 800bfdc:	2b03      	cmp	r3, #3
 800bfde:	f000 80b0 	beq.w	800c142 <put_fat+0x194>
 800bfe2:	2b01      	cmp	r3, #1
 800bfe4:	f040 80f5 	bne.w	800c1d2 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	61bb      	str	r3, [r7, #24]
 800bfec:	69bb      	ldr	r3, [r7, #24]
 800bfee:	085b      	lsrs	r3, r3, #1
 800bff0:	69ba      	ldr	r2, [r7, #24]
 800bff2:	4413      	add	r3, r2
 800bff4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	899b      	ldrh	r3, [r3, #12]
 800bffe:	4619      	mov	r1, r3
 800c000:	69bb      	ldr	r3, [r7, #24]
 800c002:	fbb3 f3f1 	udiv	r3, r3, r1
 800c006:	4413      	add	r3, r2
 800c008:	4619      	mov	r1, r3
 800c00a:	68f8      	ldr	r0, [r7, #12]
 800c00c:	f7ff fe42 	bl	800bc94 <move_window>
 800c010:	4603      	mov	r3, r0
 800c012:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c014:	7ffb      	ldrb	r3, [r7, #31]
 800c016:	2b00      	cmp	r3, #0
 800c018:	f040 80d4 	bne.w	800c1c4 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c022:	69bb      	ldr	r3, [r7, #24]
 800c024:	1c5a      	adds	r2, r3, #1
 800c026:	61ba      	str	r2, [r7, #24]
 800c028:	68fa      	ldr	r2, [r7, #12]
 800c02a:	8992      	ldrh	r2, [r2, #12]
 800c02c:	fbb3 f0f2 	udiv	r0, r3, r2
 800c030:	fb02 f200 	mul.w	r2, r2, r0
 800c034:	1a9b      	subs	r3, r3, r2
 800c036:	440b      	add	r3, r1
 800c038:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c03a:	68bb      	ldr	r3, [r7, #8]
 800c03c:	f003 0301 	and.w	r3, r3, #1
 800c040:	2b00      	cmp	r3, #0
 800c042:	d00d      	beq.n	800c060 <put_fat+0xb2>
 800c044:	697b      	ldr	r3, [r7, #20]
 800c046:	781b      	ldrb	r3, [r3, #0]
 800c048:	b25b      	sxtb	r3, r3
 800c04a:	f003 030f 	and.w	r3, r3, #15
 800c04e:	b25a      	sxtb	r2, r3
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	b2db      	uxtb	r3, r3
 800c054:	011b      	lsls	r3, r3, #4
 800c056:	b25b      	sxtb	r3, r3
 800c058:	4313      	orrs	r3, r2
 800c05a:	b25b      	sxtb	r3, r3
 800c05c:	b2db      	uxtb	r3, r3
 800c05e:	e001      	b.n	800c064 <put_fat+0xb6>
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	b2db      	uxtb	r3, r3
 800c064:	697a      	ldr	r2, [r7, #20]
 800c066:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	2201      	movs	r2, #1
 800c06c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	899b      	ldrh	r3, [r3, #12]
 800c076:	4619      	mov	r1, r3
 800c078:	69bb      	ldr	r3, [r7, #24]
 800c07a:	fbb3 f3f1 	udiv	r3, r3, r1
 800c07e:	4413      	add	r3, r2
 800c080:	4619      	mov	r1, r3
 800c082:	68f8      	ldr	r0, [r7, #12]
 800c084:	f7ff fe06 	bl	800bc94 <move_window>
 800c088:	4603      	mov	r3, r0
 800c08a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c08c:	7ffb      	ldrb	r3, [r7, #31]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	f040 809a 	bne.w	800c1c8 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	899b      	ldrh	r3, [r3, #12]
 800c09e:	461a      	mov	r2, r3
 800c0a0:	69bb      	ldr	r3, [r7, #24]
 800c0a2:	fbb3 f0f2 	udiv	r0, r3, r2
 800c0a6:	fb02 f200 	mul.w	r2, r2, r0
 800c0aa:	1a9b      	subs	r3, r3, r2
 800c0ac:	440b      	add	r3, r1
 800c0ae:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c0b0:	68bb      	ldr	r3, [r7, #8]
 800c0b2:	f003 0301 	and.w	r3, r3, #1
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d003      	beq.n	800c0c2 <put_fat+0x114>
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	091b      	lsrs	r3, r3, #4
 800c0be:	b2db      	uxtb	r3, r3
 800c0c0:	e00e      	b.n	800c0e0 <put_fat+0x132>
 800c0c2:	697b      	ldr	r3, [r7, #20]
 800c0c4:	781b      	ldrb	r3, [r3, #0]
 800c0c6:	b25b      	sxtb	r3, r3
 800c0c8:	f023 030f 	bic.w	r3, r3, #15
 800c0cc:	b25a      	sxtb	r2, r3
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	0a1b      	lsrs	r3, r3, #8
 800c0d2:	b25b      	sxtb	r3, r3
 800c0d4:	f003 030f 	and.w	r3, r3, #15
 800c0d8:	b25b      	sxtb	r3, r3
 800c0da:	4313      	orrs	r3, r2
 800c0dc:	b25b      	sxtb	r3, r3
 800c0de:	b2db      	uxtb	r3, r3
 800c0e0:	697a      	ldr	r2, [r7, #20]
 800c0e2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	2201      	movs	r2, #1
 800c0e8:	70da      	strb	r2, [r3, #3]
			break;
 800c0ea:	e072      	b.n	800c1d2 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	899b      	ldrh	r3, [r3, #12]
 800c0f4:	085b      	lsrs	r3, r3, #1
 800c0f6:	b29b      	uxth	r3, r3
 800c0f8:	4619      	mov	r1, r3
 800c0fa:	68bb      	ldr	r3, [r7, #8]
 800c0fc:	fbb3 f3f1 	udiv	r3, r3, r1
 800c100:	4413      	add	r3, r2
 800c102:	4619      	mov	r1, r3
 800c104:	68f8      	ldr	r0, [r7, #12]
 800c106:	f7ff fdc5 	bl	800bc94 <move_window>
 800c10a:	4603      	mov	r3, r0
 800c10c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c10e:	7ffb      	ldrb	r3, [r7, #31]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d15b      	bne.n	800c1cc <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c11a:	68bb      	ldr	r3, [r7, #8]
 800c11c:	005b      	lsls	r3, r3, #1
 800c11e:	68fa      	ldr	r2, [r7, #12]
 800c120:	8992      	ldrh	r2, [r2, #12]
 800c122:	fbb3 f0f2 	udiv	r0, r3, r2
 800c126:	fb02 f200 	mul.w	r2, r2, r0
 800c12a:	1a9b      	subs	r3, r3, r2
 800c12c:	440b      	add	r3, r1
 800c12e:	687a      	ldr	r2, [r7, #4]
 800c130:	b292      	uxth	r2, r2
 800c132:	4611      	mov	r1, r2
 800c134:	4618      	mov	r0, r3
 800c136:	f7ff fb38 	bl	800b7aa <st_word>
			fs->wflag = 1;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	2201      	movs	r2, #1
 800c13e:	70da      	strb	r2, [r3, #3]
			break;
 800c140:	e047      	b.n	800c1d2 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	899b      	ldrh	r3, [r3, #12]
 800c14a:	089b      	lsrs	r3, r3, #2
 800c14c:	b29b      	uxth	r3, r3
 800c14e:	4619      	mov	r1, r3
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	fbb3 f3f1 	udiv	r3, r3, r1
 800c156:	4413      	add	r3, r2
 800c158:	4619      	mov	r1, r3
 800c15a:	68f8      	ldr	r0, [r7, #12]
 800c15c:	f7ff fd9a 	bl	800bc94 <move_window>
 800c160:	4603      	mov	r3, r0
 800c162:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c164:	7ffb      	ldrb	r3, [r7, #31]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d132      	bne.n	800c1d0 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c176:	68bb      	ldr	r3, [r7, #8]
 800c178:	009b      	lsls	r3, r3, #2
 800c17a:	68fa      	ldr	r2, [r7, #12]
 800c17c:	8992      	ldrh	r2, [r2, #12]
 800c17e:	fbb3 f0f2 	udiv	r0, r3, r2
 800c182:	fb02 f200 	mul.w	r2, r2, r0
 800c186:	1a9b      	subs	r3, r3, r2
 800c188:	440b      	add	r3, r1
 800c18a:	4618      	mov	r0, r3
 800c18c:	f7ff faea 	bl	800b764 <ld_dword>
 800c190:	4603      	mov	r3, r0
 800c192:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c196:	4323      	orrs	r3, r4
 800c198:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	009b      	lsls	r3, r3, #2
 800c1a4:	68fa      	ldr	r2, [r7, #12]
 800c1a6:	8992      	ldrh	r2, [r2, #12]
 800c1a8:	fbb3 f0f2 	udiv	r0, r3, r2
 800c1ac:	fb02 f200 	mul.w	r2, r2, r0
 800c1b0:	1a9b      	subs	r3, r3, r2
 800c1b2:	440b      	add	r3, r1
 800c1b4:	6879      	ldr	r1, [r7, #4]
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	f7ff fb12 	bl	800b7e0 <st_dword>
			fs->wflag = 1;
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	2201      	movs	r2, #1
 800c1c0:	70da      	strb	r2, [r3, #3]
			break;
 800c1c2:	e006      	b.n	800c1d2 <put_fat+0x224>
			if (res != FR_OK) break;
 800c1c4:	bf00      	nop
 800c1c6:	e004      	b.n	800c1d2 <put_fat+0x224>
			if (res != FR_OK) break;
 800c1c8:	bf00      	nop
 800c1ca:	e002      	b.n	800c1d2 <put_fat+0x224>
			if (res != FR_OK) break;
 800c1cc:	bf00      	nop
 800c1ce:	e000      	b.n	800c1d2 <put_fat+0x224>
			if (res != FR_OK) break;
 800c1d0:	bf00      	nop
		}
	}
	return res;
 800c1d2:	7ffb      	ldrb	r3, [r7, #31]
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	3724      	adds	r7, #36	; 0x24
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	bd90      	pop	{r4, r7, pc}

0800c1dc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b088      	sub	sp, #32
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	60f8      	str	r0, [r7, #12]
 800c1e4:	60b9      	str	r1, [r7, #8]
 800c1e6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c1f2:	68bb      	ldr	r3, [r7, #8]
 800c1f4:	2b01      	cmp	r3, #1
 800c1f6:	d904      	bls.n	800c202 <remove_chain+0x26>
 800c1f8:	69bb      	ldr	r3, [r7, #24]
 800c1fa:	6a1b      	ldr	r3, [r3, #32]
 800c1fc:	68ba      	ldr	r2, [r7, #8]
 800c1fe:	429a      	cmp	r2, r3
 800c200:	d301      	bcc.n	800c206 <remove_chain+0x2a>
 800c202:	2302      	movs	r3, #2
 800c204:	e04b      	b.n	800c29e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d00c      	beq.n	800c226 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c20c:	f04f 32ff 	mov.w	r2, #4294967295
 800c210:	6879      	ldr	r1, [r7, #4]
 800c212:	69b8      	ldr	r0, [r7, #24]
 800c214:	f7ff fecb 	bl	800bfae <put_fat>
 800c218:	4603      	mov	r3, r0
 800c21a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c21c:	7ffb      	ldrb	r3, [r7, #31]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d001      	beq.n	800c226 <remove_chain+0x4a>
 800c222:	7ffb      	ldrb	r3, [r7, #31]
 800c224:	e03b      	b.n	800c29e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c226:	68b9      	ldr	r1, [r7, #8]
 800c228:	68f8      	ldr	r0, [r7, #12]
 800c22a:	f7ff fdf0 	bl	800be0e <get_fat>
 800c22e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c230:	697b      	ldr	r3, [r7, #20]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d031      	beq.n	800c29a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c236:	697b      	ldr	r3, [r7, #20]
 800c238:	2b01      	cmp	r3, #1
 800c23a:	d101      	bne.n	800c240 <remove_chain+0x64>
 800c23c:	2302      	movs	r3, #2
 800c23e:	e02e      	b.n	800c29e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c240:	697b      	ldr	r3, [r7, #20]
 800c242:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c246:	d101      	bne.n	800c24c <remove_chain+0x70>
 800c248:	2301      	movs	r3, #1
 800c24a:	e028      	b.n	800c29e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c24c:	2200      	movs	r2, #0
 800c24e:	68b9      	ldr	r1, [r7, #8]
 800c250:	69b8      	ldr	r0, [r7, #24]
 800c252:	f7ff feac 	bl	800bfae <put_fat>
 800c256:	4603      	mov	r3, r0
 800c258:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c25a:	7ffb      	ldrb	r3, [r7, #31]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d001      	beq.n	800c264 <remove_chain+0x88>
 800c260:	7ffb      	ldrb	r3, [r7, #31]
 800c262:	e01c      	b.n	800c29e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c264:	69bb      	ldr	r3, [r7, #24]
 800c266:	699a      	ldr	r2, [r3, #24]
 800c268:	69bb      	ldr	r3, [r7, #24]
 800c26a:	6a1b      	ldr	r3, [r3, #32]
 800c26c:	3b02      	subs	r3, #2
 800c26e:	429a      	cmp	r2, r3
 800c270:	d20b      	bcs.n	800c28a <remove_chain+0xae>
			fs->free_clst++;
 800c272:	69bb      	ldr	r3, [r7, #24]
 800c274:	699b      	ldr	r3, [r3, #24]
 800c276:	1c5a      	adds	r2, r3, #1
 800c278:	69bb      	ldr	r3, [r7, #24]
 800c27a:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800c27c:	69bb      	ldr	r3, [r7, #24]
 800c27e:	791b      	ldrb	r3, [r3, #4]
 800c280:	f043 0301 	orr.w	r3, r3, #1
 800c284:	b2da      	uxtb	r2, r3
 800c286:	69bb      	ldr	r3, [r7, #24]
 800c288:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c28a:	697b      	ldr	r3, [r7, #20]
 800c28c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c28e:	69bb      	ldr	r3, [r7, #24]
 800c290:	6a1b      	ldr	r3, [r3, #32]
 800c292:	68ba      	ldr	r2, [r7, #8]
 800c294:	429a      	cmp	r2, r3
 800c296:	d3c6      	bcc.n	800c226 <remove_chain+0x4a>
 800c298:	e000      	b.n	800c29c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c29a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c29c:	2300      	movs	r3, #0
}
 800c29e:	4618      	mov	r0, r3
 800c2a0:	3720      	adds	r7, #32
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	bd80      	pop	{r7, pc}

0800c2a6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c2a6:	b580      	push	{r7, lr}
 800c2a8:	b088      	sub	sp, #32
 800c2aa:	af00      	add	r7, sp, #0
 800c2ac:	6078      	str	r0, [r7, #4]
 800c2ae:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c2b6:	683b      	ldr	r3, [r7, #0]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d10d      	bne.n	800c2d8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c2bc:	693b      	ldr	r3, [r7, #16]
 800c2be:	695b      	ldr	r3, [r3, #20]
 800c2c0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c2c2:	69bb      	ldr	r3, [r7, #24]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d004      	beq.n	800c2d2 <create_chain+0x2c>
 800c2c8:	693b      	ldr	r3, [r7, #16]
 800c2ca:	6a1b      	ldr	r3, [r3, #32]
 800c2cc:	69ba      	ldr	r2, [r7, #24]
 800c2ce:	429a      	cmp	r2, r3
 800c2d0:	d31b      	bcc.n	800c30a <create_chain+0x64>
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	61bb      	str	r3, [r7, #24]
 800c2d6:	e018      	b.n	800c30a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c2d8:	6839      	ldr	r1, [r7, #0]
 800c2da:	6878      	ldr	r0, [r7, #4]
 800c2dc:	f7ff fd97 	bl	800be0e <get_fat>
 800c2e0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	2b01      	cmp	r3, #1
 800c2e6:	d801      	bhi.n	800c2ec <create_chain+0x46>
 800c2e8:	2301      	movs	r3, #1
 800c2ea:	e070      	b.n	800c3ce <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2f2:	d101      	bne.n	800c2f8 <create_chain+0x52>
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	e06a      	b.n	800c3ce <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c2f8:	693b      	ldr	r3, [r7, #16]
 800c2fa:	6a1b      	ldr	r3, [r3, #32]
 800c2fc:	68fa      	ldr	r2, [r7, #12]
 800c2fe:	429a      	cmp	r2, r3
 800c300:	d201      	bcs.n	800c306 <create_chain+0x60>
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	e063      	b.n	800c3ce <create_chain+0x128>
		scl = clst;
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c30a:	69bb      	ldr	r3, [r7, #24]
 800c30c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c30e:	69fb      	ldr	r3, [r7, #28]
 800c310:	3301      	adds	r3, #1
 800c312:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c314:	693b      	ldr	r3, [r7, #16]
 800c316:	6a1b      	ldr	r3, [r3, #32]
 800c318:	69fa      	ldr	r2, [r7, #28]
 800c31a:	429a      	cmp	r2, r3
 800c31c:	d307      	bcc.n	800c32e <create_chain+0x88>
				ncl = 2;
 800c31e:	2302      	movs	r3, #2
 800c320:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c322:	69fa      	ldr	r2, [r7, #28]
 800c324:	69bb      	ldr	r3, [r7, #24]
 800c326:	429a      	cmp	r2, r3
 800c328:	d901      	bls.n	800c32e <create_chain+0x88>
 800c32a:	2300      	movs	r3, #0
 800c32c:	e04f      	b.n	800c3ce <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c32e:	69f9      	ldr	r1, [r7, #28]
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f7ff fd6c 	bl	800be0e <get_fat>
 800c336:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d00e      	beq.n	800c35c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	2b01      	cmp	r3, #1
 800c342:	d003      	beq.n	800c34c <create_chain+0xa6>
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c34a:	d101      	bne.n	800c350 <create_chain+0xaa>
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	e03e      	b.n	800c3ce <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c350:	69fa      	ldr	r2, [r7, #28]
 800c352:	69bb      	ldr	r3, [r7, #24]
 800c354:	429a      	cmp	r2, r3
 800c356:	d1da      	bne.n	800c30e <create_chain+0x68>
 800c358:	2300      	movs	r3, #0
 800c35a:	e038      	b.n	800c3ce <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c35c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c35e:	f04f 32ff 	mov.w	r2, #4294967295
 800c362:	69f9      	ldr	r1, [r7, #28]
 800c364:	6938      	ldr	r0, [r7, #16]
 800c366:	f7ff fe22 	bl	800bfae <put_fat>
 800c36a:	4603      	mov	r3, r0
 800c36c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c36e:	7dfb      	ldrb	r3, [r7, #23]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d109      	bne.n	800c388 <create_chain+0xe2>
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d006      	beq.n	800c388 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c37a:	69fa      	ldr	r2, [r7, #28]
 800c37c:	6839      	ldr	r1, [r7, #0]
 800c37e:	6938      	ldr	r0, [r7, #16]
 800c380:	f7ff fe15 	bl	800bfae <put_fat>
 800c384:	4603      	mov	r3, r0
 800c386:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c388:	7dfb      	ldrb	r3, [r7, #23]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d116      	bne.n	800c3bc <create_chain+0x116>
		fs->last_clst = ncl;
 800c38e:	693b      	ldr	r3, [r7, #16]
 800c390:	69fa      	ldr	r2, [r7, #28]
 800c392:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c394:	693b      	ldr	r3, [r7, #16]
 800c396:	699a      	ldr	r2, [r3, #24]
 800c398:	693b      	ldr	r3, [r7, #16]
 800c39a:	6a1b      	ldr	r3, [r3, #32]
 800c39c:	3b02      	subs	r3, #2
 800c39e:	429a      	cmp	r2, r3
 800c3a0:	d804      	bhi.n	800c3ac <create_chain+0x106>
 800c3a2:	693b      	ldr	r3, [r7, #16]
 800c3a4:	699b      	ldr	r3, [r3, #24]
 800c3a6:	1e5a      	subs	r2, r3, #1
 800c3a8:	693b      	ldr	r3, [r7, #16]
 800c3aa:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800c3ac:	693b      	ldr	r3, [r7, #16]
 800c3ae:	791b      	ldrb	r3, [r3, #4]
 800c3b0:	f043 0301 	orr.w	r3, r3, #1
 800c3b4:	b2da      	uxtb	r2, r3
 800c3b6:	693b      	ldr	r3, [r7, #16]
 800c3b8:	711a      	strb	r2, [r3, #4]
 800c3ba:	e007      	b.n	800c3cc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c3bc:	7dfb      	ldrb	r3, [r7, #23]
 800c3be:	2b01      	cmp	r3, #1
 800c3c0:	d102      	bne.n	800c3c8 <create_chain+0x122>
 800c3c2:	f04f 33ff 	mov.w	r3, #4294967295
 800c3c6:	e000      	b.n	800c3ca <create_chain+0x124>
 800c3c8:	2301      	movs	r3, #1
 800c3ca:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c3cc:	69fb      	ldr	r3, [r7, #28]
}
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	3720      	adds	r7, #32
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	bd80      	pop	{r7, pc}

0800c3d6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c3d6:	b480      	push	{r7}
 800c3d8:	b087      	sub	sp, #28
 800c3da:	af00      	add	r7, sp, #0
 800c3dc:	6078      	str	r0, [r7, #4]
 800c3de:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3ea:	3304      	adds	r3, #4
 800c3ec:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	899b      	ldrh	r3, [r3, #12]
 800c3f2:	461a      	mov	r2, r3
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	fbb3 f3f2 	udiv	r3, r3, r2
 800c3fa:	68fa      	ldr	r2, [r7, #12]
 800c3fc:	8952      	ldrh	r2, [r2, #10]
 800c3fe:	fbb3 f3f2 	udiv	r3, r3, r2
 800c402:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c404:	693b      	ldr	r3, [r7, #16]
 800c406:	1d1a      	adds	r2, r3, #4
 800c408:	613a      	str	r2, [r7, #16]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c40e:	68bb      	ldr	r3, [r7, #8]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d101      	bne.n	800c418 <clmt_clust+0x42>
 800c414:	2300      	movs	r3, #0
 800c416:	e010      	b.n	800c43a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800c418:	697a      	ldr	r2, [r7, #20]
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	429a      	cmp	r2, r3
 800c41e:	d307      	bcc.n	800c430 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800c420:	697a      	ldr	r2, [r7, #20]
 800c422:	68bb      	ldr	r3, [r7, #8]
 800c424:	1ad3      	subs	r3, r2, r3
 800c426:	617b      	str	r3, [r7, #20]
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	3304      	adds	r3, #4
 800c42c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c42e:	e7e9      	b.n	800c404 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800c430:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c432:	693b      	ldr	r3, [r7, #16]
 800c434:	681a      	ldr	r2, [r3, #0]
 800c436:	697b      	ldr	r3, [r7, #20]
 800c438:	4413      	add	r3, r2
}
 800c43a:	4618      	mov	r0, r3
 800c43c:	371c      	adds	r7, #28
 800c43e:	46bd      	mov	sp, r7
 800c440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c444:	4770      	bx	lr

0800c446 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c446:	b580      	push	{r7, lr}
 800c448:	b086      	sub	sp, #24
 800c44a:	af00      	add	r7, sp, #0
 800c44c:	6078      	str	r0, [r7, #4]
 800c44e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c45c:	d204      	bcs.n	800c468 <dir_sdi+0x22>
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	f003 031f 	and.w	r3, r3, #31
 800c464:	2b00      	cmp	r3, #0
 800c466:	d001      	beq.n	800c46c <dir_sdi+0x26>
		return FR_INT_ERR;
 800c468:	2302      	movs	r3, #2
 800c46a:	e071      	b.n	800c550 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	683a      	ldr	r2, [r7, #0]
 800c470:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	689b      	ldr	r3, [r3, #8]
 800c476:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c478:	697b      	ldr	r3, [r7, #20]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d106      	bne.n	800c48c <dir_sdi+0x46>
 800c47e:	693b      	ldr	r3, [r7, #16]
 800c480:	781b      	ldrb	r3, [r3, #0]
 800c482:	2b02      	cmp	r3, #2
 800c484:	d902      	bls.n	800c48c <dir_sdi+0x46>
		clst = fs->dirbase;
 800c486:	693b      	ldr	r3, [r7, #16]
 800c488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c48a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c48c:	697b      	ldr	r3, [r7, #20]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d10c      	bne.n	800c4ac <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c492:	683b      	ldr	r3, [r7, #0]
 800c494:	095b      	lsrs	r3, r3, #5
 800c496:	693a      	ldr	r2, [r7, #16]
 800c498:	8912      	ldrh	r2, [r2, #8]
 800c49a:	4293      	cmp	r3, r2
 800c49c:	d301      	bcc.n	800c4a2 <dir_sdi+0x5c>
 800c49e:	2302      	movs	r3, #2
 800c4a0:	e056      	b.n	800c550 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800c4a2:	693b      	ldr	r3, [r7, #16]
 800c4a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	61da      	str	r2, [r3, #28]
 800c4aa:	e02d      	b.n	800c508 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c4ac:	693b      	ldr	r3, [r7, #16]
 800c4ae:	895b      	ldrh	r3, [r3, #10]
 800c4b0:	461a      	mov	r2, r3
 800c4b2:	693b      	ldr	r3, [r7, #16]
 800c4b4:	899b      	ldrh	r3, [r3, #12]
 800c4b6:	fb03 f302 	mul.w	r3, r3, r2
 800c4ba:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c4bc:	e019      	b.n	800c4f2 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	6979      	ldr	r1, [r7, #20]
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	f7ff fca3 	bl	800be0e <get_fat>
 800c4c8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c4ca:	697b      	ldr	r3, [r7, #20]
 800c4cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4d0:	d101      	bne.n	800c4d6 <dir_sdi+0x90>
 800c4d2:	2301      	movs	r3, #1
 800c4d4:	e03c      	b.n	800c550 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c4d6:	697b      	ldr	r3, [r7, #20]
 800c4d8:	2b01      	cmp	r3, #1
 800c4da:	d904      	bls.n	800c4e6 <dir_sdi+0xa0>
 800c4dc:	693b      	ldr	r3, [r7, #16]
 800c4de:	6a1b      	ldr	r3, [r3, #32]
 800c4e0:	697a      	ldr	r2, [r7, #20]
 800c4e2:	429a      	cmp	r2, r3
 800c4e4:	d301      	bcc.n	800c4ea <dir_sdi+0xa4>
 800c4e6:	2302      	movs	r3, #2
 800c4e8:	e032      	b.n	800c550 <dir_sdi+0x10a>
			ofs -= csz;
 800c4ea:	683a      	ldr	r2, [r7, #0]
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	1ad3      	subs	r3, r2, r3
 800c4f0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c4f2:	683a      	ldr	r2, [r7, #0]
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	429a      	cmp	r2, r3
 800c4f8:	d2e1      	bcs.n	800c4be <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800c4fa:	6979      	ldr	r1, [r7, #20]
 800c4fc:	6938      	ldr	r0, [r7, #16]
 800c4fe:	f7ff fc67 	bl	800bdd0 <clust2sect>
 800c502:	4602      	mov	r2, r0
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	697a      	ldr	r2, [r7, #20]
 800c50c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	69db      	ldr	r3, [r3, #28]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d101      	bne.n	800c51a <dir_sdi+0xd4>
 800c516:	2302      	movs	r3, #2
 800c518:	e01a      	b.n	800c550 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	69da      	ldr	r2, [r3, #28]
 800c51e:	693b      	ldr	r3, [r7, #16]
 800c520:	899b      	ldrh	r3, [r3, #12]
 800c522:	4619      	mov	r1, r3
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	fbb3 f3f1 	udiv	r3, r3, r1
 800c52a:	441a      	add	r2, r3
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c530:	693b      	ldr	r3, [r7, #16]
 800c532:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c536:	693b      	ldr	r3, [r7, #16]
 800c538:	899b      	ldrh	r3, [r3, #12]
 800c53a:	461a      	mov	r2, r3
 800c53c:	683b      	ldr	r3, [r7, #0]
 800c53e:	fbb3 f0f2 	udiv	r0, r3, r2
 800c542:	fb02 f200 	mul.w	r2, r2, r0
 800c546:	1a9b      	subs	r3, r3, r2
 800c548:	18ca      	adds	r2, r1, r3
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c54e:	2300      	movs	r3, #0
}
 800c550:	4618      	mov	r0, r3
 800c552:	3718      	adds	r7, #24
 800c554:	46bd      	mov	sp, r7
 800c556:	bd80      	pop	{r7, pc}

0800c558 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b086      	sub	sp, #24
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	6078      	str	r0, [r7, #4]
 800c560:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	695b      	ldr	r3, [r3, #20]
 800c56c:	3320      	adds	r3, #32
 800c56e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	69db      	ldr	r3, [r3, #28]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d003      	beq.n	800c580 <dir_next+0x28>
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c57e:	d301      	bcc.n	800c584 <dir_next+0x2c>
 800c580:	2304      	movs	r3, #4
 800c582:	e0bb      	b.n	800c6fc <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	899b      	ldrh	r3, [r3, #12]
 800c588:	461a      	mov	r2, r3
 800c58a:	68bb      	ldr	r3, [r7, #8]
 800c58c:	fbb3 f1f2 	udiv	r1, r3, r2
 800c590:	fb02 f201 	mul.w	r2, r2, r1
 800c594:	1a9b      	subs	r3, r3, r2
 800c596:	2b00      	cmp	r3, #0
 800c598:	f040 809d 	bne.w	800c6d6 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	69db      	ldr	r3, [r3, #28]
 800c5a0:	1c5a      	adds	r2, r3, #1
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	699b      	ldr	r3, [r3, #24]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d10b      	bne.n	800c5c6 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c5ae:	68bb      	ldr	r3, [r7, #8]
 800c5b0:	095b      	lsrs	r3, r3, #5
 800c5b2:	68fa      	ldr	r2, [r7, #12]
 800c5b4:	8912      	ldrh	r2, [r2, #8]
 800c5b6:	4293      	cmp	r3, r2
 800c5b8:	f0c0 808d 	bcc.w	800c6d6 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	2200      	movs	r2, #0
 800c5c0:	61da      	str	r2, [r3, #28]
 800c5c2:	2304      	movs	r3, #4
 800c5c4:	e09a      	b.n	800c6fc <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	899b      	ldrh	r3, [r3, #12]
 800c5ca:	461a      	mov	r2, r3
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	fbb3 f3f2 	udiv	r3, r3, r2
 800c5d2:	68fa      	ldr	r2, [r7, #12]
 800c5d4:	8952      	ldrh	r2, [r2, #10]
 800c5d6:	3a01      	subs	r2, #1
 800c5d8:	4013      	ands	r3, r2
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d17b      	bne.n	800c6d6 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c5de:	687a      	ldr	r2, [r7, #4]
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	699b      	ldr	r3, [r3, #24]
 800c5e4:	4619      	mov	r1, r3
 800c5e6:	4610      	mov	r0, r2
 800c5e8:	f7ff fc11 	bl	800be0e <get_fat>
 800c5ec:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c5ee:	697b      	ldr	r3, [r7, #20]
 800c5f0:	2b01      	cmp	r3, #1
 800c5f2:	d801      	bhi.n	800c5f8 <dir_next+0xa0>
 800c5f4:	2302      	movs	r3, #2
 800c5f6:	e081      	b.n	800c6fc <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5fe:	d101      	bne.n	800c604 <dir_next+0xac>
 800c600:	2301      	movs	r3, #1
 800c602:	e07b      	b.n	800c6fc <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	6a1b      	ldr	r3, [r3, #32]
 800c608:	697a      	ldr	r2, [r7, #20]
 800c60a:	429a      	cmp	r2, r3
 800c60c:	d359      	bcc.n	800c6c2 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c60e:	683b      	ldr	r3, [r7, #0]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d104      	bne.n	800c61e <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2200      	movs	r2, #0
 800c618:	61da      	str	r2, [r3, #28]
 800c61a:	2304      	movs	r3, #4
 800c61c:	e06e      	b.n	800c6fc <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c61e:	687a      	ldr	r2, [r7, #4]
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	699b      	ldr	r3, [r3, #24]
 800c624:	4619      	mov	r1, r3
 800c626:	4610      	mov	r0, r2
 800c628:	f7ff fe3d 	bl	800c2a6 <create_chain>
 800c62c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c62e:	697b      	ldr	r3, [r7, #20]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d101      	bne.n	800c638 <dir_next+0xe0>
 800c634:	2307      	movs	r3, #7
 800c636:	e061      	b.n	800c6fc <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	2b01      	cmp	r3, #1
 800c63c:	d101      	bne.n	800c642 <dir_next+0xea>
 800c63e:	2302      	movs	r3, #2
 800c640:	e05c      	b.n	800c6fc <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c642:	697b      	ldr	r3, [r7, #20]
 800c644:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c648:	d101      	bne.n	800c64e <dir_next+0xf6>
 800c64a:	2301      	movs	r3, #1
 800c64c:	e056      	b.n	800c6fc <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c64e:	68f8      	ldr	r0, [r7, #12]
 800c650:	f7ff fadc 	bl	800bc0c <sync_window>
 800c654:	4603      	mov	r3, r0
 800c656:	2b00      	cmp	r3, #0
 800c658:	d001      	beq.n	800c65e <dir_next+0x106>
 800c65a:	2301      	movs	r3, #1
 800c65c:	e04e      	b.n	800c6fc <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	899b      	ldrh	r3, [r3, #12]
 800c668:	461a      	mov	r2, r3
 800c66a:	2100      	movs	r1, #0
 800c66c:	f7ff f905 	bl	800b87a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c670:	2300      	movs	r3, #0
 800c672:	613b      	str	r3, [r7, #16]
 800c674:	6979      	ldr	r1, [r7, #20]
 800c676:	68f8      	ldr	r0, [r7, #12]
 800c678:	f7ff fbaa 	bl	800bdd0 <clust2sect>
 800c67c:	4602      	mov	r2, r0
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	639a      	str	r2, [r3, #56]	; 0x38
 800c682:	e012      	b.n	800c6aa <dir_next+0x152>
						fs->wflag = 1;
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	2201      	movs	r2, #1
 800c688:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c68a:	68f8      	ldr	r0, [r7, #12]
 800c68c:	f7ff fabe 	bl	800bc0c <sync_window>
 800c690:	4603      	mov	r3, r0
 800c692:	2b00      	cmp	r3, #0
 800c694:	d001      	beq.n	800c69a <dir_next+0x142>
 800c696:	2301      	movs	r3, #1
 800c698:	e030      	b.n	800c6fc <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c69a:	693b      	ldr	r3, [r7, #16]
 800c69c:	3301      	adds	r3, #1
 800c69e:	613b      	str	r3, [r7, #16]
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6a4:	1c5a      	adds	r2, r3, #1
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	639a      	str	r2, [r3, #56]	; 0x38
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	895b      	ldrh	r3, [r3, #10]
 800c6ae:	461a      	mov	r2, r3
 800c6b0:	693b      	ldr	r3, [r7, #16]
 800c6b2:	4293      	cmp	r3, r2
 800c6b4:	d3e6      	bcc.n	800c684 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c6ba:	693b      	ldr	r3, [r7, #16]
 800c6bc:	1ad2      	subs	r2, r2, r3
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	639a      	str	r2, [r3, #56]	; 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	697a      	ldr	r2, [r7, #20]
 800c6c6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c6c8:	6979      	ldr	r1, [r7, #20]
 800c6ca:	68f8      	ldr	r0, [r7, #12]
 800c6cc:	f7ff fb80 	bl	800bdd0 <clust2sect>
 800c6d0:	4602      	mov	r2, r0
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	68ba      	ldr	r2, [r7, #8]
 800c6da:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	899b      	ldrh	r3, [r3, #12]
 800c6e6:	461a      	mov	r2, r3
 800c6e8:	68bb      	ldr	r3, [r7, #8]
 800c6ea:	fbb3 f0f2 	udiv	r0, r3, r2
 800c6ee:	fb02 f200 	mul.w	r2, r2, r0
 800c6f2:	1a9b      	subs	r3, r3, r2
 800c6f4:	18ca      	adds	r2, r1, r3
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c6fa:	2300      	movs	r3, #0
}
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	3718      	adds	r7, #24
 800c700:	46bd      	mov	sp, r7
 800c702:	bd80      	pop	{r7, pc}

0800c704 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b086      	sub	sp, #24
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
 800c70c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c714:	2100      	movs	r1, #0
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f7ff fe95 	bl	800c446 <dir_sdi>
 800c71c:	4603      	mov	r3, r0
 800c71e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c720:	7dfb      	ldrb	r3, [r7, #23]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d12b      	bne.n	800c77e <dir_alloc+0x7a>
		n = 0;
 800c726:	2300      	movs	r3, #0
 800c728:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	69db      	ldr	r3, [r3, #28]
 800c72e:	4619      	mov	r1, r3
 800c730:	68f8      	ldr	r0, [r7, #12]
 800c732:	f7ff faaf 	bl	800bc94 <move_window>
 800c736:	4603      	mov	r3, r0
 800c738:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c73a:	7dfb      	ldrb	r3, [r7, #23]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d11d      	bne.n	800c77c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	6a1b      	ldr	r3, [r3, #32]
 800c744:	781b      	ldrb	r3, [r3, #0]
 800c746:	2be5      	cmp	r3, #229	; 0xe5
 800c748:	d004      	beq.n	800c754 <dir_alloc+0x50>
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	6a1b      	ldr	r3, [r3, #32]
 800c74e:	781b      	ldrb	r3, [r3, #0]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d107      	bne.n	800c764 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c754:	693b      	ldr	r3, [r7, #16]
 800c756:	3301      	adds	r3, #1
 800c758:	613b      	str	r3, [r7, #16]
 800c75a:	693a      	ldr	r2, [r7, #16]
 800c75c:	683b      	ldr	r3, [r7, #0]
 800c75e:	429a      	cmp	r2, r3
 800c760:	d102      	bne.n	800c768 <dir_alloc+0x64>
 800c762:	e00c      	b.n	800c77e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c764:	2300      	movs	r3, #0
 800c766:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c768:	2101      	movs	r1, #1
 800c76a:	6878      	ldr	r0, [r7, #4]
 800c76c:	f7ff fef4 	bl	800c558 <dir_next>
 800c770:	4603      	mov	r3, r0
 800c772:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c774:	7dfb      	ldrb	r3, [r7, #23]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d0d7      	beq.n	800c72a <dir_alloc+0x26>
 800c77a:	e000      	b.n	800c77e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c77c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c77e:	7dfb      	ldrb	r3, [r7, #23]
 800c780:	2b04      	cmp	r3, #4
 800c782:	d101      	bne.n	800c788 <dir_alloc+0x84>
 800c784:	2307      	movs	r3, #7
 800c786:	75fb      	strb	r3, [r7, #23]
	return res;
 800c788:	7dfb      	ldrb	r3, [r7, #23]
}
 800c78a:	4618      	mov	r0, r3
 800c78c:	3718      	adds	r7, #24
 800c78e:	46bd      	mov	sp, r7
 800c790:	bd80      	pop	{r7, pc}

0800c792 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c792:	b580      	push	{r7, lr}
 800c794:	b084      	sub	sp, #16
 800c796:	af00      	add	r7, sp, #0
 800c798:	6078      	str	r0, [r7, #4]
 800c79a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	331a      	adds	r3, #26
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f7fe ffc7 	bl	800b734 <ld_word>
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	781b      	ldrb	r3, [r3, #0]
 800c7ae:	2b03      	cmp	r3, #3
 800c7b0:	d109      	bne.n	800c7c6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	3314      	adds	r3, #20
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7fe ffbc 	bl	800b734 <ld_word>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	041b      	lsls	r3, r3, #16
 800c7c0:	68fa      	ldr	r2, [r7, #12]
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c7c6:	68fb      	ldr	r3, [r7, #12]
}
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	3710      	adds	r7, #16
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	bd80      	pop	{r7, pc}

0800c7d0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b084      	sub	sp, #16
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	60f8      	str	r0, [r7, #12]
 800c7d8:	60b9      	str	r1, [r7, #8]
 800c7da:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c7dc:	68bb      	ldr	r3, [r7, #8]
 800c7de:	331a      	adds	r3, #26
 800c7e0:	687a      	ldr	r2, [r7, #4]
 800c7e2:	b292      	uxth	r2, r2
 800c7e4:	4611      	mov	r1, r2
 800c7e6:	4618      	mov	r0, r3
 800c7e8:	f7fe ffdf 	bl	800b7aa <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	781b      	ldrb	r3, [r3, #0]
 800c7f0:	2b03      	cmp	r3, #3
 800c7f2:	d109      	bne.n	800c808 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c7f4:	68bb      	ldr	r3, [r7, #8]
 800c7f6:	f103 0214 	add.w	r2, r3, #20
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	0c1b      	lsrs	r3, r3, #16
 800c7fe:	b29b      	uxth	r3, r3
 800c800:	4619      	mov	r1, r3
 800c802:	4610      	mov	r0, r2
 800c804:	f7fe ffd1 	bl	800b7aa <st_word>
	}
}
 800c808:	bf00      	nop
 800c80a:	3710      	adds	r7, #16
 800c80c:	46bd      	mov	sp, r7
 800c80e:	bd80      	pop	{r7, pc}

0800c810 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800c810:	b590      	push	{r4, r7, lr}
 800c812:	b087      	sub	sp, #28
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
 800c818:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	331a      	adds	r3, #26
 800c81e:	4618      	mov	r0, r3
 800c820:	f7fe ff88 	bl	800b734 <ld_word>
 800c824:	4603      	mov	r3, r0
 800c826:	2b00      	cmp	r3, #0
 800c828:	d001      	beq.n	800c82e <cmp_lfn+0x1e>
 800c82a:	2300      	movs	r3, #0
 800c82c:	e059      	b.n	800c8e2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	781b      	ldrb	r3, [r3, #0]
 800c832:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c836:	1e5a      	subs	r2, r3, #1
 800c838:	4613      	mov	r3, r2
 800c83a:	005b      	lsls	r3, r3, #1
 800c83c:	4413      	add	r3, r2
 800c83e:	009b      	lsls	r3, r3, #2
 800c840:	4413      	add	r3, r2
 800c842:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c844:	2301      	movs	r3, #1
 800c846:	81fb      	strh	r3, [r7, #14]
 800c848:	2300      	movs	r3, #0
 800c84a:	613b      	str	r3, [r7, #16]
 800c84c:	e033      	b.n	800c8b6 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800c84e:	4a27      	ldr	r2, [pc, #156]	; (800c8ec <cmp_lfn+0xdc>)
 800c850:	693b      	ldr	r3, [r7, #16]
 800c852:	4413      	add	r3, r2
 800c854:	781b      	ldrb	r3, [r3, #0]
 800c856:	461a      	mov	r2, r3
 800c858:	683b      	ldr	r3, [r7, #0]
 800c85a:	4413      	add	r3, r2
 800c85c:	4618      	mov	r0, r3
 800c85e:	f7fe ff69 	bl	800b734 <ld_word>
 800c862:	4603      	mov	r3, r0
 800c864:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800c866:	89fb      	ldrh	r3, [r7, #14]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d01a      	beq.n	800c8a2 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800c86c:	697b      	ldr	r3, [r7, #20]
 800c86e:	2bfe      	cmp	r3, #254	; 0xfe
 800c870:	d812      	bhi.n	800c898 <cmp_lfn+0x88>
 800c872:	89bb      	ldrh	r3, [r7, #12]
 800c874:	4618      	mov	r0, r3
 800c876:	f002 fd23 	bl	800f2c0 <ff_wtoupper>
 800c87a:	4603      	mov	r3, r0
 800c87c:	461c      	mov	r4, r3
 800c87e:	697b      	ldr	r3, [r7, #20]
 800c880:	1c5a      	adds	r2, r3, #1
 800c882:	617a      	str	r2, [r7, #20]
 800c884:	005b      	lsls	r3, r3, #1
 800c886:	687a      	ldr	r2, [r7, #4]
 800c888:	4413      	add	r3, r2
 800c88a:	881b      	ldrh	r3, [r3, #0]
 800c88c:	4618      	mov	r0, r3
 800c88e:	f002 fd17 	bl	800f2c0 <ff_wtoupper>
 800c892:	4603      	mov	r3, r0
 800c894:	429c      	cmp	r4, r3
 800c896:	d001      	beq.n	800c89c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800c898:	2300      	movs	r3, #0
 800c89a:	e022      	b.n	800c8e2 <cmp_lfn+0xd2>
			}
			wc = uc;
 800c89c:	89bb      	ldrh	r3, [r7, #12]
 800c89e:	81fb      	strh	r3, [r7, #14]
 800c8a0:	e006      	b.n	800c8b0 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800c8a2:	89bb      	ldrh	r3, [r7, #12]
 800c8a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c8a8:	4293      	cmp	r3, r2
 800c8aa:	d001      	beq.n	800c8b0 <cmp_lfn+0xa0>
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	e018      	b.n	800c8e2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c8b0:	693b      	ldr	r3, [r7, #16]
 800c8b2:	3301      	adds	r3, #1
 800c8b4:	613b      	str	r3, [r7, #16]
 800c8b6:	693b      	ldr	r3, [r7, #16]
 800c8b8:	2b0c      	cmp	r3, #12
 800c8ba:	d9c8      	bls.n	800c84e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800c8bc:	683b      	ldr	r3, [r7, #0]
 800c8be:	781b      	ldrb	r3, [r3, #0]
 800c8c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d00b      	beq.n	800c8e0 <cmp_lfn+0xd0>
 800c8c8:	89fb      	ldrh	r3, [r7, #14]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d008      	beq.n	800c8e0 <cmp_lfn+0xd0>
 800c8ce:	697b      	ldr	r3, [r7, #20]
 800c8d0:	005b      	lsls	r3, r3, #1
 800c8d2:	687a      	ldr	r2, [r7, #4]
 800c8d4:	4413      	add	r3, r2
 800c8d6:	881b      	ldrh	r3, [r3, #0]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d001      	beq.n	800c8e0 <cmp_lfn+0xd0>
 800c8dc:	2300      	movs	r3, #0
 800c8de:	e000      	b.n	800c8e2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800c8e0:	2301      	movs	r3, #1
}
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	371c      	adds	r7, #28
 800c8e6:	46bd      	mov	sp, r7
 800c8e8:	bd90      	pop	{r4, r7, pc}
 800c8ea:	bf00      	nop
 800c8ec:	08014398 	.word	0x08014398

0800c8f0 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b086      	sub	sp, #24
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]
 800c8f8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	331a      	adds	r3, #26
 800c8fe:	4618      	mov	r0, r3
 800c900:	f7fe ff18 	bl	800b734 <ld_word>
 800c904:	4603      	mov	r3, r0
 800c906:	2b00      	cmp	r3, #0
 800c908:	d001      	beq.n	800c90e <pick_lfn+0x1e>
 800c90a:	2300      	movs	r3, #0
 800c90c:	e04d      	b.n	800c9aa <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	781b      	ldrb	r3, [r3, #0]
 800c912:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c916:	1e5a      	subs	r2, r3, #1
 800c918:	4613      	mov	r3, r2
 800c91a:	005b      	lsls	r3, r3, #1
 800c91c:	4413      	add	r3, r2
 800c91e:	009b      	lsls	r3, r3, #2
 800c920:	4413      	add	r3, r2
 800c922:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c924:	2301      	movs	r3, #1
 800c926:	81fb      	strh	r3, [r7, #14]
 800c928:	2300      	movs	r3, #0
 800c92a:	613b      	str	r3, [r7, #16]
 800c92c:	e028      	b.n	800c980 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800c92e:	4a21      	ldr	r2, [pc, #132]	; (800c9b4 <pick_lfn+0xc4>)
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	4413      	add	r3, r2
 800c934:	781b      	ldrb	r3, [r3, #0]
 800c936:	461a      	mov	r2, r3
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	4413      	add	r3, r2
 800c93c:	4618      	mov	r0, r3
 800c93e:	f7fe fef9 	bl	800b734 <ld_word>
 800c942:	4603      	mov	r3, r0
 800c944:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800c946:	89fb      	ldrh	r3, [r7, #14]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d00f      	beq.n	800c96c <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800c94c:	697b      	ldr	r3, [r7, #20]
 800c94e:	2bfe      	cmp	r3, #254	; 0xfe
 800c950:	d901      	bls.n	800c956 <pick_lfn+0x66>
 800c952:	2300      	movs	r3, #0
 800c954:	e029      	b.n	800c9aa <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800c956:	89bb      	ldrh	r3, [r7, #12]
 800c958:	81fb      	strh	r3, [r7, #14]
 800c95a:	697b      	ldr	r3, [r7, #20]
 800c95c:	1c5a      	adds	r2, r3, #1
 800c95e:	617a      	str	r2, [r7, #20]
 800c960:	005b      	lsls	r3, r3, #1
 800c962:	687a      	ldr	r2, [r7, #4]
 800c964:	4413      	add	r3, r2
 800c966:	89fa      	ldrh	r2, [r7, #14]
 800c968:	801a      	strh	r2, [r3, #0]
 800c96a:	e006      	b.n	800c97a <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800c96c:	89bb      	ldrh	r3, [r7, #12]
 800c96e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c972:	4293      	cmp	r3, r2
 800c974:	d001      	beq.n	800c97a <pick_lfn+0x8a>
 800c976:	2300      	movs	r3, #0
 800c978:	e017      	b.n	800c9aa <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c97a:	693b      	ldr	r3, [r7, #16]
 800c97c:	3301      	adds	r3, #1
 800c97e:	613b      	str	r3, [r7, #16]
 800c980:	693b      	ldr	r3, [r7, #16]
 800c982:	2b0c      	cmp	r3, #12
 800c984:	d9d3      	bls.n	800c92e <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	781b      	ldrb	r3, [r3, #0]
 800c98a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d00a      	beq.n	800c9a8 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800c992:	697b      	ldr	r3, [r7, #20]
 800c994:	2bfe      	cmp	r3, #254	; 0xfe
 800c996:	d901      	bls.n	800c99c <pick_lfn+0xac>
 800c998:	2300      	movs	r3, #0
 800c99a:	e006      	b.n	800c9aa <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800c99c:	697b      	ldr	r3, [r7, #20]
 800c99e:	005b      	lsls	r3, r3, #1
 800c9a0:	687a      	ldr	r2, [r7, #4]
 800c9a2:	4413      	add	r3, r2
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800c9a8:	2301      	movs	r3, #1
}
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	3718      	adds	r7, #24
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	bd80      	pop	{r7, pc}
 800c9b2:	bf00      	nop
 800c9b4:	08014398 	.word	0x08014398

0800c9b8 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b088      	sub	sp, #32
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	60f8      	str	r0, [r7, #12]
 800c9c0:	60b9      	str	r1, [r7, #8]
 800c9c2:	4611      	mov	r1, r2
 800c9c4:	461a      	mov	r2, r3
 800c9c6:	460b      	mov	r3, r1
 800c9c8:	71fb      	strb	r3, [r7, #7]
 800c9ca:	4613      	mov	r3, r2
 800c9cc:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800c9ce:	68bb      	ldr	r3, [r7, #8]
 800c9d0:	330d      	adds	r3, #13
 800c9d2:	79ba      	ldrb	r2, [r7, #6]
 800c9d4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800c9d6:	68bb      	ldr	r3, [r7, #8]
 800c9d8:	330b      	adds	r3, #11
 800c9da:	220f      	movs	r2, #15
 800c9dc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800c9de:	68bb      	ldr	r3, [r7, #8]
 800c9e0:	330c      	adds	r3, #12
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800c9e6:	68bb      	ldr	r3, [r7, #8]
 800c9e8:	331a      	adds	r3, #26
 800c9ea:	2100      	movs	r1, #0
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	f7fe fedc 	bl	800b7aa <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800c9f2:	79fb      	ldrb	r3, [r7, #7]
 800c9f4:	1e5a      	subs	r2, r3, #1
 800c9f6:	4613      	mov	r3, r2
 800c9f8:	005b      	lsls	r3, r3, #1
 800c9fa:	4413      	add	r3, r2
 800c9fc:	009b      	lsls	r3, r3, #2
 800c9fe:	4413      	add	r3, r2
 800ca00:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800ca02:	2300      	movs	r3, #0
 800ca04:	82fb      	strh	r3, [r7, #22]
 800ca06:	2300      	movs	r3, #0
 800ca08:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ca0a:	8afb      	ldrh	r3, [r7, #22]
 800ca0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ca10:	4293      	cmp	r3, r2
 800ca12:	d007      	beq.n	800ca24 <put_lfn+0x6c>
 800ca14:	69fb      	ldr	r3, [r7, #28]
 800ca16:	1c5a      	adds	r2, r3, #1
 800ca18:	61fa      	str	r2, [r7, #28]
 800ca1a:	005b      	lsls	r3, r3, #1
 800ca1c:	68fa      	ldr	r2, [r7, #12]
 800ca1e:	4413      	add	r3, r2
 800ca20:	881b      	ldrh	r3, [r3, #0]
 800ca22:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800ca24:	4a17      	ldr	r2, [pc, #92]	; (800ca84 <put_lfn+0xcc>)
 800ca26:	69bb      	ldr	r3, [r7, #24]
 800ca28:	4413      	add	r3, r2
 800ca2a:	781b      	ldrb	r3, [r3, #0]
 800ca2c:	461a      	mov	r2, r3
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	4413      	add	r3, r2
 800ca32:	8afa      	ldrh	r2, [r7, #22]
 800ca34:	4611      	mov	r1, r2
 800ca36:	4618      	mov	r0, r3
 800ca38:	f7fe feb7 	bl	800b7aa <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800ca3c:	8afb      	ldrh	r3, [r7, #22]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d102      	bne.n	800ca48 <put_lfn+0x90>
 800ca42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ca46:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800ca48:	69bb      	ldr	r3, [r7, #24]
 800ca4a:	3301      	adds	r3, #1
 800ca4c:	61bb      	str	r3, [r7, #24]
 800ca4e:	69bb      	ldr	r3, [r7, #24]
 800ca50:	2b0c      	cmp	r3, #12
 800ca52:	d9da      	bls.n	800ca0a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800ca54:	8afb      	ldrh	r3, [r7, #22]
 800ca56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ca5a:	4293      	cmp	r3, r2
 800ca5c:	d006      	beq.n	800ca6c <put_lfn+0xb4>
 800ca5e:	69fb      	ldr	r3, [r7, #28]
 800ca60:	005b      	lsls	r3, r3, #1
 800ca62:	68fa      	ldr	r2, [r7, #12]
 800ca64:	4413      	add	r3, r2
 800ca66:	881b      	ldrh	r3, [r3, #0]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d103      	bne.n	800ca74 <put_lfn+0xbc>
 800ca6c:	79fb      	ldrb	r3, [r7, #7]
 800ca6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca72:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800ca74:	68bb      	ldr	r3, [r7, #8]
 800ca76:	79fa      	ldrb	r2, [r7, #7]
 800ca78:	701a      	strb	r2, [r3, #0]
}
 800ca7a:	bf00      	nop
 800ca7c:	3720      	adds	r7, #32
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}
 800ca82:	bf00      	nop
 800ca84:	08014398 	.word	0x08014398

0800ca88 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b08c      	sub	sp, #48	; 0x30
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	60f8      	str	r0, [r7, #12]
 800ca90:	60b9      	str	r1, [r7, #8]
 800ca92:	607a      	str	r2, [r7, #4]
 800ca94:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800ca96:	220b      	movs	r2, #11
 800ca98:	68b9      	ldr	r1, [r7, #8]
 800ca9a:	68f8      	ldr	r0, [r7, #12]
 800ca9c:	f7fe fecc 	bl	800b838 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800caa0:	683b      	ldr	r3, [r7, #0]
 800caa2:	2b05      	cmp	r3, #5
 800caa4:	d92b      	bls.n	800cafe <gen_numname+0x76>
		sr = seq;
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800caaa:	e022      	b.n	800caf2 <gen_numname+0x6a>
			wc = *lfn++;
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	1c9a      	adds	r2, r3, #2
 800cab0:	607a      	str	r2, [r7, #4]
 800cab2:	881b      	ldrh	r3, [r3, #0]
 800cab4:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800cab6:	2300      	movs	r3, #0
 800cab8:	62bb      	str	r3, [r7, #40]	; 0x28
 800caba:	e017      	b.n	800caec <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800cabc:	69fb      	ldr	r3, [r7, #28]
 800cabe:	005a      	lsls	r2, r3, #1
 800cac0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800cac2:	f003 0301 	and.w	r3, r3, #1
 800cac6:	4413      	add	r3, r2
 800cac8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800caca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800cacc:	085b      	lsrs	r3, r3, #1
 800cace:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800cad0:	69fb      	ldr	r3, [r7, #28]
 800cad2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d005      	beq.n	800cae6 <gen_numname+0x5e>
 800cada:	69fb      	ldr	r3, [r7, #28]
 800cadc:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800cae0:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800cae4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800cae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cae8:	3301      	adds	r3, #1
 800caea:	62bb      	str	r3, [r7, #40]	; 0x28
 800caec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caee:	2b0f      	cmp	r3, #15
 800caf0:	d9e4      	bls.n	800cabc <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	881b      	ldrh	r3, [r3, #0]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d1d8      	bne.n	800caac <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800cafa:	69fb      	ldr	r3, [r7, #28]
 800cafc:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800cafe:	2307      	movs	r3, #7
 800cb00:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800cb02:	683b      	ldr	r3, [r7, #0]
 800cb04:	b2db      	uxtb	r3, r3
 800cb06:	f003 030f 	and.w	r3, r3, #15
 800cb0a:	b2db      	uxtb	r3, r3
 800cb0c:	3330      	adds	r3, #48	; 0x30
 800cb0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800cb12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cb16:	2b39      	cmp	r3, #57	; 0x39
 800cb18:	d904      	bls.n	800cb24 <gen_numname+0x9c>
 800cb1a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cb1e:	3307      	adds	r3, #7
 800cb20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800cb24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb26:	1e5a      	subs	r2, r3, #1
 800cb28:	62ba      	str	r2, [r7, #40]	; 0x28
 800cb2a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800cb2e:	4413      	add	r3, r2
 800cb30:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800cb34:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800cb38:	683b      	ldr	r3, [r7, #0]
 800cb3a:	091b      	lsrs	r3, r3, #4
 800cb3c:	603b      	str	r3, [r7, #0]
	} while (seq);
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d1de      	bne.n	800cb02 <gen_numname+0x7a>
	ns[i] = '~';
 800cb44:	f107 0214 	add.w	r2, r7, #20
 800cb48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb4a:	4413      	add	r3, r2
 800cb4c:	227e      	movs	r2, #126	; 0x7e
 800cb4e:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800cb50:	2300      	movs	r3, #0
 800cb52:	627b      	str	r3, [r7, #36]	; 0x24
 800cb54:	e002      	b.n	800cb5c <gen_numname+0xd4>
 800cb56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb58:	3301      	adds	r3, #1
 800cb5a:	627b      	str	r3, [r7, #36]	; 0x24
 800cb5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb60:	429a      	cmp	r2, r3
 800cb62:	d205      	bcs.n	800cb70 <gen_numname+0xe8>
 800cb64:	68fa      	ldr	r2, [r7, #12]
 800cb66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb68:	4413      	add	r3, r2
 800cb6a:	781b      	ldrb	r3, [r3, #0]
 800cb6c:	2b20      	cmp	r3, #32
 800cb6e:	d1f2      	bne.n	800cb56 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800cb70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb72:	2b07      	cmp	r3, #7
 800cb74:	d808      	bhi.n	800cb88 <gen_numname+0x100>
 800cb76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb78:	1c5a      	adds	r2, r3, #1
 800cb7a:	62ba      	str	r2, [r7, #40]	; 0x28
 800cb7c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800cb80:	4413      	add	r3, r2
 800cb82:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800cb86:	e000      	b.n	800cb8a <gen_numname+0x102>
 800cb88:	2120      	movs	r1, #32
 800cb8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb8c:	1c5a      	adds	r2, r3, #1
 800cb8e:	627a      	str	r2, [r7, #36]	; 0x24
 800cb90:	68fa      	ldr	r2, [r7, #12]
 800cb92:	4413      	add	r3, r2
 800cb94:	460a      	mov	r2, r1
 800cb96:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800cb98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb9a:	2b07      	cmp	r3, #7
 800cb9c:	d9e8      	bls.n	800cb70 <gen_numname+0xe8>
}
 800cb9e:	bf00      	nop
 800cba0:	3730      	adds	r7, #48	; 0x30
 800cba2:	46bd      	mov	sp, r7
 800cba4:	bd80      	pop	{r7, pc}

0800cba6 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800cba6:	b480      	push	{r7}
 800cba8:	b085      	sub	sp, #20
 800cbaa:	af00      	add	r7, sp, #0
 800cbac:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800cbae:	2300      	movs	r3, #0
 800cbb0:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800cbb2:	230b      	movs	r3, #11
 800cbb4:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800cbb6:	7bfb      	ldrb	r3, [r7, #15]
 800cbb8:	b2da      	uxtb	r2, r3
 800cbba:	0852      	lsrs	r2, r2, #1
 800cbbc:	01db      	lsls	r3, r3, #7
 800cbbe:	4313      	orrs	r3, r2
 800cbc0:	b2da      	uxtb	r2, r3
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	1c59      	adds	r1, r3, #1
 800cbc6:	6079      	str	r1, [r7, #4]
 800cbc8:	781b      	ldrb	r3, [r3, #0]
 800cbca:	4413      	add	r3, r2
 800cbcc:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800cbce:	68bb      	ldr	r3, [r7, #8]
 800cbd0:	3b01      	subs	r3, #1
 800cbd2:	60bb      	str	r3, [r7, #8]
 800cbd4:	68bb      	ldr	r3, [r7, #8]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d1ed      	bne.n	800cbb6 <sum_sfn+0x10>
	return sum;
 800cbda:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbdc:	4618      	mov	r0, r3
 800cbde:	3714      	adds	r7, #20
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe6:	4770      	bx	lr

0800cbe8 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b086      	sub	sp, #24
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
 800cbf0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800cbf2:	2304      	movs	r3, #4
 800cbf4:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800cbfc:	23ff      	movs	r3, #255	; 0xff
 800cbfe:	757b      	strb	r3, [r7, #21]
 800cc00:	23ff      	movs	r3, #255	; 0xff
 800cc02:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800cc04:	e081      	b.n	800cd0a <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	69db      	ldr	r3, [r3, #28]
 800cc0a:	4619      	mov	r1, r3
 800cc0c:	6938      	ldr	r0, [r7, #16]
 800cc0e:	f7ff f841 	bl	800bc94 <move_window>
 800cc12:	4603      	mov	r3, r0
 800cc14:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cc16:	7dfb      	ldrb	r3, [r7, #23]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d17c      	bne.n	800cd16 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	6a1b      	ldr	r3, [r3, #32]
 800cc20:	781b      	ldrb	r3, [r3, #0]
 800cc22:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800cc24:	7dbb      	ldrb	r3, [r7, #22]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d102      	bne.n	800cc30 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800cc2a:	2304      	movs	r3, #4
 800cc2c:	75fb      	strb	r3, [r7, #23]
 800cc2e:	e077      	b.n	800cd20 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	6a1b      	ldr	r3, [r3, #32]
 800cc34:	330b      	adds	r3, #11
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cc3c:	73fb      	strb	r3, [r7, #15]
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	7bfa      	ldrb	r2, [r7, #15]
 800cc42:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800cc44:	7dbb      	ldrb	r3, [r7, #22]
 800cc46:	2be5      	cmp	r3, #229	; 0xe5
 800cc48:	d00e      	beq.n	800cc68 <dir_read+0x80>
 800cc4a:	7dbb      	ldrb	r3, [r7, #22]
 800cc4c:	2b2e      	cmp	r3, #46	; 0x2e
 800cc4e:	d00b      	beq.n	800cc68 <dir_read+0x80>
 800cc50:	7bfb      	ldrb	r3, [r7, #15]
 800cc52:	f023 0320 	bic.w	r3, r3, #32
 800cc56:	2b08      	cmp	r3, #8
 800cc58:	bf0c      	ite	eq
 800cc5a:	2301      	moveq	r3, #1
 800cc5c:	2300      	movne	r3, #0
 800cc5e:	b2db      	uxtb	r3, r3
 800cc60:	461a      	mov	r2, r3
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	4293      	cmp	r3, r2
 800cc66:	d002      	beq.n	800cc6e <dir_read+0x86>
				ord = 0xFF;
 800cc68:	23ff      	movs	r3, #255	; 0xff
 800cc6a:	757b      	strb	r3, [r7, #21]
 800cc6c:	e044      	b.n	800ccf8 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800cc6e:	7bfb      	ldrb	r3, [r7, #15]
 800cc70:	2b0f      	cmp	r3, #15
 800cc72:	d12f      	bne.n	800ccd4 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800cc74:	7dbb      	ldrb	r3, [r7, #22]
 800cc76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d00d      	beq.n	800cc9a <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	6a1b      	ldr	r3, [r3, #32]
 800cc82:	7b5b      	ldrb	r3, [r3, #13]
 800cc84:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800cc86:	7dbb      	ldrb	r3, [r7, #22]
 800cc88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cc8c:	75bb      	strb	r3, [r7, #22]
 800cc8e:	7dbb      	ldrb	r3, [r7, #22]
 800cc90:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	695a      	ldr	r2, [r3, #20]
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800cc9a:	7dba      	ldrb	r2, [r7, #22]
 800cc9c:	7d7b      	ldrb	r3, [r7, #21]
 800cc9e:	429a      	cmp	r2, r3
 800cca0:	d115      	bne.n	800ccce <dir_read+0xe6>
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	6a1b      	ldr	r3, [r3, #32]
 800cca6:	330d      	adds	r3, #13
 800cca8:	781b      	ldrb	r3, [r3, #0]
 800ccaa:	7d3a      	ldrb	r2, [r7, #20]
 800ccac:	429a      	cmp	r2, r3
 800ccae:	d10e      	bne.n	800ccce <dir_read+0xe6>
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	691a      	ldr	r2, [r3, #16]
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	6a1b      	ldr	r3, [r3, #32]
 800ccb8:	4619      	mov	r1, r3
 800ccba:	4610      	mov	r0, r2
 800ccbc:	f7ff fe18 	bl	800c8f0 <pick_lfn>
 800ccc0:	4603      	mov	r3, r0
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d003      	beq.n	800ccce <dir_read+0xe6>
 800ccc6:	7d7b      	ldrb	r3, [r7, #21]
 800ccc8:	3b01      	subs	r3, #1
 800ccca:	b2db      	uxtb	r3, r3
 800cccc:	e000      	b.n	800ccd0 <dir_read+0xe8>
 800ccce:	23ff      	movs	r3, #255	; 0xff
 800ccd0:	757b      	strb	r3, [r7, #21]
 800ccd2:	e011      	b.n	800ccf8 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800ccd4:	7d7b      	ldrb	r3, [r7, #21]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d109      	bne.n	800ccee <dir_read+0x106>
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	6a1b      	ldr	r3, [r3, #32]
 800ccde:	4618      	mov	r0, r3
 800cce0:	f7ff ff61 	bl	800cba6 <sum_sfn>
 800cce4:	4603      	mov	r3, r0
 800cce6:	461a      	mov	r2, r3
 800cce8:	7d3b      	ldrb	r3, [r7, #20]
 800ccea:	4293      	cmp	r3, r2
 800ccec:	d015      	beq.n	800cd1a <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	f04f 32ff 	mov.w	r2, #4294967295
 800ccf4:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800ccf6:	e010      	b.n	800cd1a <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800ccf8:	2100      	movs	r1, #0
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	f7ff fc2c 	bl	800c558 <dir_next>
 800cd00:	4603      	mov	r3, r0
 800cd02:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cd04:	7dfb      	ldrb	r3, [r7, #23]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d109      	bne.n	800cd1e <dir_read+0x136>
	while (dp->sect) {
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	69db      	ldr	r3, [r3, #28]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	f47f af79 	bne.w	800cc06 <dir_read+0x1e>
 800cd14:	e004      	b.n	800cd20 <dir_read+0x138>
		if (res != FR_OK) break;
 800cd16:	bf00      	nop
 800cd18:	e002      	b.n	800cd20 <dir_read+0x138>
					break;
 800cd1a:	bf00      	nop
 800cd1c:	e000      	b.n	800cd20 <dir_read+0x138>
		if (res != FR_OK) break;
 800cd1e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800cd20:	7dfb      	ldrb	r3, [r7, #23]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d002      	beq.n	800cd2c <dir_read+0x144>
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	2200      	movs	r2, #0
 800cd2a:	61da      	str	r2, [r3, #28]
	return res;
 800cd2c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	3718      	adds	r7, #24
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd80      	pop	{r7, pc}

0800cd36 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800cd36:	b580      	push	{r7, lr}
 800cd38:	b086      	sub	sp, #24
 800cd3a:	af00      	add	r7, sp, #0
 800cd3c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cd44:	2100      	movs	r1, #0
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	f7ff fb7d 	bl	800c446 <dir_sdi>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800cd50:	7dfb      	ldrb	r3, [r7, #23]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d001      	beq.n	800cd5a <dir_find+0x24>
 800cd56:	7dfb      	ldrb	r3, [r7, #23]
 800cd58:	e0a9      	b.n	800ceae <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800cd5a:	23ff      	movs	r3, #255	; 0xff
 800cd5c:	753b      	strb	r3, [r7, #20]
 800cd5e:	7d3b      	ldrb	r3, [r7, #20]
 800cd60:	757b      	strb	r3, [r7, #21]
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	f04f 32ff 	mov.w	r2, #4294967295
 800cd68:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	69db      	ldr	r3, [r3, #28]
 800cd6e:	4619      	mov	r1, r3
 800cd70:	6938      	ldr	r0, [r7, #16]
 800cd72:	f7fe ff8f 	bl	800bc94 <move_window>
 800cd76:	4603      	mov	r3, r0
 800cd78:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cd7a:	7dfb      	ldrb	r3, [r7, #23]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	f040 8090 	bne.w	800cea2 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	6a1b      	ldr	r3, [r3, #32]
 800cd86:	781b      	ldrb	r3, [r3, #0]
 800cd88:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800cd8a:	7dbb      	ldrb	r3, [r7, #22]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d102      	bne.n	800cd96 <dir_find+0x60>
 800cd90:	2304      	movs	r3, #4
 800cd92:	75fb      	strb	r3, [r7, #23]
 800cd94:	e08a      	b.n	800ceac <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	6a1b      	ldr	r3, [r3, #32]
 800cd9a:	330b      	adds	r3, #11
 800cd9c:	781b      	ldrb	r3, [r3, #0]
 800cd9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cda2:	73fb      	strb	r3, [r7, #15]
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	7bfa      	ldrb	r2, [r7, #15]
 800cda8:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800cdaa:	7dbb      	ldrb	r3, [r7, #22]
 800cdac:	2be5      	cmp	r3, #229	; 0xe5
 800cdae:	d007      	beq.n	800cdc0 <dir_find+0x8a>
 800cdb0:	7bfb      	ldrb	r3, [r7, #15]
 800cdb2:	f003 0308 	and.w	r3, r3, #8
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d009      	beq.n	800cdce <dir_find+0x98>
 800cdba:	7bfb      	ldrb	r3, [r7, #15]
 800cdbc:	2b0f      	cmp	r3, #15
 800cdbe:	d006      	beq.n	800cdce <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800cdc0:	23ff      	movs	r3, #255	; 0xff
 800cdc2:	757b      	strb	r3, [r7, #21]
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	f04f 32ff 	mov.w	r2, #4294967295
 800cdca:	631a      	str	r2, [r3, #48]	; 0x30
 800cdcc:	e05e      	b.n	800ce8c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800cdce:	7bfb      	ldrb	r3, [r7, #15]
 800cdd0:	2b0f      	cmp	r3, #15
 800cdd2:	d136      	bne.n	800ce42 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cdda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d154      	bne.n	800ce8c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800cde2:	7dbb      	ldrb	r3, [r7, #22]
 800cde4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d00d      	beq.n	800ce08 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	6a1b      	ldr	r3, [r3, #32]
 800cdf0:	7b5b      	ldrb	r3, [r3, #13]
 800cdf2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800cdf4:	7dbb      	ldrb	r3, [r7, #22]
 800cdf6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cdfa:	75bb      	strb	r3, [r7, #22]
 800cdfc:	7dbb      	ldrb	r3, [r7, #22]
 800cdfe:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	695a      	ldr	r2, [r3, #20]
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800ce08:	7dba      	ldrb	r2, [r7, #22]
 800ce0a:	7d7b      	ldrb	r3, [r7, #21]
 800ce0c:	429a      	cmp	r2, r3
 800ce0e:	d115      	bne.n	800ce3c <dir_find+0x106>
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	6a1b      	ldr	r3, [r3, #32]
 800ce14:	330d      	adds	r3, #13
 800ce16:	781b      	ldrb	r3, [r3, #0]
 800ce18:	7d3a      	ldrb	r2, [r7, #20]
 800ce1a:	429a      	cmp	r2, r3
 800ce1c:	d10e      	bne.n	800ce3c <dir_find+0x106>
 800ce1e:	693b      	ldr	r3, [r7, #16]
 800ce20:	691a      	ldr	r2, [r3, #16]
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	6a1b      	ldr	r3, [r3, #32]
 800ce26:	4619      	mov	r1, r3
 800ce28:	4610      	mov	r0, r2
 800ce2a:	f7ff fcf1 	bl	800c810 <cmp_lfn>
 800ce2e:	4603      	mov	r3, r0
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d003      	beq.n	800ce3c <dir_find+0x106>
 800ce34:	7d7b      	ldrb	r3, [r7, #21]
 800ce36:	3b01      	subs	r3, #1
 800ce38:	b2db      	uxtb	r3, r3
 800ce3a:	e000      	b.n	800ce3e <dir_find+0x108>
 800ce3c:	23ff      	movs	r3, #255	; 0xff
 800ce3e:	757b      	strb	r3, [r7, #21]
 800ce40:	e024      	b.n	800ce8c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800ce42:	7d7b      	ldrb	r3, [r7, #21]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d109      	bne.n	800ce5c <dir_find+0x126>
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	6a1b      	ldr	r3, [r3, #32]
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	f7ff feaa 	bl	800cba6 <sum_sfn>
 800ce52:	4603      	mov	r3, r0
 800ce54:	461a      	mov	r2, r3
 800ce56:	7d3b      	ldrb	r3, [r7, #20]
 800ce58:	4293      	cmp	r3, r2
 800ce5a:	d024      	beq.n	800cea6 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ce62:	f003 0301 	and.w	r3, r3, #1
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d10a      	bne.n	800ce80 <dir_find+0x14a>
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	6a18      	ldr	r0, [r3, #32]
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	3324      	adds	r3, #36	; 0x24
 800ce72:	220b      	movs	r2, #11
 800ce74:	4619      	mov	r1, r3
 800ce76:	f7fe fd1a 	bl	800b8ae <mem_cmp>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d014      	beq.n	800ceaa <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ce80:	23ff      	movs	r3, #255	; 0xff
 800ce82:	757b      	strb	r3, [r7, #21]
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	f04f 32ff 	mov.w	r2, #4294967295
 800ce8a:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ce8c:	2100      	movs	r1, #0
 800ce8e:	6878      	ldr	r0, [r7, #4]
 800ce90:	f7ff fb62 	bl	800c558 <dir_next>
 800ce94:	4603      	mov	r3, r0
 800ce96:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ce98:	7dfb      	ldrb	r3, [r7, #23]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	f43f af65 	beq.w	800cd6a <dir_find+0x34>
 800cea0:	e004      	b.n	800ceac <dir_find+0x176>
		if (res != FR_OK) break;
 800cea2:	bf00      	nop
 800cea4:	e002      	b.n	800ceac <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800cea6:	bf00      	nop
 800cea8:	e000      	b.n	800ceac <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800ceaa:	bf00      	nop

	return res;
 800ceac:	7dfb      	ldrb	r3, [r7, #23]
}
 800ceae:	4618      	mov	r0, r3
 800ceb0:	3718      	adds	r7, #24
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	bd80      	pop	{r7, pc}
	...

0800ceb8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	b08c      	sub	sp, #48	; 0x30
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cecc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d001      	beq.n	800ced8 <dir_register+0x20>
 800ced4:	2306      	movs	r3, #6
 800ced6:	e0e0      	b.n	800d09a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800ced8:	2300      	movs	r3, #0
 800ceda:	627b      	str	r3, [r7, #36]	; 0x24
 800cedc:	e002      	b.n	800cee4 <dir_register+0x2c>
 800cede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cee0:	3301      	adds	r3, #1
 800cee2:	627b      	str	r3, [r7, #36]	; 0x24
 800cee4:	69fb      	ldr	r3, [r7, #28]
 800cee6:	691a      	ldr	r2, [r3, #16]
 800cee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ceea:	005b      	lsls	r3, r3, #1
 800ceec:	4413      	add	r3, r2
 800ceee:	881b      	ldrh	r3, [r3, #0]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d1f4      	bne.n	800cede <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800cefa:	f107 030c 	add.w	r3, r7, #12
 800cefe:	220c      	movs	r2, #12
 800cf00:	4618      	mov	r0, r3
 800cf02:	f7fe fc99 	bl	800b838 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800cf06:	7dfb      	ldrb	r3, [r7, #23]
 800cf08:	f003 0301 	and.w	r3, r3, #1
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d032      	beq.n	800cf76 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	2240      	movs	r2, #64	; 0x40
 800cf14:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800cf18:	2301      	movs	r3, #1
 800cf1a:	62bb      	str	r3, [r7, #40]	; 0x28
 800cf1c:	e016      	b.n	800cf4c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800cf24:	69fb      	ldr	r3, [r7, #28]
 800cf26:	691a      	ldr	r2, [r3, #16]
 800cf28:	f107 010c 	add.w	r1, r7, #12
 800cf2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf2e:	f7ff fdab 	bl	800ca88 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f7ff feff 	bl	800cd36 <dir_find>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800cf3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d106      	bne.n	800cf54 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800cf46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf48:	3301      	adds	r3, #1
 800cf4a:	62bb      	str	r3, [r7, #40]	; 0x28
 800cf4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf4e:	2b63      	cmp	r3, #99	; 0x63
 800cf50:	d9e5      	bls.n	800cf1e <dir_register+0x66>
 800cf52:	e000      	b.n	800cf56 <dir_register+0x9e>
			if (res != FR_OK) break;
 800cf54:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800cf56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf58:	2b64      	cmp	r3, #100	; 0x64
 800cf5a:	d101      	bne.n	800cf60 <dir_register+0xa8>
 800cf5c:	2307      	movs	r3, #7
 800cf5e:	e09c      	b.n	800d09a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800cf60:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cf64:	2b04      	cmp	r3, #4
 800cf66:	d002      	beq.n	800cf6e <dir_register+0xb6>
 800cf68:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cf6c:	e095      	b.n	800d09a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800cf6e:	7dfa      	ldrb	r2, [r7, #23]
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800cf76:	7dfb      	ldrb	r3, [r7, #23]
 800cf78:	f003 0302 	and.w	r3, r3, #2
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d007      	beq.n	800cf90 <dir_register+0xd8>
 800cf80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf82:	330c      	adds	r3, #12
 800cf84:	4a47      	ldr	r2, [pc, #284]	; (800d0a4 <dir_register+0x1ec>)
 800cf86:	fba2 2303 	umull	r2, r3, r2, r3
 800cf8a:	089b      	lsrs	r3, r3, #2
 800cf8c:	3301      	adds	r3, #1
 800cf8e:	e000      	b.n	800cf92 <dir_register+0xda>
 800cf90:	2301      	movs	r3, #1
 800cf92:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800cf94:	6a39      	ldr	r1, [r7, #32]
 800cf96:	6878      	ldr	r0, [r7, #4]
 800cf98:	f7ff fbb4 	bl	800c704 <dir_alloc>
 800cf9c:	4603      	mov	r3, r0
 800cf9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800cfa2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d148      	bne.n	800d03c <dir_register+0x184>
 800cfaa:	6a3b      	ldr	r3, [r7, #32]
 800cfac:	3b01      	subs	r3, #1
 800cfae:	623b      	str	r3, [r7, #32]
 800cfb0:	6a3b      	ldr	r3, [r7, #32]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d042      	beq.n	800d03c <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	695a      	ldr	r2, [r3, #20]
 800cfba:	6a3b      	ldr	r3, [r7, #32]
 800cfbc:	015b      	lsls	r3, r3, #5
 800cfbe:	1ad3      	subs	r3, r2, r3
 800cfc0:	4619      	mov	r1, r3
 800cfc2:	6878      	ldr	r0, [r7, #4]
 800cfc4:	f7ff fa3f 	bl	800c446 <dir_sdi>
 800cfc8:	4603      	mov	r3, r0
 800cfca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800cfce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d132      	bne.n	800d03c <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	3324      	adds	r3, #36	; 0x24
 800cfda:	4618      	mov	r0, r3
 800cfdc:	f7ff fde3 	bl	800cba6 <sum_sfn>
 800cfe0:	4603      	mov	r3, r0
 800cfe2:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	69db      	ldr	r3, [r3, #28]
 800cfe8:	4619      	mov	r1, r3
 800cfea:	69f8      	ldr	r0, [r7, #28]
 800cfec:	f7fe fe52 	bl	800bc94 <move_window>
 800cff0:	4603      	mov	r3, r0
 800cff2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800cff6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d11d      	bne.n	800d03a <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800cffe:	69fb      	ldr	r3, [r7, #28]
 800d000:	6918      	ldr	r0, [r3, #16]
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	6a19      	ldr	r1, [r3, #32]
 800d006:	6a3b      	ldr	r3, [r7, #32]
 800d008:	b2da      	uxtb	r2, r3
 800d00a:	7efb      	ldrb	r3, [r7, #27]
 800d00c:	f7ff fcd4 	bl	800c9b8 <put_lfn>
				fs->wflag = 1;
 800d010:	69fb      	ldr	r3, [r7, #28]
 800d012:	2201      	movs	r2, #1
 800d014:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800d016:	2100      	movs	r1, #0
 800d018:	6878      	ldr	r0, [r7, #4]
 800d01a:	f7ff fa9d 	bl	800c558 <dir_next>
 800d01e:	4603      	mov	r3, r0
 800d020:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800d024:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d107      	bne.n	800d03c <dir_register+0x184>
 800d02c:	6a3b      	ldr	r3, [r7, #32]
 800d02e:	3b01      	subs	r3, #1
 800d030:	623b      	str	r3, [r7, #32]
 800d032:	6a3b      	ldr	r3, [r7, #32]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d1d5      	bne.n	800cfe4 <dir_register+0x12c>
 800d038:	e000      	b.n	800d03c <dir_register+0x184>
				if (res != FR_OK) break;
 800d03a:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d03c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d040:	2b00      	cmp	r3, #0
 800d042:	d128      	bne.n	800d096 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	69db      	ldr	r3, [r3, #28]
 800d048:	4619      	mov	r1, r3
 800d04a:	69f8      	ldr	r0, [r7, #28]
 800d04c:	f7fe fe22 	bl	800bc94 <move_window>
 800d050:	4603      	mov	r3, r0
 800d052:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d056:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d11b      	bne.n	800d096 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	6a1b      	ldr	r3, [r3, #32]
 800d062:	2220      	movs	r2, #32
 800d064:	2100      	movs	r1, #0
 800d066:	4618      	mov	r0, r3
 800d068:	f7fe fc07 	bl	800b87a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	6a18      	ldr	r0, [r3, #32]
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	3324      	adds	r3, #36	; 0x24
 800d074:	220b      	movs	r2, #11
 800d076:	4619      	mov	r1, r3
 800d078:	f7fe fbde 	bl	800b838 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	6a1b      	ldr	r3, [r3, #32]
 800d086:	330c      	adds	r3, #12
 800d088:	f002 0218 	and.w	r2, r2, #24
 800d08c:	b2d2      	uxtb	r2, r2
 800d08e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800d090:	69fb      	ldr	r3, [r7, #28]
 800d092:	2201      	movs	r2, #1
 800d094:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d096:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d09a:	4618      	mov	r0, r3
 800d09c:	3730      	adds	r7, #48	; 0x30
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	bd80      	pop	{r7, pc}
 800d0a2:	bf00      	nop
 800d0a4:	4ec4ec4f 	.word	0x4ec4ec4f

0800d0a8 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b086      	sub	sp, #24
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	695b      	ldr	r3, [r3, #20]
 800d0ba:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0c4:	d007      	beq.n	800d0d6 <dir_remove+0x2e>
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0ca:	4619      	mov	r1, r3
 800d0cc:	6878      	ldr	r0, [r7, #4]
 800d0ce:	f7ff f9ba 	bl	800c446 <dir_sdi>
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	e000      	b.n	800d0d8 <dir_remove+0x30>
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d0da:	7dfb      	ldrb	r3, [r7, #23]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d128      	bne.n	800d132 <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	69db      	ldr	r3, [r3, #28]
 800d0e4:	4619      	mov	r1, r3
 800d0e6:	6938      	ldr	r0, [r7, #16]
 800d0e8:	f7fe fdd4 	bl	800bc94 <move_window>
 800d0ec:	4603      	mov	r3, r0
 800d0ee:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d0f0:	7dfb      	ldrb	r3, [r7, #23]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d115      	bne.n	800d122 <dir_remove+0x7a>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	6a1b      	ldr	r3, [r3, #32]
 800d0fa:	22e5      	movs	r2, #229	; 0xe5
 800d0fc:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 800d0fe:	693b      	ldr	r3, [r7, #16]
 800d100:	2201      	movs	r2, #1
 800d102:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	695b      	ldr	r3, [r3, #20]
 800d108:	68fa      	ldr	r2, [r7, #12]
 800d10a:	429a      	cmp	r2, r3
 800d10c:	d90b      	bls.n	800d126 <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 800d10e:	2100      	movs	r1, #0
 800d110:	6878      	ldr	r0, [r7, #4]
 800d112:	f7ff fa21 	bl	800c558 <dir_next>
 800d116:	4603      	mov	r3, r0
 800d118:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800d11a:	7dfb      	ldrb	r3, [r7, #23]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d0df      	beq.n	800d0e0 <dir_remove+0x38>
 800d120:	e002      	b.n	800d128 <dir_remove+0x80>
			if (res != FR_OK) break;
 800d122:	bf00      	nop
 800d124:	e000      	b.n	800d128 <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800d126:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800d128:	7dfb      	ldrb	r3, [r7, #23]
 800d12a:	2b04      	cmp	r3, #4
 800d12c:	d101      	bne.n	800d132 <dir_remove+0x8a>
 800d12e:	2302      	movs	r3, #2
 800d130:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 800d132:	7dfb      	ldrb	r3, [r7, #23]
}
 800d134:	4618      	mov	r0, r3
 800d136:	3718      	adds	r7, #24
 800d138:	46bd      	mov	sp, r7
 800d13a:	bd80      	pop	{r7, pc}

0800d13c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b08a      	sub	sp, #40	; 0x28
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
 800d144:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	613b      	str	r3, [r7, #16]
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	691b      	ldr	r3, [r3, #16]
 800d152:	60fb      	str	r3, [r7, #12]
 800d154:	2300      	movs	r3, #0
 800d156:	617b      	str	r3, [r7, #20]
 800d158:	697b      	ldr	r3, [r7, #20]
 800d15a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800d15c:	69bb      	ldr	r3, [r7, #24]
 800d15e:	1c5a      	adds	r2, r3, #1
 800d160:	61ba      	str	r2, [r7, #24]
 800d162:	693a      	ldr	r2, [r7, #16]
 800d164:	4413      	add	r3, r2
 800d166:	781b      	ldrb	r3, [r3, #0]
 800d168:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800d16a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d16c:	2b1f      	cmp	r3, #31
 800d16e:	d940      	bls.n	800d1f2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800d170:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d172:	2b2f      	cmp	r3, #47	; 0x2f
 800d174:	d006      	beq.n	800d184 <create_name+0x48>
 800d176:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d178:	2b5c      	cmp	r3, #92	; 0x5c
 800d17a:	d110      	bne.n	800d19e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d17c:	e002      	b.n	800d184 <create_name+0x48>
 800d17e:	69bb      	ldr	r3, [r7, #24]
 800d180:	3301      	adds	r3, #1
 800d182:	61bb      	str	r3, [r7, #24]
 800d184:	693a      	ldr	r2, [r7, #16]
 800d186:	69bb      	ldr	r3, [r7, #24]
 800d188:	4413      	add	r3, r2
 800d18a:	781b      	ldrb	r3, [r3, #0]
 800d18c:	2b2f      	cmp	r3, #47	; 0x2f
 800d18e:	d0f6      	beq.n	800d17e <create_name+0x42>
 800d190:	693a      	ldr	r2, [r7, #16]
 800d192:	69bb      	ldr	r3, [r7, #24]
 800d194:	4413      	add	r3, r2
 800d196:	781b      	ldrb	r3, [r3, #0]
 800d198:	2b5c      	cmp	r3, #92	; 0x5c
 800d19a:	d0f0      	beq.n	800d17e <create_name+0x42>
			break;
 800d19c:	e02a      	b.n	800d1f4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800d19e:	697b      	ldr	r3, [r7, #20]
 800d1a0:	2bfe      	cmp	r3, #254	; 0xfe
 800d1a2:	d901      	bls.n	800d1a8 <create_name+0x6c>
 800d1a4:	2306      	movs	r3, #6
 800d1a6:	e1c9      	b.n	800d53c <create_name+0x400>
#if !_LFN_UNICODE
		w &= 0xFF;
 800d1a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d1aa:	b2db      	uxtb	r3, r3
 800d1ac:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800d1ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d1b0:	2101      	movs	r1, #1
 800d1b2:	4618      	mov	r0, r3
 800d1b4:	f002 f848 	bl	800f248 <ff_convert>
 800d1b8:	4603      	mov	r3, r0
 800d1ba:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800d1bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d101      	bne.n	800d1c6 <create_name+0x8a>
 800d1c2:	2306      	movs	r3, #6
 800d1c4:	e1ba      	b.n	800d53c <create_name+0x400>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800d1c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d1c8:	2b7f      	cmp	r3, #127	; 0x7f
 800d1ca:	d809      	bhi.n	800d1e0 <create_name+0xa4>
 800d1cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d1ce:	4619      	mov	r1, r3
 800d1d0:	48a5      	ldr	r0, [pc, #660]	; (800d468 <create_name+0x32c>)
 800d1d2:	f7fe fb93 	bl	800b8fc <chk_chr>
 800d1d6:	4603      	mov	r3, r0
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d001      	beq.n	800d1e0 <create_name+0xa4>
 800d1dc:	2306      	movs	r3, #6
 800d1de:	e1ad      	b.n	800d53c <create_name+0x400>
		lfn[di++] = w;					/* Store the Unicode character */
 800d1e0:	697b      	ldr	r3, [r7, #20]
 800d1e2:	1c5a      	adds	r2, r3, #1
 800d1e4:	617a      	str	r2, [r7, #20]
 800d1e6:	005b      	lsls	r3, r3, #1
 800d1e8:	68fa      	ldr	r2, [r7, #12]
 800d1ea:	4413      	add	r3, r2
 800d1ec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d1ee:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800d1f0:	e7b4      	b.n	800d15c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800d1f2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800d1f4:	693a      	ldr	r2, [r7, #16]
 800d1f6:	69bb      	ldr	r3, [r7, #24]
 800d1f8:	441a      	add	r2, r3
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d1fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d200:	2b1f      	cmp	r3, #31
 800d202:	d801      	bhi.n	800d208 <create_name+0xcc>
 800d204:	2304      	movs	r3, #4
 800d206:	e000      	b.n	800d20a <create_name+0xce>
 800d208:	2300      	movs	r3, #0
 800d20a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if _FS_RPATH != 0
	if ((di == 1 && lfn[di - 1] == '.') ||
 800d20e:	697b      	ldr	r3, [r7, #20]
 800d210:	2b01      	cmp	r3, #1
 800d212:	d109      	bne.n	800d228 <create_name+0xec>
 800d214:	697b      	ldr	r3, [r7, #20]
 800d216:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d21a:	3b01      	subs	r3, #1
 800d21c:	005b      	lsls	r3, r3, #1
 800d21e:	68fa      	ldr	r2, [r7, #12]
 800d220:	4413      	add	r3, r2
 800d222:	881b      	ldrh	r3, [r3, #0]
 800d224:	2b2e      	cmp	r3, #46	; 0x2e
 800d226:	d016      	beq.n	800d256 <create_name+0x11a>
 800d228:	697b      	ldr	r3, [r7, #20]
 800d22a:	2b02      	cmp	r3, #2
 800d22c:	d14e      	bne.n	800d2cc <create_name+0x190>
		(di == 2 && lfn[di - 1] == '.' && lfn[di - 2] == '.')) {	/* Is this segment a dot name? */
 800d22e:	697b      	ldr	r3, [r7, #20]
 800d230:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d234:	3b01      	subs	r3, #1
 800d236:	005b      	lsls	r3, r3, #1
 800d238:	68fa      	ldr	r2, [r7, #12]
 800d23a:	4413      	add	r3, r2
 800d23c:	881b      	ldrh	r3, [r3, #0]
 800d23e:	2b2e      	cmp	r3, #46	; 0x2e
 800d240:	d144      	bne.n	800d2cc <create_name+0x190>
 800d242:	697b      	ldr	r3, [r7, #20]
 800d244:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d248:	3b02      	subs	r3, #2
 800d24a:	005b      	lsls	r3, r3, #1
 800d24c:	68fa      	ldr	r2, [r7, #12]
 800d24e:	4413      	add	r3, r2
 800d250:	881b      	ldrh	r3, [r3, #0]
 800d252:	2b2e      	cmp	r3, #46	; 0x2e
 800d254:	d13a      	bne.n	800d2cc <create_name+0x190>
		lfn[di] = 0;
 800d256:	697b      	ldr	r3, [r7, #20]
 800d258:	005b      	lsls	r3, r3, #1
 800d25a:	68fa      	ldr	r2, [r7, #12]
 800d25c:	4413      	add	r3, r2
 800d25e:	2200      	movs	r2, #0
 800d260:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++)		/* Create dot name for SFN entry */
 800d262:	2300      	movs	r3, #0
 800d264:	623b      	str	r3, [r7, #32]
 800d266:	e00f      	b.n	800d288 <create_name+0x14c>
			dp->fn[i] = (i < di) ? '.' : ' ';
 800d268:	6a3a      	ldr	r2, [r7, #32]
 800d26a:	697b      	ldr	r3, [r7, #20]
 800d26c:	429a      	cmp	r2, r3
 800d26e:	d201      	bcs.n	800d274 <create_name+0x138>
 800d270:	212e      	movs	r1, #46	; 0x2e
 800d272:	e000      	b.n	800d276 <create_name+0x13a>
 800d274:	2120      	movs	r1, #32
 800d276:	687a      	ldr	r2, [r7, #4]
 800d278:	6a3b      	ldr	r3, [r7, #32]
 800d27a:	4413      	add	r3, r2
 800d27c:	3324      	adds	r3, #36	; 0x24
 800d27e:	460a      	mov	r2, r1
 800d280:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++)		/* Create dot name for SFN entry */
 800d282:	6a3b      	ldr	r3, [r7, #32]
 800d284:	3301      	adds	r3, #1
 800d286:	623b      	str	r3, [r7, #32]
 800d288:	6a3b      	ldr	r3, [r7, #32]
 800d28a:	2b0a      	cmp	r3, #10
 800d28c:	d9ec      	bls.n	800d268 <create_name+0x12c>
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
 800d28e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d292:	f043 0320 	orr.w	r3, r3, #32
 800d296:	b2d9      	uxtb	r1, r3
 800d298:	687a      	ldr	r2, [r7, #4]
 800d29a:	6a3b      	ldr	r3, [r7, #32]
 800d29c:	4413      	add	r3, r2
 800d29e:	3324      	adds	r3, #36	; 0x24
 800d2a0:	460a      	mov	r2, r1
 800d2a2:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	e149      	b.n	800d53c <create_name+0x400>
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
		w = lfn[di - 1];
 800d2a8:	697b      	ldr	r3, [r7, #20]
 800d2aa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d2ae:	3b01      	subs	r3, #1
 800d2b0:	005b      	lsls	r3, r3, #1
 800d2b2:	68fa      	ldr	r2, [r7, #12]
 800d2b4:	4413      	add	r3, r2
 800d2b6:	881b      	ldrh	r3, [r3, #0]
 800d2b8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800d2ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d2bc:	2b20      	cmp	r3, #32
 800d2be:	d002      	beq.n	800d2c6 <create_name+0x18a>
 800d2c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d2c2:	2b2e      	cmp	r3, #46	; 0x2e
 800d2c4:	d106      	bne.n	800d2d4 <create_name+0x198>
		di--;
 800d2c6:	697b      	ldr	r3, [r7, #20]
 800d2c8:	3b01      	subs	r3, #1
 800d2ca:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d2cc:	697b      	ldr	r3, [r7, #20]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d1ea      	bne.n	800d2a8 <create_name+0x16c>
 800d2d2:	e000      	b.n	800d2d6 <create_name+0x19a>
		if (w != ' ' && w != '.') break;
 800d2d4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800d2d6:	697b      	ldr	r3, [r7, #20]
 800d2d8:	005b      	lsls	r3, r3, #1
 800d2da:	68fa      	ldr	r2, [r7, #12]
 800d2dc:	4413      	add	r3, r2
 800d2de:	2200      	movs	r2, #0
 800d2e0:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800d2e2:	697b      	ldr	r3, [r7, #20]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d101      	bne.n	800d2ec <create_name+0x1b0>
 800d2e8:	2306      	movs	r3, #6
 800d2ea:	e127      	b.n	800d53c <create_name+0x400>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	3324      	adds	r3, #36	; 0x24
 800d2f0:	220b      	movs	r2, #11
 800d2f2:	2120      	movs	r1, #32
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	f7fe fac0 	bl	800b87a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	61bb      	str	r3, [r7, #24]
 800d2fe:	e002      	b.n	800d306 <create_name+0x1ca>
 800d300:	69bb      	ldr	r3, [r7, #24]
 800d302:	3301      	adds	r3, #1
 800d304:	61bb      	str	r3, [r7, #24]
 800d306:	69bb      	ldr	r3, [r7, #24]
 800d308:	005b      	lsls	r3, r3, #1
 800d30a:	68fa      	ldr	r2, [r7, #12]
 800d30c:	4413      	add	r3, r2
 800d30e:	881b      	ldrh	r3, [r3, #0]
 800d310:	2b20      	cmp	r3, #32
 800d312:	d0f5      	beq.n	800d300 <create_name+0x1c4>
 800d314:	69bb      	ldr	r3, [r7, #24]
 800d316:	005b      	lsls	r3, r3, #1
 800d318:	68fa      	ldr	r2, [r7, #12]
 800d31a:	4413      	add	r3, r2
 800d31c:	881b      	ldrh	r3, [r3, #0]
 800d31e:	2b2e      	cmp	r3, #46	; 0x2e
 800d320:	d0ee      	beq.n	800d300 <create_name+0x1c4>
	if (si) cf |= NS_LOSS | NS_LFN;
 800d322:	69bb      	ldr	r3, [r7, #24]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d009      	beq.n	800d33c <create_name+0x200>
 800d328:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d32c:	f043 0303 	orr.w	r3, r3, #3
 800d330:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800d334:	e002      	b.n	800d33c <create_name+0x200>
 800d336:	697b      	ldr	r3, [r7, #20]
 800d338:	3b01      	subs	r3, #1
 800d33a:	617b      	str	r3, [r7, #20]
 800d33c:	697b      	ldr	r3, [r7, #20]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d009      	beq.n	800d356 <create_name+0x21a>
 800d342:	697b      	ldr	r3, [r7, #20]
 800d344:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d348:	3b01      	subs	r3, #1
 800d34a:	005b      	lsls	r3, r3, #1
 800d34c:	68fa      	ldr	r2, [r7, #12]
 800d34e:	4413      	add	r3, r2
 800d350:	881b      	ldrh	r3, [r3, #0]
 800d352:	2b2e      	cmp	r3, #46	; 0x2e
 800d354:	d1ef      	bne.n	800d336 <create_name+0x1fa>

	i = b = 0; ni = 8;
 800d356:	2300      	movs	r3, #0
 800d358:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d35c:	2300      	movs	r3, #0
 800d35e:	623b      	str	r3, [r7, #32]
 800d360:	2308      	movs	r3, #8
 800d362:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800d364:	69bb      	ldr	r3, [r7, #24]
 800d366:	1c5a      	adds	r2, r3, #1
 800d368:	61ba      	str	r2, [r7, #24]
 800d36a:	005b      	lsls	r3, r3, #1
 800d36c:	68fa      	ldr	r2, [r7, #12]
 800d36e:	4413      	add	r3, r2
 800d370:	881b      	ldrh	r3, [r3, #0]
 800d372:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800d374:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d376:	2b00      	cmp	r3, #0
 800d378:	f000 8096 	beq.w	800d4a8 <create_name+0x36c>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800d37c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d37e:	2b20      	cmp	r3, #32
 800d380:	d006      	beq.n	800d390 <create_name+0x254>
 800d382:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d384:	2b2e      	cmp	r3, #46	; 0x2e
 800d386:	d10a      	bne.n	800d39e <create_name+0x262>
 800d388:	69ba      	ldr	r2, [r7, #24]
 800d38a:	697b      	ldr	r3, [r7, #20]
 800d38c:	429a      	cmp	r2, r3
 800d38e:	d006      	beq.n	800d39e <create_name+0x262>
			cf |= NS_LOSS | NS_LFN; continue;
 800d390:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d394:	f043 0303 	orr.w	r3, r3, #3
 800d398:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d39c:	e083      	b.n	800d4a6 <create_name+0x36a>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800d39e:	6a3a      	ldr	r2, [r7, #32]
 800d3a0:	69fb      	ldr	r3, [r7, #28]
 800d3a2:	429a      	cmp	r2, r3
 800d3a4:	d203      	bcs.n	800d3ae <create_name+0x272>
 800d3a6:	69ba      	ldr	r2, [r7, #24]
 800d3a8:	697b      	ldr	r3, [r7, #20]
 800d3aa:	429a      	cmp	r2, r3
 800d3ac:	d123      	bne.n	800d3f6 <create_name+0x2ba>
			if (ni == 11) {				/* Long extension */
 800d3ae:	69fb      	ldr	r3, [r7, #28]
 800d3b0:	2b0b      	cmp	r3, #11
 800d3b2:	d106      	bne.n	800d3c2 <create_name+0x286>
				cf |= NS_LOSS | NS_LFN; break;
 800d3b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d3b8:	f043 0303 	orr.w	r3, r3, #3
 800d3bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d3c0:	e075      	b.n	800d4ae <create_name+0x372>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800d3c2:	69ba      	ldr	r2, [r7, #24]
 800d3c4:	697b      	ldr	r3, [r7, #20]
 800d3c6:	429a      	cmp	r2, r3
 800d3c8:	d005      	beq.n	800d3d6 <create_name+0x29a>
 800d3ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d3ce:	f043 0303 	orr.w	r3, r3, #3
 800d3d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800d3d6:	69ba      	ldr	r2, [r7, #24]
 800d3d8:	697b      	ldr	r3, [r7, #20]
 800d3da:	429a      	cmp	r2, r3
 800d3dc:	d866      	bhi.n	800d4ac <create_name+0x370>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800d3de:	697b      	ldr	r3, [r7, #20]
 800d3e0:	61bb      	str	r3, [r7, #24]
 800d3e2:	2308      	movs	r3, #8
 800d3e4:	623b      	str	r3, [r7, #32]
 800d3e6:	230b      	movs	r3, #11
 800d3e8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800d3ea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d3ee:	009b      	lsls	r3, r3, #2
 800d3f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d3f4:	e057      	b.n	800d4a6 <create_name+0x36a>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800d3f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d3f8:	2b7f      	cmp	r3, #127	; 0x7f
 800d3fa:	d914      	bls.n	800d426 <create_name+0x2ea>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800d3fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d3fe:	2100      	movs	r1, #0
 800d400:	4618      	mov	r0, r3
 800d402:	f001 ff21 	bl	800f248 <ff_convert>
 800d406:	4603      	mov	r3, r0
 800d408:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800d40a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d004      	beq.n	800d41a <create_name+0x2de>
 800d410:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d412:	3b80      	subs	r3, #128	; 0x80
 800d414:	4a15      	ldr	r2, [pc, #84]	; (800d46c <create_name+0x330>)
 800d416:	5cd3      	ldrb	r3, [r2, r3]
 800d418:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800d41a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d41e:	f043 0302 	orr.w	r3, r3, #2
 800d422:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800d426:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d007      	beq.n	800d43c <create_name+0x300>
 800d42c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d42e:	4619      	mov	r1, r3
 800d430:	480f      	ldr	r0, [pc, #60]	; (800d470 <create_name+0x334>)
 800d432:	f7fe fa63 	bl	800b8fc <chk_chr>
 800d436:	4603      	mov	r3, r0
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d008      	beq.n	800d44e <create_name+0x312>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800d43c:	235f      	movs	r3, #95	; 0x5f
 800d43e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800d440:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d444:	f043 0303 	orr.w	r3, r3, #3
 800d448:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d44c:	e021      	b.n	800d492 <create_name+0x356>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800d44e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d450:	2b40      	cmp	r3, #64	; 0x40
 800d452:	d90f      	bls.n	800d474 <create_name+0x338>
 800d454:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d456:	2b5a      	cmp	r3, #90	; 0x5a
 800d458:	d80c      	bhi.n	800d474 <create_name+0x338>
					b |= 2;
 800d45a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d45e:	f043 0302 	orr.w	r3, r3, #2
 800d462:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d466:	e014      	b.n	800d492 <create_name+0x356>
 800d468:	08014290 	.word	0x08014290
 800d46c:	08014318 	.word	0x08014318
 800d470:	0801429c 	.word	0x0801429c
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800d474:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d476:	2b60      	cmp	r3, #96	; 0x60
 800d478:	d90b      	bls.n	800d492 <create_name+0x356>
 800d47a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d47c:	2b7a      	cmp	r3, #122	; 0x7a
 800d47e:	d808      	bhi.n	800d492 <create_name+0x356>
						b |= 1; w -= 0x20;
 800d480:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d484:	f043 0301 	orr.w	r3, r3, #1
 800d488:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d48c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d48e:	3b20      	subs	r3, #32
 800d490:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800d492:	6a3b      	ldr	r3, [r7, #32]
 800d494:	1c5a      	adds	r2, r3, #1
 800d496:	623a      	str	r2, [r7, #32]
 800d498:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d49a:	b2d1      	uxtb	r1, r2
 800d49c:	687a      	ldr	r2, [r7, #4]
 800d49e:	4413      	add	r3, r2
 800d4a0:	460a      	mov	r2, r1
 800d4a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800d4a6:	e75d      	b.n	800d364 <create_name+0x228>
		if (!w) break;					/* Break on end of the LFN */
 800d4a8:	bf00      	nop
 800d4aa:	e000      	b.n	800d4ae <create_name+0x372>
			if (si > di) break;			/* No extension */
 800d4ac:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d4b4:	2be5      	cmp	r3, #229	; 0xe5
 800d4b6:	d103      	bne.n	800d4c0 <create_name+0x384>
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	2205      	movs	r2, #5
 800d4bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800d4c0:	69fb      	ldr	r3, [r7, #28]
 800d4c2:	2b08      	cmp	r3, #8
 800d4c4:	d104      	bne.n	800d4d0 <create_name+0x394>
 800d4c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d4ca:	009b      	lsls	r3, r3, #2
 800d4cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800d4d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d4d4:	f003 030c 	and.w	r3, r3, #12
 800d4d8:	2b0c      	cmp	r3, #12
 800d4da:	d005      	beq.n	800d4e8 <create_name+0x3ac>
 800d4dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d4e0:	f003 0303 	and.w	r3, r3, #3
 800d4e4:	2b03      	cmp	r3, #3
 800d4e6:	d105      	bne.n	800d4f4 <create_name+0x3b8>
 800d4e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d4ec:	f043 0302 	orr.w	r3, r3, #2
 800d4f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800d4f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d4f8:	f003 0302 	and.w	r3, r3, #2
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d117      	bne.n	800d530 <create_name+0x3f4>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800d500:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d504:	f003 0303 	and.w	r3, r3, #3
 800d508:	2b01      	cmp	r3, #1
 800d50a:	d105      	bne.n	800d518 <create_name+0x3dc>
 800d50c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d510:	f043 0310 	orr.w	r3, r3, #16
 800d514:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800d518:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d51c:	f003 030c 	and.w	r3, r3, #12
 800d520:	2b04      	cmp	r3, #4
 800d522:	d105      	bne.n	800d530 <create_name+0x3f4>
 800d524:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d528:	f043 0308 	orr.w	r3, r3, #8
 800d52c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d536:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800d53a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800d53c:	4618      	mov	r0, r3
 800d53e:	3728      	adds	r7, #40	; 0x28
 800d540:	46bd      	mov	sp, r7
 800d542:	bd80      	pop	{r7, pc}

0800d544 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b086      	sub	sp, #24
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
 800d54c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d552:	693b      	ldr	r3, [r7, #16]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 800d558:	683b      	ldr	r3, [r7, #0]
 800d55a:	781b      	ldrb	r3, [r3, #0]
 800d55c:	2b2f      	cmp	r3, #47	; 0x2f
 800d55e:	d00b      	beq.n	800d578 <follow_path+0x34>
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	781b      	ldrb	r3, [r3, #0]
 800d564:	2b5c      	cmp	r3, #92	; 0x5c
 800d566:	d007      	beq.n	800d578 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	69da      	ldr	r2, [r3, #28]
 800d56c:	693b      	ldr	r3, [r7, #16]
 800d56e:	609a      	str	r2, [r3, #8]
 800d570:	e00d      	b.n	800d58e <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d572:	683b      	ldr	r3, [r7, #0]
 800d574:	3301      	adds	r3, #1
 800d576:	603b      	str	r3, [r7, #0]
 800d578:	683b      	ldr	r3, [r7, #0]
 800d57a:	781b      	ldrb	r3, [r3, #0]
 800d57c:	2b2f      	cmp	r3, #47	; 0x2f
 800d57e:	d0f8      	beq.n	800d572 <follow_path+0x2e>
 800d580:	683b      	ldr	r3, [r7, #0]
 800d582:	781b      	ldrb	r3, [r3, #0]
 800d584:	2b5c      	cmp	r3, #92	; 0x5c
 800d586:	d0f4      	beq.n	800d572 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 800d588:	693b      	ldr	r3, [r7, #16]
 800d58a:	2200      	movs	r2, #0
 800d58c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d58e:	683b      	ldr	r3, [r7, #0]
 800d590:	781b      	ldrb	r3, [r3, #0]
 800d592:	2b1f      	cmp	r3, #31
 800d594:	d80a      	bhi.n	800d5ac <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	2280      	movs	r2, #128	; 0x80
 800d59a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800d59e:	2100      	movs	r1, #0
 800d5a0:	6878      	ldr	r0, [r7, #4]
 800d5a2:	f7fe ff50 	bl	800c446 <dir_sdi>
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	75fb      	strb	r3, [r7, #23]
 800d5aa:	e05b      	b.n	800d664 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d5ac:	463b      	mov	r3, r7
 800d5ae:	4619      	mov	r1, r3
 800d5b0:	6878      	ldr	r0, [r7, #4]
 800d5b2:	f7ff fdc3 	bl	800d13c <create_name>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d5ba:	7dfb      	ldrb	r3, [r7, #23]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d14c      	bne.n	800d65a <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	f7ff fbb8 	bl	800cd36 <dir_find>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d5d0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d5d2:	7dfb      	ldrb	r3, [r7, #23]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d01b      	beq.n	800d610 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d5d8:	7dfb      	ldrb	r3, [r7, #23]
 800d5da:	2b04      	cmp	r3, #4
 800d5dc:	d13f      	bne.n	800d65e <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 800d5de:	7afb      	ldrb	r3, [r7, #11]
 800d5e0:	f003 0320 	and.w	r3, r3, #32
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d00b      	beq.n	800d600 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800d5e8:	7afb      	ldrb	r3, [r7, #11]
 800d5ea:	f003 0304 	and.w	r3, r3, #4
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d031      	beq.n	800d656 <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	2280      	movs	r2, #128	; 0x80
 800d5f6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 800d5fe:	e02e      	b.n	800d65e <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d600:	7afb      	ldrb	r3, [r7, #11]
 800d602:	f003 0304 	and.w	r3, r3, #4
 800d606:	2b00      	cmp	r3, #0
 800d608:	d129      	bne.n	800d65e <follow_path+0x11a>
 800d60a:	2305      	movs	r3, #5
 800d60c:	75fb      	strb	r3, [r7, #23]
				break;
 800d60e:	e026      	b.n	800d65e <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d610:	7afb      	ldrb	r3, [r7, #11]
 800d612:	f003 0304 	and.w	r3, r3, #4
 800d616:	2b00      	cmp	r3, #0
 800d618:	d123      	bne.n	800d662 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d61a:	693b      	ldr	r3, [r7, #16]
 800d61c:	799b      	ldrb	r3, [r3, #6]
 800d61e:	f003 0310 	and.w	r3, r3, #16
 800d622:	2b00      	cmp	r3, #0
 800d624:	d102      	bne.n	800d62c <follow_path+0xe8>
				res = FR_NO_PATH; break;
 800d626:	2305      	movs	r3, #5
 800d628:	75fb      	strb	r3, [r7, #23]
 800d62a:	e01b      	b.n	800d664 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	695b      	ldr	r3, [r3, #20]
 800d636:	68fa      	ldr	r2, [r7, #12]
 800d638:	8992      	ldrh	r2, [r2, #12]
 800d63a:	fbb3 f0f2 	udiv	r0, r3, r2
 800d63e:	fb02 f200 	mul.w	r2, r2, r0
 800d642:	1a9b      	subs	r3, r3, r2
 800d644:	440b      	add	r3, r1
 800d646:	4619      	mov	r1, r3
 800d648:	68f8      	ldr	r0, [r7, #12]
 800d64a:	f7ff f8a2 	bl	800c792 <ld_clust>
 800d64e:	4602      	mov	r2, r0
 800d650:	693b      	ldr	r3, [r7, #16]
 800d652:	609a      	str	r2, [r3, #8]
 800d654:	e7aa      	b.n	800d5ac <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800d656:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d658:	e7a8      	b.n	800d5ac <follow_path+0x68>
			if (res != FR_OK) break;
 800d65a:	bf00      	nop
 800d65c:	e002      	b.n	800d664 <follow_path+0x120>
				break;
 800d65e:	bf00      	nop
 800d660:	e000      	b.n	800d664 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d662:	bf00      	nop
			}
		}
	}

	return res;
 800d664:	7dfb      	ldrb	r3, [r7, #23]
}
 800d666:	4618      	mov	r0, r3
 800d668:	3718      	adds	r7, #24
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bd80      	pop	{r7, pc}

0800d66e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d66e:	b480      	push	{r7}
 800d670:	b087      	sub	sp, #28
 800d672:	af00      	add	r7, sp, #0
 800d674:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d676:	f04f 33ff 	mov.w	r3, #4294967295
 800d67a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d031      	beq.n	800d6e8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	617b      	str	r3, [r7, #20]
 800d68a:	e002      	b.n	800d692 <get_ldnumber+0x24>
 800d68c:	697b      	ldr	r3, [r7, #20]
 800d68e:	3301      	adds	r3, #1
 800d690:	617b      	str	r3, [r7, #20]
 800d692:	697b      	ldr	r3, [r7, #20]
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	2b1f      	cmp	r3, #31
 800d698:	d903      	bls.n	800d6a2 <get_ldnumber+0x34>
 800d69a:	697b      	ldr	r3, [r7, #20]
 800d69c:	781b      	ldrb	r3, [r3, #0]
 800d69e:	2b3a      	cmp	r3, #58	; 0x3a
 800d6a0:	d1f4      	bne.n	800d68c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d6a2:	697b      	ldr	r3, [r7, #20]
 800d6a4:	781b      	ldrb	r3, [r3, #0]
 800d6a6:	2b3a      	cmp	r3, #58	; 0x3a
 800d6a8:	d11c      	bne.n	800d6e4 <get_ldnumber+0x76>
			tp = *path;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	1c5a      	adds	r2, r3, #1
 800d6b4:	60fa      	str	r2, [r7, #12]
 800d6b6:	781b      	ldrb	r3, [r3, #0]
 800d6b8:	3b30      	subs	r3, #48	; 0x30
 800d6ba:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d6bc:	68bb      	ldr	r3, [r7, #8]
 800d6be:	2b09      	cmp	r3, #9
 800d6c0:	d80e      	bhi.n	800d6e0 <get_ldnumber+0x72>
 800d6c2:	68fa      	ldr	r2, [r7, #12]
 800d6c4:	697b      	ldr	r3, [r7, #20]
 800d6c6:	429a      	cmp	r2, r3
 800d6c8:	d10a      	bne.n	800d6e0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d6ca:	68bb      	ldr	r3, [r7, #8]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d107      	bne.n	800d6e0 <get_ldnumber+0x72>
					vol = (int)i;
 800d6d0:	68bb      	ldr	r3, [r7, #8]
 800d6d2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d6d4:	697b      	ldr	r3, [r7, #20]
 800d6d6:	3301      	adds	r3, #1
 800d6d8:	617b      	str	r3, [r7, #20]
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	697a      	ldr	r2, [r7, #20]
 800d6de:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d6e0:	693b      	ldr	r3, [r7, #16]
 800d6e2:	e002      	b.n	800d6ea <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d6e8:	693b      	ldr	r3, [r7, #16]
}
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	371c      	adds	r7, #28
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f4:	4770      	bx	lr
	...

0800d6f8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b082      	sub	sp, #8
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
 800d700:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2200      	movs	r2, #0
 800d706:	70da      	strb	r2, [r3, #3]
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	f04f 32ff 	mov.w	r2, #4294967295
 800d70e:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d710:	6839      	ldr	r1, [r7, #0]
 800d712:	6878      	ldr	r0, [r7, #4]
 800d714:	f7fe fabe 	bl	800bc94 <move_window>
 800d718:	4603      	mov	r3, r0
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d001      	beq.n	800d722 <check_fs+0x2a>
 800d71e:	2304      	movs	r3, #4
 800d720:	e038      	b.n	800d794 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	333c      	adds	r3, #60	; 0x3c
 800d726:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d72a:	4618      	mov	r0, r3
 800d72c:	f7fe f802 	bl	800b734 <ld_word>
 800d730:	4603      	mov	r3, r0
 800d732:	461a      	mov	r2, r3
 800d734:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d738:	429a      	cmp	r2, r3
 800d73a:	d001      	beq.n	800d740 <check_fs+0x48>
 800d73c:	2303      	movs	r3, #3
 800d73e:	e029      	b.n	800d794 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d746:	2be9      	cmp	r3, #233	; 0xe9
 800d748:	d009      	beq.n	800d75e <check_fs+0x66>
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d750:	2beb      	cmp	r3, #235	; 0xeb
 800d752:	d11e      	bne.n	800d792 <check_fs+0x9a>
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d75a:	2b90      	cmp	r3, #144	; 0x90
 800d75c:	d119      	bne.n	800d792 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	333c      	adds	r3, #60	; 0x3c
 800d762:	3336      	adds	r3, #54	; 0x36
 800d764:	4618      	mov	r0, r3
 800d766:	f7fd fffd 	bl	800b764 <ld_dword>
 800d76a:	4603      	mov	r3, r0
 800d76c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d770:	4a0a      	ldr	r2, [pc, #40]	; (800d79c <check_fs+0xa4>)
 800d772:	4293      	cmp	r3, r2
 800d774:	d101      	bne.n	800d77a <check_fs+0x82>
 800d776:	2300      	movs	r3, #0
 800d778:	e00c      	b.n	800d794 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	333c      	adds	r3, #60	; 0x3c
 800d77e:	3352      	adds	r3, #82	; 0x52
 800d780:	4618      	mov	r0, r3
 800d782:	f7fd ffef 	bl	800b764 <ld_dword>
 800d786:	4602      	mov	r2, r0
 800d788:	4b05      	ldr	r3, [pc, #20]	; (800d7a0 <check_fs+0xa8>)
 800d78a:	429a      	cmp	r2, r3
 800d78c:	d101      	bne.n	800d792 <check_fs+0x9a>
 800d78e:	2300      	movs	r3, #0
 800d790:	e000      	b.n	800d794 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d792:	2302      	movs	r3, #2
}
 800d794:	4618      	mov	r0, r3
 800d796:	3708      	adds	r7, #8
 800d798:	46bd      	mov	sp, r7
 800d79a:	bd80      	pop	{r7, pc}
 800d79c:	00544146 	.word	0x00544146
 800d7a0:	33544146 	.word	0x33544146

0800d7a4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	b096      	sub	sp, #88	; 0x58
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	60f8      	str	r0, [r7, #12]
 800d7ac:	60b9      	str	r1, [r7, #8]
 800d7ae:	4613      	mov	r3, r2
 800d7b0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d7b2:	68bb      	ldr	r3, [r7, #8]
 800d7b4:	2200      	movs	r2, #0
 800d7b6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d7b8:	68f8      	ldr	r0, [r7, #12]
 800d7ba:	f7ff ff58 	bl	800d66e <get_ldnumber>
 800d7be:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d7c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	da01      	bge.n	800d7ca <find_volume+0x26>
 800d7c6:	230b      	movs	r3, #11
 800d7c8:	e26b      	b.n	800dca2 <find_volume+0x4fe>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d7ca:	4ab0      	ldr	r2, [pc, #704]	; (800da8c <find_volume+0x2e8>)
 800d7cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d7ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7d2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d7d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d101      	bne.n	800d7de <find_volume+0x3a>
 800d7da:	230c      	movs	r3, #12
 800d7dc:	e261      	b.n	800dca2 <find_volume+0x4fe>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d7de:	68bb      	ldr	r3, [r7, #8]
 800d7e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d7e2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d7e4:	79fb      	ldrb	r3, [r7, #7]
 800d7e6:	f023 0301 	bic.w	r3, r3, #1
 800d7ea:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d7ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7ee:	781b      	ldrb	r3, [r3, #0]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d01a      	beq.n	800d82a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d7f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7f6:	785b      	ldrb	r3, [r3, #1]
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	f7fd fefd 	bl	800b5f8 <disk_status>
 800d7fe:	4603      	mov	r3, r0
 800d800:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d804:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d808:	f003 0301 	and.w	r3, r3, #1
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d10c      	bne.n	800d82a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d810:	79fb      	ldrb	r3, [r7, #7]
 800d812:	2b00      	cmp	r3, #0
 800d814:	d007      	beq.n	800d826 <find_volume+0x82>
 800d816:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d81a:	f003 0304 	and.w	r3, r3, #4
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d001      	beq.n	800d826 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d822:	230a      	movs	r3, #10
 800d824:	e23d      	b.n	800dca2 <find_volume+0x4fe>
			}
			return FR_OK;				/* The file system object is valid */
 800d826:	2300      	movs	r3, #0
 800d828:	e23b      	b.n	800dca2 <find_volume+0x4fe>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d82a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d82c:	2200      	movs	r2, #0
 800d82e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d830:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d832:	b2da      	uxtb	r2, r3
 800d834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d836:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d83a:	785b      	ldrb	r3, [r3, #1]
 800d83c:	4618      	mov	r0, r3
 800d83e:	f7fd fef5 	bl	800b62c <disk_initialize>
 800d842:	4603      	mov	r3, r0
 800d844:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d848:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d84c:	f003 0301 	and.w	r3, r3, #1
 800d850:	2b00      	cmp	r3, #0
 800d852:	d001      	beq.n	800d858 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d854:	2303      	movs	r3, #3
 800d856:	e224      	b.n	800dca2 <find_volume+0x4fe>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d858:	79fb      	ldrb	r3, [r7, #7]
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d007      	beq.n	800d86e <find_volume+0xca>
 800d85e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d862:	f003 0304 	and.w	r3, r3, #4
 800d866:	2b00      	cmp	r3, #0
 800d868:	d001      	beq.n	800d86e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d86a:	230a      	movs	r3, #10
 800d86c:	e219      	b.n	800dca2 <find_volume+0x4fe>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800d86e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d870:	7858      	ldrb	r0, [r3, #1]
 800d872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d874:	330c      	adds	r3, #12
 800d876:	461a      	mov	r2, r3
 800d878:	2102      	movs	r1, #2
 800d87a:	f7fd ff3d 	bl	800b6f8 <disk_ioctl>
 800d87e:	4603      	mov	r3, r0
 800d880:	2b00      	cmp	r3, #0
 800d882:	d001      	beq.n	800d888 <find_volume+0xe4>
 800d884:	2301      	movs	r3, #1
 800d886:	e20c      	b.n	800dca2 <find_volume+0x4fe>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800d888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d88a:	899b      	ldrh	r3, [r3, #12]
 800d88c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d890:	d80d      	bhi.n	800d8ae <find_volume+0x10a>
 800d892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d894:	899b      	ldrh	r3, [r3, #12]
 800d896:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d89a:	d308      	bcc.n	800d8ae <find_volume+0x10a>
 800d89c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d89e:	899b      	ldrh	r3, [r3, #12]
 800d8a0:	461a      	mov	r2, r3
 800d8a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8a4:	899b      	ldrh	r3, [r3, #12]
 800d8a6:	3b01      	subs	r3, #1
 800d8a8:	4013      	ands	r3, r2
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d001      	beq.n	800d8b2 <find_volume+0x10e>
 800d8ae:	2301      	movs	r3, #1
 800d8b0:	e1f7      	b.n	800dca2 <find_volume+0x4fe>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d8b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d8b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d8ba:	f7ff ff1d 	bl	800d6f8 <check_fs>
 800d8be:	4603      	mov	r3, r0
 800d8c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d8c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d8c8:	2b02      	cmp	r3, #2
 800d8ca:	d14b      	bne.n	800d964 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	643b      	str	r3, [r7, #64]	; 0x40
 800d8d0:	e01f      	b.n	800d912 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d8d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8d4:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800d8d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d8da:	011b      	lsls	r3, r3, #4
 800d8dc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800d8e0:	4413      	add	r3, r2
 800d8e2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d8e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8e6:	3304      	adds	r3, #4
 800d8e8:	781b      	ldrb	r3, [r3, #0]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d006      	beq.n	800d8fc <find_volume+0x158>
 800d8ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8f0:	3308      	adds	r3, #8
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	f7fd ff36 	bl	800b764 <ld_dword>
 800d8f8:	4602      	mov	r2, r0
 800d8fa:	e000      	b.n	800d8fe <find_volume+0x15a>
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d900:	009b      	lsls	r3, r3, #2
 800d902:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d906:	440b      	add	r3, r1
 800d908:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d90c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d90e:	3301      	adds	r3, #1
 800d910:	643b      	str	r3, [r7, #64]	; 0x40
 800d912:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d914:	2b03      	cmp	r3, #3
 800d916:	d9dc      	bls.n	800d8d2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d918:	2300      	movs	r3, #0
 800d91a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800d91c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d002      	beq.n	800d928 <find_volume+0x184>
 800d922:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d924:	3b01      	subs	r3, #1
 800d926:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d928:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d92a:	009b      	lsls	r3, r3, #2
 800d92c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800d930:	4413      	add	r3, r2
 800d932:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d936:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d938:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d005      	beq.n	800d94a <find_volume+0x1a6>
 800d93e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d940:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d942:	f7ff fed9 	bl	800d6f8 <check_fs>
 800d946:	4603      	mov	r3, r0
 800d948:	e000      	b.n	800d94c <find_volume+0x1a8>
 800d94a:	2303      	movs	r3, #3
 800d94c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d950:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d954:	2b01      	cmp	r3, #1
 800d956:	d905      	bls.n	800d964 <find_volume+0x1c0>
 800d958:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d95a:	3301      	adds	r3, #1
 800d95c:	643b      	str	r3, [r7, #64]	; 0x40
 800d95e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d960:	2b03      	cmp	r3, #3
 800d962:	d9e1      	bls.n	800d928 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d964:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d968:	2b04      	cmp	r3, #4
 800d96a:	d101      	bne.n	800d970 <find_volume+0x1cc>
 800d96c:	2301      	movs	r3, #1
 800d96e:	e198      	b.n	800dca2 <find_volume+0x4fe>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d970:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d974:	2b01      	cmp	r3, #1
 800d976:	d901      	bls.n	800d97c <find_volume+0x1d8>
 800d978:	230d      	movs	r3, #13
 800d97a:	e192      	b.n	800dca2 <find_volume+0x4fe>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d97c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d97e:	333c      	adds	r3, #60	; 0x3c
 800d980:	330b      	adds	r3, #11
 800d982:	4618      	mov	r0, r3
 800d984:	f7fd fed6 	bl	800b734 <ld_word>
 800d988:	4603      	mov	r3, r0
 800d98a:	461a      	mov	r2, r3
 800d98c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d98e:	899b      	ldrh	r3, [r3, #12]
 800d990:	429a      	cmp	r2, r3
 800d992:	d001      	beq.n	800d998 <find_volume+0x1f4>
 800d994:	230d      	movs	r3, #13
 800d996:	e184      	b.n	800dca2 <find_volume+0x4fe>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d99a:	333c      	adds	r3, #60	; 0x3c
 800d99c:	3316      	adds	r3, #22
 800d99e:	4618      	mov	r0, r3
 800d9a0:	f7fd fec8 	bl	800b734 <ld_word>
 800d9a4:	4603      	mov	r3, r0
 800d9a6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d9a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d106      	bne.n	800d9bc <find_volume+0x218>
 800d9ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9b0:	333c      	adds	r3, #60	; 0x3c
 800d9b2:	3324      	adds	r3, #36	; 0x24
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f7fd fed5 	bl	800b764 <ld_dword>
 800d9ba:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800d9bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d9c0:	625a      	str	r2, [r3, #36]	; 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d9c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9c4:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 800d9c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9ca:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d9cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9ce:	789b      	ldrb	r3, [r3, #2]
 800d9d0:	2b01      	cmp	r3, #1
 800d9d2:	d005      	beq.n	800d9e0 <find_volume+0x23c>
 800d9d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9d6:	789b      	ldrb	r3, [r3, #2]
 800d9d8:	2b02      	cmp	r3, #2
 800d9da:	d001      	beq.n	800d9e0 <find_volume+0x23c>
 800d9dc:	230d      	movs	r3, #13
 800d9de:	e160      	b.n	800dca2 <find_volume+0x4fe>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d9e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9e2:	789b      	ldrb	r3, [r3, #2]
 800d9e4:	461a      	mov	r2, r3
 800d9e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d9e8:	fb02 f303 	mul.w	r3, r2, r3
 800d9ec:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d9ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9f0:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800d9f4:	b29a      	uxth	r2, r3
 800d9f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9f8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d9fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9fc:	895b      	ldrh	r3, [r3, #10]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d008      	beq.n	800da14 <find_volume+0x270>
 800da02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da04:	895b      	ldrh	r3, [r3, #10]
 800da06:	461a      	mov	r2, r3
 800da08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da0a:	895b      	ldrh	r3, [r3, #10]
 800da0c:	3b01      	subs	r3, #1
 800da0e:	4013      	ands	r3, r2
 800da10:	2b00      	cmp	r3, #0
 800da12:	d001      	beq.n	800da18 <find_volume+0x274>
 800da14:	230d      	movs	r3, #13
 800da16:	e144      	b.n	800dca2 <find_volume+0x4fe>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800da18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da1a:	333c      	adds	r3, #60	; 0x3c
 800da1c:	3311      	adds	r3, #17
 800da1e:	4618      	mov	r0, r3
 800da20:	f7fd fe88 	bl	800b734 <ld_word>
 800da24:	4603      	mov	r3, r0
 800da26:	461a      	mov	r2, r3
 800da28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da2a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800da2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da2e:	891b      	ldrh	r3, [r3, #8]
 800da30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800da32:	8992      	ldrh	r2, [r2, #12]
 800da34:	0952      	lsrs	r2, r2, #5
 800da36:	b292      	uxth	r2, r2
 800da38:	fbb3 f1f2 	udiv	r1, r3, r2
 800da3c:	fb02 f201 	mul.w	r2, r2, r1
 800da40:	1a9b      	subs	r3, r3, r2
 800da42:	b29b      	uxth	r3, r3
 800da44:	2b00      	cmp	r3, #0
 800da46:	d001      	beq.n	800da4c <find_volume+0x2a8>
 800da48:	230d      	movs	r3, #13
 800da4a:	e12a      	b.n	800dca2 <find_volume+0x4fe>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800da4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da4e:	333c      	adds	r3, #60	; 0x3c
 800da50:	3313      	adds	r3, #19
 800da52:	4618      	mov	r0, r3
 800da54:	f7fd fe6e 	bl	800b734 <ld_word>
 800da58:	4603      	mov	r3, r0
 800da5a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800da5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d106      	bne.n	800da70 <find_volume+0x2cc>
 800da62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da64:	333c      	adds	r3, #60	; 0x3c
 800da66:	3320      	adds	r3, #32
 800da68:	4618      	mov	r0, r3
 800da6a:	f7fd fe7b 	bl	800b764 <ld_dword>
 800da6e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800da70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da72:	333c      	adds	r3, #60	; 0x3c
 800da74:	330e      	adds	r3, #14
 800da76:	4618      	mov	r0, r3
 800da78:	f7fd fe5c 	bl	800b734 <ld_word>
 800da7c:	4603      	mov	r3, r0
 800da7e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800da80:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800da82:	2b00      	cmp	r3, #0
 800da84:	d104      	bne.n	800da90 <find_volume+0x2ec>
 800da86:	230d      	movs	r3, #13
 800da88:	e10b      	b.n	800dca2 <find_volume+0x4fe>
 800da8a:	bf00      	nop
 800da8c:	200005a4 	.word	0x200005a4

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800da90:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800da92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800da94:	4413      	add	r3, r2
 800da96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800da98:	8911      	ldrh	r1, [r2, #8]
 800da9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800da9c:	8992      	ldrh	r2, [r2, #12]
 800da9e:	0952      	lsrs	r2, r2, #5
 800daa0:	b292      	uxth	r2, r2
 800daa2:	fbb1 f2f2 	udiv	r2, r1, r2
 800daa6:	b292      	uxth	r2, r2
 800daa8:	4413      	add	r3, r2
 800daaa:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800daac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800daae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dab0:	429a      	cmp	r2, r3
 800dab2:	d201      	bcs.n	800dab8 <find_volume+0x314>
 800dab4:	230d      	movs	r3, #13
 800dab6:	e0f4      	b.n	800dca2 <find_volume+0x4fe>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800dab8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800daba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dabc:	1ad3      	subs	r3, r2, r3
 800dabe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dac0:	8952      	ldrh	r2, [r2, #10]
 800dac2:	fbb3 f3f2 	udiv	r3, r3, r2
 800dac6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800dac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d101      	bne.n	800dad2 <find_volume+0x32e>
 800dace:	230d      	movs	r3, #13
 800dad0:	e0e7      	b.n	800dca2 <find_volume+0x4fe>
		fmt = FS_FAT32;
 800dad2:	2303      	movs	r3, #3
 800dad4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800dad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dada:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800dade:	4293      	cmp	r3, r2
 800dae0:	d802      	bhi.n	800dae8 <find_volume+0x344>
 800dae2:	2302      	movs	r3, #2
 800dae4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800dae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daea:	f640 72f5 	movw	r2, #4085	; 0xff5
 800daee:	4293      	cmp	r3, r2
 800daf0:	d802      	bhi.n	800daf8 <find_volume+0x354>
 800daf2:	2301      	movs	r3, #1
 800daf4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800daf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dafa:	1c9a      	adds	r2, r3, #2
 800dafc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dafe:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 800db00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db02:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800db04:	629a      	str	r2, [r3, #40]	; 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800db06:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800db08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800db0a:	441a      	add	r2, r3
 800db0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db0e:	62da      	str	r2, [r3, #44]	; 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 800db10:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800db12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db14:	441a      	add	r2, r3
 800db16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db18:	635a      	str	r2, [r3, #52]	; 0x34
		if (fmt == FS_FAT32) {
 800db1a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800db1e:	2b03      	cmp	r3, #3
 800db20:	d11e      	bne.n	800db60 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800db22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db24:	333c      	adds	r3, #60	; 0x3c
 800db26:	332a      	adds	r3, #42	; 0x2a
 800db28:	4618      	mov	r0, r3
 800db2a:	f7fd fe03 	bl	800b734 <ld_word>
 800db2e:	4603      	mov	r3, r0
 800db30:	2b00      	cmp	r3, #0
 800db32:	d001      	beq.n	800db38 <find_volume+0x394>
 800db34:	230d      	movs	r3, #13
 800db36:	e0b4      	b.n	800dca2 <find_volume+0x4fe>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800db38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db3a:	891b      	ldrh	r3, [r3, #8]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d001      	beq.n	800db44 <find_volume+0x3a0>
 800db40:	230d      	movs	r3, #13
 800db42:	e0ae      	b.n	800dca2 <find_volume+0x4fe>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800db44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db46:	333c      	adds	r3, #60	; 0x3c
 800db48:	332c      	adds	r3, #44	; 0x2c
 800db4a:	4618      	mov	r0, r3
 800db4c:	f7fd fe0a 	bl	800b764 <ld_dword>
 800db50:	4602      	mov	r2, r0
 800db52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db54:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800db56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db58:	6a1b      	ldr	r3, [r3, #32]
 800db5a:	009b      	lsls	r3, r3, #2
 800db5c:	647b      	str	r3, [r7, #68]	; 0x44
 800db5e:	e01f      	b.n	800dba0 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800db60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db62:	891b      	ldrh	r3, [r3, #8]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d101      	bne.n	800db6c <find_volume+0x3c8>
 800db68:	230d      	movs	r3, #13
 800db6a:	e09a      	b.n	800dca2 <find_volume+0x4fe>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800db6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db72:	441a      	add	r2, r3
 800db74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db76:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800db78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800db7c:	2b02      	cmp	r3, #2
 800db7e:	d103      	bne.n	800db88 <find_volume+0x3e4>
 800db80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db82:	6a1b      	ldr	r3, [r3, #32]
 800db84:	005b      	lsls	r3, r3, #1
 800db86:	e00a      	b.n	800db9e <find_volume+0x3fa>
 800db88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db8a:	6a1a      	ldr	r2, [r3, #32]
 800db8c:	4613      	mov	r3, r2
 800db8e:	005b      	lsls	r3, r3, #1
 800db90:	4413      	add	r3, r2
 800db92:	085a      	lsrs	r2, r3, #1
 800db94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db96:	6a1b      	ldr	r3, [r3, #32]
 800db98:	f003 0301 	and.w	r3, r3, #1
 800db9c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800db9e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800dba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dba2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dba6:	899b      	ldrh	r3, [r3, #12]
 800dba8:	4619      	mov	r1, r3
 800dbaa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dbac:	440b      	add	r3, r1
 800dbae:	3b01      	subs	r3, #1
 800dbb0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dbb2:	8989      	ldrh	r1, [r1, #12]
 800dbb4:	fbb3 f3f1 	udiv	r3, r3, r1
 800dbb8:	429a      	cmp	r2, r3
 800dbba:	d201      	bcs.n	800dbc0 <find_volume+0x41c>
 800dbbc:	230d      	movs	r3, #13
 800dbbe:	e070      	b.n	800dca2 <find_volume+0x4fe>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800dbc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbc2:	f04f 32ff 	mov.w	r2, #4294967295
 800dbc6:	619a      	str	r2, [r3, #24]
 800dbc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbca:	699a      	ldr	r2, [r3, #24]
 800dbcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbce:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800dbd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbd2:	2280      	movs	r2, #128	; 0x80
 800dbd4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800dbd6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dbda:	2b03      	cmp	r3, #3
 800dbdc:	d149      	bne.n	800dc72 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800dbde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbe0:	333c      	adds	r3, #60	; 0x3c
 800dbe2:	3330      	adds	r3, #48	; 0x30
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	f7fd fda5 	bl	800b734 <ld_word>
 800dbea:	4603      	mov	r3, r0
 800dbec:	2b01      	cmp	r3, #1
 800dbee:	d140      	bne.n	800dc72 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800dbf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dbf2:	3301      	adds	r3, #1
 800dbf4:	4619      	mov	r1, r3
 800dbf6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dbf8:	f7fe f84c 	bl	800bc94 <move_window>
 800dbfc:	4603      	mov	r3, r0
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d137      	bne.n	800dc72 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800dc02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc04:	2200      	movs	r2, #0
 800dc06:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800dc08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc0a:	333c      	adds	r3, #60	; 0x3c
 800dc0c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800dc10:	4618      	mov	r0, r3
 800dc12:	f7fd fd8f 	bl	800b734 <ld_word>
 800dc16:	4603      	mov	r3, r0
 800dc18:	461a      	mov	r2, r3
 800dc1a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800dc1e:	429a      	cmp	r2, r3
 800dc20:	d127      	bne.n	800dc72 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800dc22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc24:	333c      	adds	r3, #60	; 0x3c
 800dc26:	4618      	mov	r0, r3
 800dc28:	f7fd fd9c 	bl	800b764 <ld_dword>
 800dc2c:	4602      	mov	r2, r0
 800dc2e:	4b1f      	ldr	r3, [pc, #124]	; (800dcac <find_volume+0x508>)
 800dc30:	429a      	cmp	r2, r3
 800dc32:	d11e      	bne.n	800dc72 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800dc34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc36:	333c      	adds	r3, #60	; 0x3c
 800dc38:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	f7fd fd91 	bl	800b764 <ld_dword>
 800dc42:	4602      	mov	r2, r0
 800dc44:	4b1a      	ldr	r3, [pc, #104]	; (800dcb0 <find_volume+0x50c>)
 800dc46:	429a      	cmp	r2, r3
 800dc48:	d113      	bne.n	800dc72 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800dc4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc4c:	333c      	adds	r3, #60	; 0x3c
 800dc4e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800dc52:	4618      	mov	r0, r3
 800dc54:	f7fd fd86 	bl	800b764 <ld_dword>
 800dc58:	4602      	mov	r2, r0
 800dc5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc5c:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800dc5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc60:	333c      	adds	r3, #60	; 0x3c
 800dc62:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800dc66:	4618      	mov	r0, r3
 800dc68:	f7fd fd7c 	bl	800b764 <ld_dword>
 800dc6c:	4602      	mov	r2, r0
 800dc6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc70:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800dc72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc74:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800dc78:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800dc7a:	4b0e      	ldr	r3, [pc, #56]	; (800dcb4 <find_volume+0x510>)
 800dc7c:	881b      	ldrh	r3, [r3, #0]
 800dc7e:	3301      	adds	r3, #1
 800dc80:	b29a      	uxth	r2, r3
 800dc82:	4b0c      	ldr	r3, [pc, #48]	; (800dcb4 <find_volume+0x510>)
 800dc84:	801a      	strh	r2, [r3, #0]
 800dc86:	4b0b      	ldr	r3, [pc, #44]	; (800dcb4 <find_volume+0x510>)
 800dc88:	881a      	ldrh	r2, [r3, #0]
 800dc8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc8c:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800dc8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc90:	4a09      	ldr	r2, [pc, #36]	; (800dcb8 <find_volume+0x514>)
 800dc92:	611a      	str	r2, [r3, #16]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 800dc94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc96:	2200      	movs	r2, #0
 800dc98:	61da      	str	r2, [r3, #28]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800dc9a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dc9c:	f7fd ff92 	bl	800bbc4 <clear_lock>
#endif
	return FR_OK;
 800dca0:	2300      	movs	r3, #0
}
 800dca2:	4618      	mov	r0, r3
 800dca4:	3758      	adds	r7, #88	; 0x58
 800dca6:	46bd      	mov	sp, r7
 800dca8:	bd80      	pop	{r7, pc}
 800dcaa:	bf00      	nop
 800dcac:	41615252 	.word	0x41615252
 800dcb0:	61417272 	.word	0x61417272
 800dcb4:	200005a8 	.word	0x200005a8
 800dcb8:	200005cc 	.word	0x200005cc

0800dcbc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800dcbc:	b580      	push	{r7, lr}
 800dcbe:	b084      	sub	sp, #16
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	6078      	str	r0, [r7, #4]
 800dcc4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800dcc6:	2309      	movs	r3, #9
 800dcc8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d01c      	beq.n	800dd0a <validate+0x4e>
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d018      	beq.n	800dd0a <validate+0x4e>
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	781b      	ldrb	r3, [r3, #0]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d013      	beq.n	800dd0a <validate+0x4e>
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	889a      	ldrh	r2, [r3, #4]
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	88db      	ldrh	r3, [r3, #6]
 800dcec:	429a      	cmp	r2, r3
 800dcee:	d10c      	bne.n	800dd0a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	785b      	ldrb	r3, [r3, #1]
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	f7fd fc7e 	bl	800b5f8 <disk_status>
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	f003 0301 	and.w	r3, r3, #1
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d101      	bne.n	800dd0a <validate+0x4e>
			res = FR_OK;
 800dd06:	2300      	movs	r3, #0
 800dd08:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800dd0a:	7bfb      	ldrb	r3, [r7, #15]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d102      	bne.n	800dd16 <validate+0x5a>
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	e000      	b.n	800dd18 <validate+0x5c>
 800dd16:	2300      	movs	r3, #0
 800dd18:	683a      	ldr	r2, [r7, #0]
 800dd1a:	6013      	str	r3, [r2, #0]
	return res;
 800dd1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd1e:	4618      	mov	r0, r3
 800dd20:	3710      	adds	r7, #16
 800dd22:	46bd      	mov	sp, r7
 800dd24:	bd80      	pop	{r7, pc}
	...

0800dd28 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800dd28:	b580      	push	{r7, lr}
 800dd2a:	b088      	sub	sp, #32
 800dd2c:	af00      	add	r7, sp, #0
 800dd2e:	60f8      	str	r0, [r7, #12]
 800dd30:	60b9      	str	r1, [r7, #8]
 800dd32:	4613      	mov	r3, r2
 800dd34:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800dd36:	68bb      	ldr	r3, [r7, #8]
 800dd38:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800dd3a:	f107 0310 	add.w	r3, r7, #16
 800dd3e:	4618      	mov	r0, r3
 800dd40:	f7ff fc95 	bl	800d66e <get_ldnumber>
 800dd44:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800dd46:	69fb      	ldr	r3, [r7, #28]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	da01      	bge.n	800dd50 <f_mount+0x28>
 800dd4c:	230b      	movs	r3, #11
 800dd4e:	e02b      	b.n	800dda8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800dd50:	4a17      	ldr	r2, [pc, #92]	; (800ddb0 <f_mount+0x88>)
 800dd52:	69fb      	ldr	r3, [r7, #28]
 800dd54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dd58:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800dd5a:	69bb      	ldr	r3, [r7, #24]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d005      	beq.n	800dd6c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800dd60:	69b8      	ldr	r0, [r7, #24]
 800dd62:	f7fd ff2f 	bl	800bbc4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800dd66:	69bb      	ldr	r3, [r7, #24]
 800dd68:	2200      	movs	r2, #0
 800dd6a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d002      	beq.n	800dd78 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	2200      	movs	r2, #0
 800dd76:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800dd78:	68fa      	ldr	r2, [r7, #12]
 800dd7a:	490d      	ldr	r1, [pc, #52]	; (800ddb0 <f_mount+0x88>)
 800dd7c:	69fb      	ldr	r3, [r7, #28]
 800dd7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d002      	beq.n	800dd8e <f_mount+0x66>
 800dd88:	79fb      	ldrb	r3, [r7, #7]
 800dd8a:	2b01      	cmp	r3, #1
 800dd8c:	d001      	beq.n	800dd92 <f_mount+0x6a>
 800dd8e:	2300      	movs	r3, #0
 800dd90:	e00a      	b.n	800dda8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800dd92:	f107 010c 	add.w	r1, r7, #12
 800dd96:	f107 0308 	add.w	r3, r7, #8
 800dd9a:	2200      	movs	r2, #0
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	f7ff fd01 	bl	800d7a4 <find_volume>
 800dda2:	4603      	mov	r3, r0
 800dda4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800dda6:	7dfb      	ldrb	r3, [r7, #23]
}
 800dda8:	4618      	mov	r0, r3
 800ddaa:	3720      	adds	r7, #32
 800ddac:	46bd      	mov	sp, r7
 800ddae:	bd80      	pop	{r7, pc}
 800ddb0:	200005a4 	.word	0x200005a4

0800ddb4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	b09a      	sub	sp, #104	; 0x68
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	60f8      	str	r0, [r7, #12]
 800ddbc:	60b9      	str	r1, [r7, #8]
 800ddbe:	4613      	mov	r3, r2
 800ddc0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d101      	bne.n	800ddcc <f_open+0x18>
 800ddc8:	2309      	movs	r3, #9
 800ddca:	e1bb      	b.n	800e144 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ddcc:	79fb      	ldrb	r3, [r7, #7]
 800ddce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ddd2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800ddd4:	79fa      	ldrb	r2, [r7, #7]
 800ddd6:	f107 0114 	add.w	r1, r7, #20
 800ddda:	f107 0308 	add.w	r3, r7, #8
 800ddde:	4618      	mov	r0, r3
 800dde0:	f7ff fce0 	bl	800d7a4 <find_volume>
 800dde4:	4603      	mov	r3, r0
 800dde6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800ddea:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	f040 819f 	bne.w	800e132 <f_open+0x37e>
		dj.obj.fs = fs;
 800ddf4:	697b      	ldr	r3, [r7, #20]
 800ddf6:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800ddf8:	68ba      	ldr	r2, [r7, #8]
 800ddfa:	f107 0318 	add.w	r3, r7, #24
 800ddfe:	4611      	mov	r1, r2
 800de00:	4618      	mov	r0, r3
 800de02:	f7ff fb9f 	bl	800d544 <follow_path>
 800de06:	4603      	mov	r3, r0
 800de08:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800de0c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800de10:	2b00      	cmp	r3, #0
 800de12:	d11a      	bne.n	800de4a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800de14:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800de18:	b25b      	sxtb	r3, r3
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	da03      	bge.n	800de26 <f_open+0x72>
				res = FR_INVALID_NAME;
 800de1e:	2306      	movs	r3, #6
 800de20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800de24:	e011      	b.n	800de4a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800de26:	79fb      	ldrb	r3, [r7, #7]
 800de28:	f023 0301 	bic.w	r3, r3, #1
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	bf14      	ite	ne
 800de30:	2301      	movne	r3, #1
 800de32:	2300      	moveq	r3, #0
 800de34:	b2db      	uxtb	r3, r3
 800de36:	461a      	mov	r2, r3
 800de38:	f107 0318 	add.w	r3, r7, #24
 800de3c:	4611      	mov	r1, r2
 800de3e:	4618      	mov	r0, r3
 800de40:	f7fd fd78 	bl	800b934 <chk_lock>
 800de44:	4603      	mov	r3, r0
 800de46:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800de4a:	79fb      	ldrb	r3, [r7, #7]
 800de4c:	f003 031c 	and.w	r3, r3, #28
 800de50:	2b00      	cmp	r3, #0
 800de52:	d07f      	beq.n	800df54 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800de54:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d017      	beq.n	800de8c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800de5c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800de60:	2b04      	cmp	r3, #4
 800de62:	d10e      	bne.n	800de82 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800de64:	f7fd fdc2 	bl	800b9ec <enq_lock>
 800de68:	4603      	mov	r3, r0
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d006      	beq.n	800de7c <f_open+0xc8>
 800de6e:	f107 0318 	add.w	r3, r7, #24
 800de72:	4618      	mov	r0, r3
 800de74:	f7ff f820 	bl	800ceb8 <dir_register>
 800de78:	4603      	mov	r3, r0
 800de7a:	e000      	b.n	800de7e <f_open+0xca>
 800de7c:	2312      	movs	r3, #18
 800de7e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800de82:	79fb      	ldrb	r3, [r7, #7]
 800de84:	f043 0308 	orr.w	r3, r3, #8
 800de88:	71fb      	strb	r3, [r7, #7]
 800de8a:	e010      	b.n	800deae <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800de8c:	7fbb      	ldrb	r3, [r7, #30]
 800de8e:	f003 0311 	and.w	r3, r3, #17
 800de92:	2b00      	cmp	r3, #0
 800de94:	d003      	beq.n	800de9e <f_open+0xea>
					res = FR_DENIED;
 800de96:	2307      	movs	r3, #7
 800de98:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800de9c:	e007      	b.n	800deae <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800de9e:	79fb      	ldrb	r3, [r7, #7]
 800dea0:	f003 0304 	and.w	r3, r3, #4
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d002      	beq.n	800deae <f_open+0xfa>
 800dea8:	2308      	movs	r3, #8
 800deaa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800deae:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d168      	bne.n	800df88 <f_open+0x1d4>
 800deb6:	79fb      	ldrb	r3, [r7, #7]
 800deb8:	f003 0308 	and.w	r3, r3, #8
 800debc:	2b00      	cmp	r3, #0
 800debe:	d063      	beq.n	800df88 <f_open+0x1d4>
				dw = GET_FATTIME();
 800dec0:	f7fd f94a 	bl	800b158 <get_fattime>
 800dec4:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800dec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dec8:	330e      	adds	r3, #14
 800deca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800decc:	4618      	mov	r0, r3
 800dece:	f7fd fc87 	bl	800b7e0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ded2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ded4:	3316      	adds	r3, #22
 800ded6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ded8:	4618      	mov	r0, r3
 800deda:	f7fd fc81 	bl	800b7e0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800dede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dee0:	330b      	adds	r3, #11
 800dee2:	2220      	movs	r2, #32
 800dee4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800dee6:	697b      	ldr	r3, [r7, #20]
 800dee8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800deea:	4611      	mov	r1, r2
 800deec:	4618      	mov	r0, r3
 800deee:	f7fe fc50 	bl	800c792 <ld_clust>
 800def2:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800def4:	697b      	ldr	r3, [r7, #20]
 800def6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800def8:	2200      	movs	r2, #0
 800defa:	4618      	mov	r0, r3
 800defc:	f7fe fc68 	bl	800c7d0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800df00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df02:	331c      	adds	r3, #28
 800df04:	2100      	movs	r1, #0
 800df06:	4618      	mov	r0, r3
 800df08:	f7fd fc6a 	bl	800b7e0 <st_dword>
					fs->wflag = 1;
 800df0c:	697b      	ldr	r3, [r7, #20]
 800df0e:	2201      	movs	r2, #1
 800df10:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800df12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800df14:	2b00      	cmp	r3, #0
 800df16:	d037      	beq.n	800df88 <f_open+0x1d4>
						dw = fs->winsect;
 800df18:	697b      	ldr	r3, [r7, #20]
 800df1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df1c:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800df1e:	f107 0318 	add.w	r3, r7, #24
 800df22:	2200      	movs	r2, #0
 800df24:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800df26:	4618      	mov	r0, r3
 800df28:	f7fe f958 	bl	800c1dc <remove_chain>
 800df2c:	4603      	mov	r3, r0
 800df2e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800df32:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800df36:	2b00      	cmp	r3, #0
 800df38:	d126      	bne.n	800df88 <f_open+0x1d4>
							res = move_window(fs, dw);
 800df3a:	697b      	ldr	r3, [r7, #20]
 800df3c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800df3e:	4618      	mov	r0, r3
 800df40:	f7fd fea8 	bl	800bc94 <move_window>
 800df44:	4603      	mov	r3, r0
 800df46:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800df4a:	697b      	ldr	r3, [r7, #20]
 800df4c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800df4e:	3a01      	subs	r2, #1
 800df50:	615a      	str	r2, [r3, #20]
 800df52:	e019      	b.n	800df88 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800df54:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d115      	bne.n	800df88 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800df5c:	7fbb      	ldrb	r3, [r7, #30]
 800df5e:	f003 0310 	and.w	r3, r3, #16
 800df62:	2b00      	cmp	r3, #0
 800df64:	d003      	beq.n	800df6e <f_open+0x1ba>
					res = FR_NO_FILE;
 800df66:	2304      	movs	r3, #4
 800df68:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800df6c:	e00c      	b.n	800df88 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800df6e:	79fb      	ldrb	r3, [r7, #7]
 800df70:	f003 0302 	and.w	r3, r3, #2
 800df74:	2b00      	cmp	r3, #0
 800df76:	d007      	beq.n	800df88 <f_open+0x1d4>
 800df78:	7fbb      	ldrb	r3, [r7, #30]
 800df7a:	f003 0301 	and.w	r3, r3, #1
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d002      	beq.n	800df88 <f_open+0x1d4>
						res = FR_DENIED;
 800df82:	2307      	movs	r3, #7
 800df84:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800df88:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d128      	bne.n	800dfe2 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800df90:	79fb      	ldrb	r3, [r7, #7]
 800df92:	f003 0308 	and.w	r3, r3, #8
 800df96:	2b00      	cmp	r3, #0
 800df98:	d003      	beq.n	800dfa2 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800df9a:	79fb      	ldrb	r3, [r7, #7]
 800df9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dfa0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800dfa2:	697b      	ldr	r3, [r7, #20]
 800dfa4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800dfaa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800dfb0:	79fb      	ldrb	r3, [r7, #7]
 800dfb2:	f023 0301 	bic.w	r3, r3, #1
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	bf14      	ite	ne
 800dfba:	2301      	movne	r3, #1
 800dfbc:	2300      	moveq	r3, #0
 800dfbe:	b2db      	uxtb	r3, r3
 800dfc0:	461a      	mov	r2, r3
 800dfc2:	f107 0318 	add.w	r3, r7, #24
 800dfc6:	4611      	mov	r1, r2
 800dfc8:	4618      	mov	r0, r3
 800dfca:	f7fd fd31 	bl	800ba30 <inc_lock>
 800dfce:	4602      	mov	r2, r0
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	691b      	ldr	r3, [r3, #16]
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d102      	bne.n	800dfe2 <f_open+0x22e>
 800dfdc:	2302      	movs	r3, #2
 800dfde:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800dfe2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	f040 80a3 	bne.w	800e132 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800dfec:	697b      	ldr	r3, [r7, #20]
 800dfee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dff0:	4611      	mov	r1, r2
 800dff2:	4618      	mov	r0, r3
 800dff4:	f7fe fbcd 	bl	800c792 <ld_clust>
 800dff8:	4602      	mov	r2, r0
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800dffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e000:	331c      	adds	r3, #28
 800e002:	4618      	mov	r0, r3
 800e004:	f7fd fbae 	bl	800b764 <ld_dword>
 800e008:	4602      	mov	r2, r0
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	2200      	movs	r2, #0
 800e012:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e014:	697a      	ldr	r2, [r7, #20]
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e01a:	697b      	ldr	r3, [r7, #20]
 800e01c:	88da      	ldrh	r2, [r3, #6]
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	79fa      	ldrb	r2, [r7, #7]
 800e026:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	2200      	movs	r2, #0
 800e02c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	2200      	movs	r2, #0
 800e032:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	2200      	movs	r2, #0
 800e038:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	3330      	adds	r3, #48	; 0x30
 800e03e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e042:	2100      	movs	r1, #0
 800e044:	4618      	mov	r0, r3
 800e046:	f7fd fc18 	bl	800b87a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e04a:	79fb      	ldrb	r3, [r7, #7]
 800e04c:	f003 0320 	and.w	r3, r3, #32
 800e050:	2b00      	cmp	r3, #0
 800e052:	d06e      	beq.n	800e132 <f_open+0x37e>
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	68db      	ldr	r3, [r3, #12]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d06a      	beq.n	800e132 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	68da      	ldr	r2, [r3, #12]
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e064:	697b      	ldr	r3, [r7, #20]
 800e066:	895b      	ldrh	r3, [r3, #10]
 800e068:	461a      	mov	r2, r3
 800e06a:	697b      	ldr	r3, [r7, #20]
 800e06c:	899b      	ldrh	r3, [r3, #12]
 800e06e:	fb03 f302 	mul.w	r3, r3, r2
 800e072:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	689b      	ldr	r3, [r3, #8]
 800e078:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	68db      	ldr	r3, [r3, #12]
 800e07e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e080:	e016      	b.n	800e0b0 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e086:	4618      	mov	r0, r3
 800e088:	f7fd fec1 	bl	800be0e <get_fat>
 800e08c:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800e08e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e090:	2b01      	cmp	r3, #1
 800e092:	d802      	bhi.n	800e09a <f_open+0x2e6>
 800e094:	2302      	movs	r3, #2
 800e096:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e09a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e09c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0a0:	d102      	bne.n	800e0a8 <f_open+0x2f4>
 800e0a2:	2301      	movs	r3, #1
 800e0a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e0a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e0aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e0ac:	1ad3      	subs	r3, r2, r3
 800e0ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e0b0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d103      	bne.n	800e0c0 <f_open+0x30c>
 800e0b8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e0ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e0bc:	429a      	cmp	r2, r3
 800e0be:	d8e0      	bhi.n	800e082 <f_open+0x2ce>
				}
				fp->clust = clst;
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e0c4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e0c6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d131      	bne.n	800e132 <f_open+0x37e>
 800e0ce:	697b      	ldr	r3, [r7, #20]
 800e0d0:	899b      	ldrh	r3, [r3, #12]
 800e0d2:	461a      	mov	r2, r3
 800e0d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e0d6:	fbb3 f1f2 	udiv	r1, r3, r2
 800e0da:	fb02 f201 	mul.w	r2, r2, r1
 800e0de:	1a9b      	subs	r3, r3, r2
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d026      	beq.n	800e132 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e0e4:	697b      	ldr	r3, [r7, #20]
 800e0e6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	f7fd fe71 	bl	800bdd0 <clust2sect>
 800e0ee:	64f8      	str	r0, [r7, #76]	; 0x4c
 800e0f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d103      	bne.n	800e0fe <f_open+0x34a>
						res = FR_INT_ERR;
 800e0f6:	2302      	movs	r3, #2
 800e0f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e0fc:	e019      	b.n	800e132 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e0fe:	697b      	ldr	r3, [r7, #20]
 800e100:	899b      	ldrh	r3, [r3, #12]
 800e102:	461a      	mov	r2, r3
 800e104:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e106:	fbb3 f2f2 	udiv	r2, r3, r2
 800e10a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e10c:	441a      	add	r2, r3
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e112:	697b      	ldr	r3, [r7, #20]
 800e114:	7858      	ldrb	r0, [r3, #1]
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	6a1a      	ldr	r2, [r3, #32]
 800e120:	2301      	movs	r3, #1
 800e122:	f7fd faa9 	bl	800b678 <disk_read>
 800e126:	4603      	mov	r3, r0
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d002      	beq.n	800e132 <f_open+0x37e>
 800e12c:	2301      	movs	r3, #1
 800e12e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e132:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e136:	2b00      	cmp	r3, #0
 800e138:	d002      	beq.n	800e140 <f_open+0x38c>
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	2200      	movs	r2, #0
 800e13e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e140:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800e144:	4618      	mov	r0, r3
 800e146:	3768      	adds	r7, #104	; 0x68
 800e148:	46bd      	mov	sp, r7
 800e14a:	bd80      	pop	{r7, pc}

0800e14c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e14c:	b580      	push	{r7, lr}
 800e14e:	b08e      	sub	sp, #56	; 0x38
 800e150:	af00      	add	r7, sp, #0
 800e152:	60f8      	str	r0, [r7, #12]
 800e154:	60b9      	str	r1, [r7, #8]
 800e156:	607a      	str	r2, [r7, #4]
 800e158:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e15a:	68bb      	ldr	r3, [r7, #8]
 800e15c:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800e15e:	683b      	ldr	r3, [r7, #0]
 800e160:	2200      	movs	r2, #0
 800e162:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	f107 0214 	add.w	r2, r7, #20
 800e16a:	4611      	mov	r1, r2
 800e16c:	4618      	mov	r0, r3
 800e16e:	f7ff fda5 	bl	800dcbc <validate>
 800e172:	4603      	mov	r3, r0
 800e174:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e178:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d107      	bne.n	800e190 <f_read+0x44>
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	7d5b      	ldrb	r3, [r3, #21]
 800e184:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e188:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d002      	beq.n	800e196 <f_read+0x4a>
 800e190:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e194:	e135      	b.n	800e402 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	7d1b      	ldrb	r3, [r3, #20]
 800e19a:	f003 0301 	and.w	r3, r3, #1
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d101      	bne.n	800e1a6 <f_read+0x5a>
 800e1a2:	2307      	movs	r3, #7
 800e1a4:	e12d      	b.n	800e402 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	68da      	ldr	r2, [r3, #12]
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	699b      	ldr	r3, [r3, #24]
 800e1ae:	1ad3      	subs	r3, r2, r3
 800e1b0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e1b2:	687a      	ldr	r2, [r7, #4]
 800e1b4:	6a3b      	ldr	r3, [r7, #32]
 800e1b6:	429a      	cmp	r2, r3
 800e1b8:	f240 811e 	bls.w	800e3f8 <f_read+0x2ac>
 800e1bc:	6a3b      	ldr	r3, [r7, #32]
 800e1be:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e1c0:	e11a      	b.n	800e3f8 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	699b      	ldr	r3, [r3, #24]
 800e1c6:	697a      	ldr	r2, [r7, #20]
 800e1c8:	8992      	ldrh	r2, [r2, #12]
 800e1ca:	fbb3 f1f2 	udiv	r1, r3, r2
 800e1ce:	fb02 f201 	mul.w	r2, r2, r1
 800e1d2:	1a9b      	subs	r3, r3, r2
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	f040 80d5 	bne.w	800e384 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	699b      	ldr	r3, [r3, #24]
 800e1de:	697a      	ldr	r2, [r7, #20]
 800e1e0:	8992      	ldrh	r2, [r2, #12]
 800e1e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800e1e6:	697a      	ldr	r2, [r7, #20]
 800e1e8:	8952      	ldrh	r2, [r2, #10]
 800e1ea:	3a01      	subs	r2, #1
 800e1ec:	4013      	ands	r3, r2
 800e1ee:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e1f0:	69fb      	ldr	r3, [r7, #28]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d12f      	bne.n	800e256 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	699b      	ldr	r3, [r3, #24]
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d103      	bne.n	800e206 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	689b      	ldr	r3, [r3, #8]
 800e202:	633b      	str	r3, [r7, #48]	; 0x30
 800e204:	e013      	b.n	800e22e <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d007      	beq.n	800e21e <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	699b      	ldr	r3, [r3, #24]
 800e212:	4619      	mov	r1, r3
 800e214:	68f8      	ldr	r0, [r7, #12]
 800e216:	f7fe f8de 	bl	800c3d6 <clmt_clust>
 800e21a:	6338      	str	r0, [r7, #48]	; 0x30
 800e21c:	e007      	b.n	800e22e <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e21e:	68fa      	ldr	r2, [r7, #12]
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	69db      	ldr	r3, [r3, #28]
 800e224:	4619      	mov	r1, r3
 800e226:	4610      	mov	r0, r2
 800e228:	f7fd fdf1 	bl	800be0e <get_fat>
 800e22c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e230:	2b01      	cmp	r3, #1
 800e232:	d804      	bhi.n	800e23e <f_read+0xf2>
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	2202      	movs	r2, #2
 800e238:	755a      	strb	r2, [r3, #21]
 800e23a:	2302      	movs	r3, #2
 800e23c:	e0e1      	b.n	800e402 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e23e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e240:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e244:	d104      	bne.n	800e250 <f_read+0x104>
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	2201      	movs	r2, #1
 800e24a:	755a      	strb	r2, [r3, #21]
 800e24c:	2301      	movs	r3, #1
 800e24e:	e0d8      	b.n	800e402 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e254:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e256:	697a      	ldr	r2, [r7, #20]
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	69db      	ldr	r3, [r3, #28]
 800e25c:	4619      	mov	r1, r3
 800e25e:	4610      	mov	r0, r2
 800e260:	f7fd fdb6 	bl	800bdd0 <clust2sect>
 800e264:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e266:	69bb      	ldr	r3, [r7, #24]
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d104      	bne.n	800e276 <f_read+0x12a>
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	2202      	movs	r2, #2
 800e270:	755a      	strb	r2, [r3, #21]
 800e272:	2302      	movs	r3, #2
 800e274:	e0c5      	b.n	800e402 <f_read+0x2b6>
			sect += csect;
 800e276:	69ba      	ldr	r2, [r7, #24]
 800e278:	69fb      	ldr	r3, [r7, #28]
 800e27a:	4413      	add	r3, r2
 800e27c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e27e:	697b      	ldr	r3, [r7, #20]
 800e280:	899b      	ldrh	r3, [r3, #12]
 800e282:	461a      	mov	r2, r3
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	fbb3 f3f2 	udiv	r3, r3, r2
 800e28a:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e28c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d041      	beq.n	800e316 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e292:	69fa      	ldr	r2, [r7, #28]
 800e294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e296:	4413      	add	r3, r2
 800e298:	697a      	ldr	r2, [r7, #20]
 800e29a:	8952      	ldrh	r2, [r2, #10]
 800e29c:	4293      	cmp	r3, r2
 800e29e:	d905      	bls.n	800e2ac <f_read+0x160>
					cc = fs->csize - csect;
 800e2a0:	697b      	ldr	r3, [r7, #20]
 800e2a2:	895b      	ldrh	r3, [r3, #10]
 800e2a4:	461a      	mov	r2, r3
 800e2a6:	69fb      	ldr	r3, [r7, #28]
 800e2a8:	1ad3      	subs	r3, r2, r3
 800e2aa:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e2ac:	697b      	ldr	r3, [r7, #20]
 800e2ae:	7858      	ldrb	r0, [r3, #1]
 800e2b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2b2:	69ba      	ldr	r2, [r7, #24]
 800e2b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e2b6:	f7fd f9df 	bl	800b678 <disk_read>
 800e2ba:	4603      	mov	r3, r0
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d004      	beq.n	800e2ca <f_read+0x17e>
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	2201      	movs	r2, #1
 800e2c4:	755a      	strb	r2, [r3, #21]
 800e2c6:	2301      	movs	r3, #1
 800e2c8:	e09b      	b.n	800e402 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	7d1b      	ldrb	r3, [r3, #20]
 800e2ce:	b25b      	sxtb	r3, r3
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	da18      	bge.n	800e306 <f_read+0x1ba>
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	6a1a      	ldr	r2, [r3, #32]
 800e2d8:	69bb      	ldr	r3, [r7, #24]
 800e2da:	1ad3      	subs	r3, r2, r3
 800e2dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e2de:	429a      	cmp	r2, r3
 800e2e0:	d911      	bls.n	800e306 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	6a1a      	ldr	r2, [r3, #32]
 800e2e6:	69bb      	ldr	r3, [r7, #24]
 800e2e8:	1ad3      	subs	r3, r2, r3
 800e2ea:	697a      	ldr	r2, [r7, #20]
 800e2ec:	8992      	ldrh	r2, [r2, #12]
 800e2ee:	fb02 f303 	mul.w	r3, r2, r3
 800e2f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e2f4:	18d0      	adds	r0, r2, r3
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e2fc:	697b      	ldr	r3, [r7, #20]
 800e2fe:	899b      	ldrh	r3, [r3, #12]
 800e300:	461a      	mov	r2, r3
 800e302:	f7fd fa99 	bl	800b838 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e306:	697b      	ldr	r3, [r7, #20]
 800e308:	899b      	ldrh	r3, [r3, #12]
 800e30a:	461a      	mov	r2, r3
 800e30c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e30e:	fb02 f303 	mul.w	r3, r2, r3
 800e312:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800e314:	e05c      	b.n	800e3d0 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	6a1b      	ldr	r3, [r3, #32]
 800e31a:	69ba      	ldr	r2, [r7, #24]
 800e31c:	429a      	cmp	r2, r3
 800e31e:	d02e      	beq.n	800e37e <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	7d1b      	ldrb	r3, [r3, #20]
 800e324:	b25b      	sxtb	r3, r3
 800e326:	2b00      	cmp	r3, #0
 800e328:	da18      	bge.n	800e35c <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e32a:	697b      	ldr	r3, [r7, #20]
 800e32c:	7858      	ldrb	r0, [r3, #1]
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	6a1a      	ldr	r2, [r3, #32]
 800e338:	2301      	movs	r3, #1
 800e33a:	f7fd f9bd 	bl	800b6b8 <disk_write>
 800e33e:	4603      	mov	r3, r0
 800e340:	2b00      	cmp	r3, #0
 800e342:	d004      	beq.n	800e34e <f_read+0x202>
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	2201      	movs	r2, #1
 800e348:	755a      	strb	r2, [r3, #21]
 800e34a:	2301      	movs	r3, #1
 800e34c:	e059      	b.n	800e402 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	7d1b      	ldrb	r3, [r3, #20]
 800e352:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e356:	b2da      	uxtb	r2, r3
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e35c:	697b      	ldr	r3, [r7, #20]
 800e35e:	7858      	ldrb	r0, [r3, #1]
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e366:	2301      	movs	r3, #1
 800e368:	69ba      	ldr	r2, [r7, #24]
 800e36a:	f7fd f985 	bl	800b678 <disk_read>
 800e36e:	4603      	mov	r3, r0
 800e370:	2b00      	cmp	r3, #0
 800e372:	d004      	beq.n	800e37e <f_read+0x232>
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	2201      	movs	r2, #1
 800e378:	755a      	strb	r2, [r3, #21]
 800e37a:	2301      	movs	r3, #1
 800e37c:	e041      	b.n	800e402 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	69ba      	ldr	r2, [r7, #24]
 800e382:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e384:	697b      	ldr	r3, [r7, #20]
 800e386:	899b      	ldrh	r3, [r3, #12]
 800e388:	4618      	mov	r0, r3
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	699b      	ldr	r3, [r3, #24]
 800e38e:	697a      	ldr	r2, [r7, #20]
 800e390:	8992      	ldrh	r2, [r2, #12]
 800e392:	fbb3 f1f2 	udiv	r1, r3, r2
 800e396:	fb02 f201 	mul.w	r2, r2, r1
 800e39a:	1a9b      	subs	r3, r3, r2
 800e39c:	1ac3      	subs	r3, r0, r3
 800e39e:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e3a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	429a      	cmp	r2, r3
 800e3a6:	d901      	bls.n	800e3ac <f_read+0x260>
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	699b      	ldr	r3, [r3, #24]
 800e3b6:	697a      	ldr	r2, [r7, #20]
 800e3b8:	8992      	ldrh	r2, [r2, #12]
 800e3ba:	fbb3 f0f2 	udiv	r0, r3, r2
 800e3be:	fb02 f200 	mul.w	r2, r2, r0
 800e3c2:	1a9b      	subs	r3, r3, r2
 800e3c4:	440b      	add	r3, r1
 800e3c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e3c8:	4619      	mov	r1, r3
 800e3ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e3cc:	f7fd fa34 	bl	800b838 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e3d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e3d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3d4:	4413      	add	r3, r2
 800e3d6:	627b      	str	r3, [r7, #36]	; 0x24
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	699a      	ldr	r2, [r3, #24]
 800e3dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3de:	441a      	add	r2, r3
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	619a      	str	r2, [r3, #24]
 800e3e4:	683b      	ldr	r3, [r7, #0]
 800e3e6:	681a      	ldr	r2, [r3, #0]
 800e3e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3ea:	441a      	add	r2, r3
 800e3ec:	683b      	ldr	r3, [r7, #0]
 800e3ee:	601a      	str	r2, [r3, #0]
 800e3f0:	687a      	ldr	r2, [r7, #4]
 800e3f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3f4:	1ad3      	subs	r3, r2, r3
 800e3f6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	f47f aee1 	bne.w	800e1c2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e400:	2300      	movs	r3, #0
}
 800e402:	4618      	mov	r0, r3
 800e404:	3738      	adds	r7, #56	; 0x38
 800e406:	46bd      	mov	sp, r7
 800e408:	bd80      	pop	{r7, pc}

0800e40a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800e40a:	b580      	push	{r7, lr}
 800e40c:	b08c      	sub	sp, #48	; 0x30
 800e40e:	af00      	add	r7, sp, #0
 800e410:	60f8      	str	r0, [r7, #12]
 800e412:	60b9      	str	r1, [r7, #8]
 800e414:	607a      	str	r2, [r7, #4]
 800e416:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800e418:	68bb      	ldr	r3, [r7, #8]
 800e41a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	2200      	movs	r2, #0
 800e420:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	f107 0210 	add.w	r2, r7, #16
 800e428:	4611      	mov	r1, r2
 800e42a:	4618      	mov	r0, r3
 800e42c:	f7ff fc46 	bl	800dcbc <validate>
 800e430:	4603      	mov	r3, r0
 800e432:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e436:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d107      	bne.n	800e44e <f_write+0x44>
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	7d5b      	ldrb	r3, [r3, #21]
 800e442:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800e446:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d002      	beq.n	800e454 <f_write+0x4a>
 800e44e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e452:	e16a      	b.n	800e72a <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	7d1b      	ldrb	r3, [r3, #20]
 800e458:	f003 0302 	and.w	r3, r3, #2
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d101      	bne.n	800e464 <f_write+0x5a>
 800e460:	2307      	movs	r3, #7
 800e462:	e162      	b.n	800e72a <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	699a      	ldr	r2, [r3, #24]
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	441a      	add	r2, r3
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	699b      	ldr	r3, [r3, #24]
 800e470:	429a      	cmp	r2, r3
 800e472:	f080 814c 	bcs.w	800e70e <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	699b      	ldr	r3, [r3, #24]
 800e47a:	43db      	mvns	r3, r3
 800e47c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800e47e:	e146      	b.n	800e70e <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	699b      	ldr	r3, [r3, #24]
 800e484:	693a      	ldr	r2, [r7, #16]
 800e486:	8992      	ldrh	r2, [r2, #12]
 800e488:	fbb3 f1f2 	udiv	r1, r3, r2
 800e48c:	fb02 f201 	mul.w	r2, r2, r1
 800e490:	1a9b      	subs	r3, r3, r2
 800e492:	2b00      	cmp	r3, #0
 800e494:	f040 80f1 	bne.w	800e67a <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	699b      	ldr	r3, [r3, #24]
 800e49c:	693a      	ldr	r2, [r7, #16]
 800e49e:	8992      	ldrh	r2, [r2, #12]
 800e4a0:	fbb3 f3f2 	udiv	r3, r3, r2
 800e4a4:	693a      	ldr	r2, [r7, #16]
 800e4a6:	8952      	ldrh	r2, [r2, #10]
 800e4a8:	3a01      	subs	r2, #1
 800e4aa:	4013      	ands	r3, r2
 800e4ac:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800e4ae:	69bb      	ldr	r3, [r7, #24]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d143      	bne.n	800e53c <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	699b      	ldr	r3, [r3, #24]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d10c      	bne.n	800e4d6 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	689b      	ldr	r3, [r3, #8]
 800e4c0:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800e4c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d11a      	bne.n	800e4fe <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	2100      	movs	r1, #0
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	f7fd feea 	bl	800c2a6 <create_chain>
 800e4d2:	62b8      	str	r0, [r7, #40]	; 0x28
 800e4d4:	e013      	b.n	800e4fe <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d007      	beq.n	800e4ee <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	699b      	ldr	r3, [r3, #24]
 800e4e2:	4619      	mov	r1, r3
 800e4e4:	68f8      	ldr	r0, [r7, #12]
 800e4e6:	f7fd ff76 	bl	800c3d6 <clmt_clust>
 800e4ea:	62b8      	str	r0, [r7, #40]	; 0x28
 800e4ec:	e007      	b.n	800e4fe <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800e4ee:	68fa      	ldr	r2, [r7, #12]
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	69db      	ldr	r3, [r3, #28]
 800e4f4:	4619      	mov	r1, r3
 800e4f6:	4610      	mov	r0, r2
 800e4f8:	f7fd fed5 	bl	800c2a6 <create_chain>
 800e4fc:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e4fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e500:	2b00      	cmp	r3, #0
 800e502:	f000 8109 	beq.w	800e718 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e508:	2b01      	cmp	r3, #1
 800e50a:	d104      	bne.n	800e516 <f_write+0x10c>
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	2202      	movs	r2, #2
 800e510:	755a      	strb	r2, [r3, #21]
 800e512:	2302      	movs	r3, #2
 800e514:	e109      	b.n	800e72a <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e51c:	d104      	bne.n	800e528 <f_write+0x11e>
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	2201      	movs	r2, #1
 800e522:	755a      	strb	r2, [r3, #21]
 800e524:	2301      	movs	r3, #1
 800e526:	e100      	b.n	800e72a <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e52c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	689b      	ldr	r3, [r3, #8]
 800e532:	2b00      	cmp	r3, #0
 800e534:	d102      	bne.n	800e53c <f_write+0x132>
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e53a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	7d1b      	ldrb	r3, [r3, #20]
 800e540:	b25b      	sxtb	r3, r3
 800e542:	2b00      	cmp	r3, #0
 800e544:	da18      	bge.n	800e578 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e546:	693b      	ldr	r3, [r7, #16]
 800e548:	7858      	ldrb	r0, [r3, #1]
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	6a1a      	ldr	r2, [r3, #32]
 800e554:	2301      	movs	r3, #1
 800e556:	f7fd f8af 	bl	800b6b8 <disk_write>
 800e55a:	4603      	mov	r3, r0
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d004      	beq.n	800e56a <f_write+0x160>
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	2201      	movs	r2, #1
 800e564:	755a      	strb	r2, [r3, #21]
 800e566:	2301      	movs	r3, #1
 800e568:	e0df      	b.n	800e72a <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	7d1b      	ldrb	r3, [r3, #20]
 800e56e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e572:	b2da      	uxtb	r2, r3
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e578:	693a      	ldr	r2, [r7, #16]
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	69db      	ldr	r3, [r3, #28]
 800e57e:	4619      	mov	r1, r3
 800e580:	4610      	mov	r0, r2
 800e582:	f7fd fc25 	bl	800bdd0 <clust2sect>
 800e586:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e588:	697b      	ldr	r3, [r7, #20]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d104      	bne.n	800e598 <f_write+0x18e>
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	2202      	movs	r2, #2
 800e592:	755a      	strb	r2, [r3, #21]
 800e594:	2302      	movs	r3, #2
 800e596:	e0c8      	b.n	800e72a <f_write+0x320>
			sect += csect;
 800e598:	697a      	ldr	r2, [r7, #20]
 800e59a:	69bb      	ldr	r3, [r7, #24]
 800e59c:	4413      	add	r3, r2
 800e59e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800e5a0:	693b      	ldr	r3, [r7, #16]
 800e5a2:	899b      	ldrh	r3, [r3, #12]
 800e5a4:	461a      	mov	r2, r3
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	fbb3 f3f2 	udiv	r3, r3, r2
 800e5ac:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800e5ae:	6a3b      	ldr	r3, [r7, #32]
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d043      	beq.n	800e63c <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e5b4:	69ba      	ldr	r2, [r7, #24]
 800e5b6:	6a3b      	ldr	r3, [r7, #32]
 800e5b8:	4413      	add	r3, r2
 800e5ba:	693a      	ldr	r2, [r7, #16]
 800e5bc:	8952      	ldrh	r2, [r2, #10]
 800e5be:	4293      	cmp	r3, r2
 800e5c0:	d905      	bls.n	800e5ce <f_write+0x1c4>
					cc = fs->csize - csect;
 800e5c2:	693b      	ldr	r3, [r7, #16]
 800e5c4:	895b      	ldrh	r3, [r3, #10]
 800e5c6:	461a      	mov	r2, r3
 800e5c8:	69bb      	ldr	r3, [r7, #24]
 800e5ca:	1ad3      	subs	r3, r2, r3
 800e5cc:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e5ce:	693b      	ldr	r3, [r7, #16]
 800e5d0:	7858      	ldrb	r0, [r3, #1]
 800e5d2:	6a3b      	ldr	r3, [r7, #32]
 800e5d4:	697a      	ldr	r2, [r7, #20]
 800e5d6:	69f9      	ldr	r1, [r7, #28]
 800e5d8:	f7fd f86e 	bl	800b6b8 <disk_write>
 800e5dc:	4603      	mov	r3, r0
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d004      	beq.n	800e5ec <f_write+0x1e2>
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	2201      	movs	r2, #1
 800e5e6:	755a      	strb	r2, [r3, #21]
 800e5e8:	2301      	movs	r3, #1
 800e5ea:	e09e      	b.n	800e72a <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	6a1a      	ldr	r2, [r3, #32]
 800e5f0:	697b      	ldr	r3, [r7, #20]
 800e5f2:	1ad3      	subs	r3, r2, r3
 800e5f4:	6a3a      	ldr	r2, [r7, #32]
 800e5f6:	429a      	cmp	r2, r3
 800e5f8:	d918      	bls.n	800e62c <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	6a1a      	ldr	r2, [r3, #32]
 800e604:	697b      	ldr	r3, [r7, #20]
 800e606:	1ad3      	subs	r3, r2, r3
 800e608:	693a      	ldr	r2, [r7, #16]
 800e60a:	8992      	ldrh	r2, [r2, #12]
 800e60c:	fb02 f303 	mul.w	r3, r2, r3
 800e610:	69fa      	ldr	r2, [r7, #28]
 800e612:	18d1      	adds	r1, r2, r3
 800e614:	693b      	ldr	r3, [r7, #16]
 800e616:	899b      	ldrh	r3, [r3, #12]
 800e618:	461a      	mov	r2, r3
 800e61a:	f7fd f90d 	bl	800b838 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	7d1b      	ldrb	r3, [r3, #20]
 800e622:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e626:	b2da      	uxtb	r2, r3
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800e62c:	693b      	ldr	r3, [r7, #16]
 800e62e:	899b      	ldrh	r3, [r3, #12]
 800e630:	461a      	mov	r2, r3
 800e632:	6a3b      	ldr	r3, [r7, #32]
 800e634:	fb02 f303 	mul.w	r3, r2, r3
 800e638:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800e63a:	e04b      	b.n	800e6d4 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	6a1b      	ldr	r3, [r3, #32]
 800e640:	697a      	ldr	r2, [r7, #20]
 800e642:	429a      	cmp	r2, r3
 800e644:	d016      	beq.n	800e674 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	699a      	ldr	r2, [r3, #24]
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e64e:	429a      	cmp	r2, r3
 800e650:	d210      	bcs.n	800e674 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800e652:	693b      	ldr	r3, [r7, #16]
 800e654:	7858      	ldrb	r0, [r3, #1]
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e65c:	2301      	movs	r3, #1
 800e65e:	697a      	ldr	r2, [r7, #20]
 800e660:	f7fd f80a 	bl	800b678 <disk_read>
 800e664:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800e666:	2b00      	cmp	r3, #0
 800e668:	d004      	beq.n	800e674 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	2201      	movs	r2, #1
 800e66e:	755a      	strb	r2, [r3, #21]
 800e670:	2301      	movs	r3, #1
 800e672:	e05a      	b.n	800e72a <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	697a      	ldr	r2, [r7, #20]
 800e678:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e67a:	693b      	ldr	r3, [r7, #16]
 800e67c:	899b      	ldrh	r3, [r3, #12]
 800e67e:	4618      	mov	r0, r3
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	699b      	ldr	r3, [r3, #24]
 800e684:	693a      	ldr	r2, [r7, #16]
 800e686:	8992      	ldrh	r2, [r2, #12]
 800e688:	fbb3 f1f2 	udiv	r1, r3, r2
 800e68c:	fb02 f201 	mul.w	r2, r2, r1
 800e690:	1a9b      	subs	r3, r3, r2
 800e692:	1ac3      	subs	r3, r0, r3
 800e694:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800e696:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	429a      	cmp	r2, r3
 800e69c:	d901      	bls.n	800e6a2 <f_write+0x298>
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	699b      	ldr	r3, [r3, #24]
 800e6ac:	693a      	ldr	r2, [r7, #16]
 800e6ae:	8992      	ldrh	r2, [r2, #12]
 800e6b0:	fbb3 f0f2 	udiv	r0, r3, r2
 800e6b4:	fb02 f200 	mul.w	r2, r2, r0
 800e6b8:	1a9b      	subs	r3, r3, r2
 800e6ba:	440b      	add	r3, r1
 800e6bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e6be:	69f9      	ldr	r1, [r7, #28]
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	f7fd f8b9 	bl	800b838 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	7d1b      	ldrb	r3, [r3, #20]
 800e6ca:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e6ce:	b2da      	uxtb	r2, r3
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800e6d4:	69fa      	ldr	r2, [r7, #28]
 800e6d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6d8:	4413      	add	r3, r2
 800e6da:	61fb      	str	r3, [r7, #28]
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	699a      	ldr	r2, [r3, #24]
 800e6e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6e2:	441a      	add	r2, r3
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	619a      	str	r2, [r3, #24]
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	68da      	ldr	r2, [r3, #12]
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	699b      	ldr	r3, [r3, #24]
 800e6f0:	429a      	cmp	r2, r3
 800e6f2:	bf38      	it	cc
 800e6f4:	461a      	movcc	r2, r3
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	60da      	str	r2, [r3, #12]
 800e6fa:	683b      	ldr	r3, [r7, #0]
 800e6fc:	681a      	ldr	r2, [r3, #0]
 800e6fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e700:	441a      	add	r2, r3
 800e702:	683b      	ldr	r3, [r7, #0]
 800e704:	601a      	str	r2, [r3, #0]
 800e706:	687a      	ldr	r2, [r7, #4]
 800e708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e70a:	1ad3      	subs	r3, r2, r3
 800e70c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	2b00      	cmp	r3, #0
 800e712:	f47f aeb5 	bne.w	800e480 <f_write+0x76>
 800e716:	e000      	b.n	800e71a <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e718:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	7d1b      	ldrb	r3, [r3, #20]
 800e71e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e722:	b2da      	uxtb	r2, r3
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800e728:	2300      	movs	r3, #0
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	3730      	adds	r7, #48	; 0x30
 800e72e:	46bd      	mov	sp, r7
 800e730:	bd80      	pop	{r7, pc}

0800e732 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e732:	b580      	push	{r7, lr}
 800e734:	b086      	sub	sp, #24
 800e736:	af00      	add	r7, sp, #0
 800e738:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	f107 0208 	add.w	r2, r7, #8
 800e740:	4611      	mov	r1, r2
 800e742:	4618      	mov	r0, r3
 800e744:	f7ff faba 	bl	800dcbc <validate>
 800e748:	4603      	mov	r3, r0
 800e74a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e74c:	7dfb      	ldrb	r3, [r7, #23]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d168      	bne.n	800e824 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	7d1b      	ldrb	r3, [r3, #20]
 800e756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d062      	beq.n	800e824 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	7d1b      	ldrb	r3, [r3, #20]
 800e762:	b25b      	sxtb	r3, r3
 800e764:	2b00      	cmp	r3, #0
 800e766:	da15      	bge.n	800e794 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e768:	68bb      	ldr	r3, [r7, #8]
 800e76a:	7858      	ldrb	r0, [r3, #1]
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	6a1a      	ldr	r2, [r3, #32]
 800e776:	2301      	movs	r3, #1
 800e778:	f7fc ff9e 	bl	800b6b8 <disk_write>
 800e77c:	4603      	mov	r3, r0
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d001      	beq.n	800e786 <f_sync+0x54>
 800e782:	2301      	movs	r3, #1
 800e784:	e04f      	b.n	800e826 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	7d1b      	ldrb	r3, [r3, #20]
 800e78a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e78e:	b2da      	uxtb	r2, r3
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e794:	f7fc fce0 	bl	800b158 <get_fattime>
 800e798:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e79a:	68ba      	ldr	r2, [r7, #8]
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7a0:	4619      	mov	r1, r3
 800e7a2:	4610      	mov	r0, r2
 800e7a4:	f7fd fa76 	bl	800bc94 <move_window>
 800e7a8:	4603      	mov	r3, r0
 800e7aa:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e7ac:	7dfb      	ldrb	r3, [r7, #23]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d138      	bne.n	800e824 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e7b6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	330b      	adds	r3, #11
 800e7bc:	781a      	ldrb	r2, [r3, #0]
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	330b      	adds	r3, #11
 800e7c2:	f042 0220 	orr.w	r2, r2, #32
 800e7c6:	b2d2      	uxtb	r2, r2
 800e7c8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	6818      	ldr	r0, [r3, #0]
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	689b      	ldr	r3, [r3, #8]
 800e7d2:	461a      	mov	r2, r3
 800e7d4:	68f9      	ldr	r1, [r7, #12]
 800e7d6:	f7fd fffb 	bl	800c7d0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	f103 021c 	add.w	r2, r3, #28
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	68db      	ldr	r3, [r3, #12]
 800e7e4:	4619      	mov	r1, r3
 800e7e6:	4610      	mov	r0, r2
 800e7e8:	f7fc fffa 	bl	800b7e0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	3316      	adds	r3, #22
 800e7f0:	6939      	ldr	r1, [r7, #16]
 800e7f2:	4618      	mov	r0, r3
 800e7f4:	f7fc fff4 	bl	800b7e0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	3312      	adds	r3, #18
 800e7fc:	2100      	movs	r1, #0
 800e7fe:	4618      	mov	r0, r3
 800e800:	f7fc ffd3 	bl	800b7aa <st_word>
					fs->wflag = 1;
 800e804:	68bb      	ldr	r3, [r7, #8]
 800e806:	2201      	movs	r2, #1
 800e808:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e80a:	68bb      	ldr	r3, [r7, #8]
 800e80c:	4618      	mov	r0, r3
 800e80e:	f7fd fa6f 	bl	800bcf0 <sync_fs>
 800e812:	4603      	mov	r3, r0
 800e814:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	7d1b      	ldrb	r3, [r3, #20]
 800e81a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e81e:	b2da      	uxtb	r2, r3
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e824:	7dfb      	ldrb	r3, [r7, #23]
}
 800e826:	4618      	mov	r0, r3
 800e828:	3718      	adds	r7, #24
 800e82a:	46bd      	mov	sp, r7
 800e82c:	bd80      	pop	{r7, pc}

0800e82e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e82e:	b580      	push	{r7, lr}
 800e830:	b084      	sub	sp, #16
 800e832:	af00      	add	r7, sp, #0
 800e834:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e836:	6878      	ldr	r0, [r7, #4]
 800e838:	f7ff ff7b 	bl	800e732 <f_sync>
 800e83c:	4603      	mov	r3, r0
 800e83e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e840:	7bfb      	ldrb	r3, [r7, #15]
 800e842:	2b00      	cmp	r3, #0
 800e844:	d118      	bne.n	800e878 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	f107 0208 	add.w	r2, r7, #8
 800e84c:	4611      	mov	r1, r2
 800e84e:	4618      	mov	r0, r3
 800e850:	f7ff fa34 	bl	800dcbc <validate>
 800e854:	4603      	mov	r3, r0
 800e856:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e858:	7bfb      	ldrb	r3, [r7, #15]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d10c      	bne.n	800e878 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	691b      	ldr	r3, [r3, #16]
 800e862:	4618      	mov	r0, r3
 800e864:	f7fd f972 	bl	800bb4c <dec_lock>
 800e868:	4603      	mov	r3, r0
 800e86a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e86c:	7bfb      	ldrb	r3, [r7, #15]
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d102      	bne.n	800e878 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	2200      	movs	r2, #0
 800e876:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e878:	7bfb      	ldrb	r3, [r7, #15]
}
 800e87a:	4618      	mov	r0, r3
 800e87c:	3710      	adds	r7, #16
 800e87e:	46bd      	mov	sp, r7
 800e880:	bd80      	pop	{r7, pc}

0800e882 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800e882:	b590      	push	{r4, r7, lr}
 800e884:	b093      	sub	sp, #76	; 0x4c
 800e886:	af00      	add	r7, sp, #0
 800e888:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800e88a:	f107 010c 	add.w	r1, r7, #12
 800e88e:	1d3b      	adds	r3, r7, #4
 800e890:	2200      	movs	r2, #0
 800e892:	4618      	mov	r0, r3
 800e894:	f7fe ff86 	bl	800d7a4 <find_volume>
 800e898:	4603      	mov	r3, r0
 800e89a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800e89e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d131      	bne.n	800e90a <f_chdir+0x88>
		dj.obj.fs = fs;
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	613b      	str	r3, [r7, #16]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 800e8aa:	687a      	ldr	r2, [r7, #4]
 800e8ac:	f107 0310 	add.w	r3, r7, #16
 800e8b0:	4611      	mov	r1, r2
 800e8b2:	4618      	mov	r0, r3
 800e8b4:	f7fe fe46 	bl	800d544 <follow_path>
 800e8b8:	4603      	mov	r3, r0
 800e8ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (res == FR_OK) {					/* Follow completed */
 800e8be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d11a      	bne.n	800e8fc <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800e8c6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e8ca:	b25b      	sxtb	r3, r3
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	da03      	bge.n	800e8d8 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	69ba      	ldr	r2, [r7, #24]
 800e8d4:	61da      	str	r2, [r3, #28]
 800e8d6:	e011      	b.n	800e8fc <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 800e8d8:	7dbb      	ldrb	r3, [r7, #22]
 800e8da:	f003 0310 	and.w	r3, r3, #16
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d009      	beq.n	800e8f6 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e8e6:	68fc      	ldr	r4, [r7, #12]
 800e8e8:	4611      	mov	r1, r2
 800e8ea:	4618      	mov	r0, r3
 800e8ec:	f7fd ff51 	bl	800c792 <ld_clust>
 800e8f0:	4603      	mov	r3, r0
 800e8f2:	61e3      	str	r3, [r4, #28]
 800e8f4:	e002      	b.n	800e8fc <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 800e8f6:	2305      	movs	r3, #5
 800e8f8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800e8fc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800e900:	2b04      	cmp	r3, #4
 800e902:	d102      	bne.n	800e90a <f_chdir+0x88>
 800e904:	2305      	movs	r3, #5
 800e906:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}

	LEAVE_FF(fs, res);
 800e90a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800e90e:	4618      	mov	r0, r3
 800e910:	374c      	adds	r7, #76	; 0x4c
 800e912:	46bd      	mov	sp, r7
 800e914:	bd90      	pop	{r4, r7, pc}

0800e916 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800e916:	b580      	push	{r7, lr}
 800e918:	b090      	sub	sp, #64	; 0x40
 800e91a:	af00      	add	r7, sp, #0
 800e91c:	6078      	str	r0, [r7, #4]
 800e91e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	f107 0208 	add.w	r2, r7, #8
 800e926:	4611      	mov	r1, r2
 800e928:	4618      	mov	r0, r3
 800e92a:	f7ff f9c7 	bl	800dcbc <validate>
 800e92e:	4603      	mov	r3, r0
 800e930:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800e934:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d103      	bne.n	800e944 <f_lseek+0x2e>
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	7d5b      	ldrb	r3, [r3, #21]
 800e940:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800e944:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d002      	beq.n	800e952 <f_lseek+0x3c>
 800e94c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e950:	e201      	b.n	800ed56 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e956:	2b00      	cmp	r3, #0
 800e958:	f000 80d9 	beq.w	800eb0e <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e962:	d15a      	bne.n	800ea1a <f_lseek+0x104>
			tbl = fp->cltbl;
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e968:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800e96a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e96c:	1d1a      	adds	r2, r3, #4
 800e96e:	627a      	str	r2, [r7, #36]	; 0x24
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	617b      	str	r3, [r7, #20]
 800e974:	2302      	movs	r3, #2
 800e976:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	689b      	ldr	r3, [r3, #8]
 800e97c:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800e97e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e980:	2b00      	cmp	r3, #0
 800e982:	d03a      	beq.n	800e9fa <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800e984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e986:	613b      	str	r3, [r7, #16]
 800e988:	2300      	movs	r3, #0
 800e98a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e98e:	3302      	adds	r3, #2
 800e990:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800e992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e994:	60fb      	str	r3, [r7, #12]
 800e996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e998:	3301      	adds	r3, #1
 800e99a:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e9a0:	4618      	mov	r0, r3
 800e9a2:	f7fd fa34 	bl	800be0e <get_fat>
 800e9a6:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e9a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9aa:	2b01      	cmp	r3, #1
 800e9ac:	d804      	bhi.n	800e9b8 <f_lseek+0xa2>
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	2202      	movs	r2, #2
 800e9b2:	755a      	strb	r2, [r3, #21]
 800e9b4:	2302      	movs	r3, #2
 800e9b6:	e1ce      	b.n	800ed56 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e9b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9be:	d104      	bne.n	800e9ca <f_lseek+0xb4>
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	2201      	movs	r2, #1
 800e9c4:	755a      	strb	r2, [r3, #21]
 800e9c6:	2301      	movs	r3, #1
 800e9c8:	e1c5      	b.n	800ed56 <f_lseek+0x440>
					} while (cl == pcl + 1);
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	3301      	adds	r3, #1
 800e9ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9d0:	429a      	cmp	r2, r3
 800e9d2:	d0de      	beq.n	800e992 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800e9d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e9d6:	697b      	ldr	r3, [r7, #20]
 800e9d8:	429a      	cmp	r2, r3
 800e9da:	d809      	bhi.n	800e9f0 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800e9dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9de:	1d1a      	adds	r2, r3, #4
 800e9e0:	627a      	str	r2, [r7, #36]	; 0x24
 800e9e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e9e4:	601a      	str	r2, [r3, #0]
 800e9e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9e8:	1d1a      	adds	r2, r3, #4
 800e9ea:	627a      	str	r2, [r7, #36]	; 0x24
 800e9ec:	693a      	ldr	r2, [r7, #16]
 800e9ee:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800e9f0:	68bb      	ldr	r3, [r7, #8]
 800e9f2:	6a1b      	ldr	r3, [r3, #32]
 800e9f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9f6:	429a      	cmp	r2, r3
 800e9f8:	d3c4      	bcc.n	800e984 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e9fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ea00:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800ea02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ea04:	697b      	ldr	r3, [r7, #20]
 800ea06:	429a      	cmp	r2, r3
 800ea08:	d803      	bhi.n	800ea12 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800ea0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	601a      	str	r2, [r3, #0]
 800ea10:	e19f      	b.n	800ed52 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800ea12:	2311      	movs	r3, #17
 800ea14:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800ea18:	e19b      	b.n	800ed52 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	68db      	ldr	r3, [r3, #12]
 800ea1e:	683a      	ldr	r2, [r7, #0]
 800ea20:	429a      	cmp	r2, r3
 800ea22:	d902      	bls.n	800ea2a <f_lseek+0x114>
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	68db      	ldr	r3, [r3, #12]
 800ea28:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	683a      	ldr	r2, [r7, #0]
 800ea2e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800ea30:	683b      	ldr	r3, [r7, #0]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	f000 818d 	beq.w	800ed52 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800ea38:	683b      	ldr	r3, [r7, #0]
 800ea3a:	3b01      	subs	r3, #1
 800ea3c:	4619      	mov	r1, r3
 800ea3e:	6878      	ldr	r0, [r7, #4]
 800ea40:	f7fd fcc9 	bl	800c3d6 <clmt_clust>
 800ea44:	4602      	mov	r2, r0
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800ea4a:	68ba      	ldr	r2, [r7, #8]
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	69db      	ldr	r3, [r3, #28]
 800ea50:	4619      	mov	r1, r3
 800ea52:	4610      	mov	r0, r2
 800ea54:	f7fd f9bc 	bl	800bdd0 <clust2sect>
 800ea58:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800ea5a:	69bb      	ldr	r3, [r7, #24]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d104      	bne.n	800ea6a <f_lseek+0x154>
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	2202      	movs	r2, #2
 800ea64:	755a      	strb	r2, [r3, #21]
 800ea66:	2302      	movs	r3, #2
 800ea68:	e175      	b.n	800ed56 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800ea6a:	683b      	ldr	r3, [r7, #0]
 800ea6c:	3b01      	subs	r3, #1
 800ea6e:	68ba      	ldr	r2, [r7, #8]
 800ea70:	8992      	ldrh	r2, [r2, #12]
 800ea72:	fbb3 f3f2 	udiv	r3, r3, r2
 800ea76:	68ba      	ldr	r2, [r7, #8]
 800ea78:	8952      	ldrh	r2, [r2, #10]
 800ea7a:	3a01      	subs	r2, #1
 800ea7c:	4013      	ands	r3, r2
 800ea7e:	69ba      	ldr	r2, [r7, #24]
 800ea80:	4413      	add	r3, r2
 800ea82:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	699b      	ldr	r3, [r3, #24]
 800ea88:	68ba      	ldr	r2, [r7, #8]
 800ea8a:	8992      	ldrh	r2, [r2, #12]
 800ea8c:	fbb3 f1f2 	udiv	r1, r3, r2
 800ea90:	fb02 f201 	mul.w	r2, r2, r1
 800ea94:	1a9b      	subs	r3, r3, r2
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	f000 815b 	beq.w	800ed52 <f_lseek+0x43c>
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	6a1b      	ldr	r3, [r3, #32]
 800eaa0:	69ba      	ldr	r2, [r7, #24]
 800eaa2:	429a      	cmp	r2, r3
 800eaa4:	f000 8155 	beq.w	800ed52 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	7d1b      	ldrb	r3, [r3, #20]
 800eaac:	b25b      	sxtb	r3, r3
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	da18      	bge.n	800eae4 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800eab2:	68bb      	ldr	r3, [r7, #8]
 800eab4:	7858      	ldrb	r0, [r3, #1]
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	6a1a      	ldr	r2, [r3, #32]
 800eac0:	2301      	movs	r3, #1
 800eac2:	f7fc fdf9 	bl	800b6b8 <disk_write>
 800eac6:	4603      	mov	r3, r0
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d004      	beq.n	800ead6 <f_lseek+0x1c0>
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	2201      	movs	r2, #1
 800ead0:	755a      	strb	r2, [r3, #21]
 800ead2:	2301      	movs	r3, #1
 800ead4:	e13f      	b.n	800ed56 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	7d1b      	ldrb	r3, [r3, #20]
 800eada:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eade:	b2da      	uxtb	r2, r3
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800eae4:	68bb      	ldr	r3, [r7, #8]
 800eae6:	7858      	ldrb	r0, [r3, #1]
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800eaee:	2301      	movs	r3, #1
 800eaf0:	69ba      	ldr	r2, [r7, #24]
 800eaf2:	f7fc fdc1 	bl	800b678 <disk_read>
 800eaf6:	4603      	mov	r3, r0
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d004      	beq.n	800eb06 <f_lseek+0x1f0>
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	2201      	movs	r2, #1
 800eb00:	755a      	strb	r2, [r3, #21]
 800eb02:	2301      	movs	r3, #1
 800eb04:	e127      	b.n	800ed56 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	69ba      	ldr	r2, [r7, #24]
 800eb0a:	621a      	str	r2, [r3, #32]
 800eb0c:	e121      	b.n	800ed52 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	68db      	ldr	r3, [r3, #12]
 800eb12:	683a      	ldr	r2, [r7, #0]
 800eb14:	429a      	cmp	r2, r3
 800eb16:	d908      	bls.n	800eb2a <f_lseek+0x214>
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	7d1b      	ldrb	r3, [r3, #20]
 800eb1c:	f003 0302 	and.w	r3, r3, #2
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d102      	bne.n	800eb2a <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	68db      	ldr	r3, [r3, #12]
 800eb28:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	699b      	ldr	r3, [r3, #24]
 800eb2e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800eb30:	2300      	movs	r3, #0
 800eb32:	637b      	str	r3, [r7, #52]	; 0x34
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eb38:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800eb3a:	683b      	ldr	r3, [r7, #0]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	f000 80b5 	beq.w	800ecac <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800eb42:	68bb      	ldr	r3, [r7, #8]
 800eb44:	895b      	ldrh	r3, [r3, #10]
 800eb46:	461a      	mov	r2, r3
 800eb48:	68bb      	ldr	r3, [r7, #8]
 800eb4a:	899b      	ldrh	r3, [r3, #12]
 800eb4c:	fb03 f302 	mul.w	r3, r3, r2
 800eb50:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800eb52:	6a3b      	ldr	r3, [r7, #32]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d01b      	beq.n	800eb90 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800eb58:	683b      	ldr	r3, [r7, #0]
 800eb5a:	1e5a      	subs	r2, r3, #1
 800eb5c:	69fb      	ldr	r3, [r7, #28]
 800eb5e:	fbb2 f2f3 	udiv	r2, r2, r3
 800eb62:	6a3b      	ldr	r3, [r7, #32]
 800eb64:	1e59      	subs	r1, r3, #1
 800eb66:	69fb      	ldr	r3, [r7, #28]
 800eb68:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800eb6c:	429a      	cmp	r2, r3
 800eb6e:	d30f      	bcc.n	800eb90 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800eb70:	6a3b      	ldr	r3, [r7, #32]
 800eb72:	1e5a      	subs	r2, r3, #1
 800eb74:	69fb      	ldr	r3, [r7, #28]
 800eb76:	425b      	negs	r3, r3
 800eb78:	401a      	ands	r2, r3
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	699b      	ldr	r3, [r3, #24]
 800eb82:	683a      	ldr	r2, [r7, #0]
 800eb84:	1ad3      	subs	r3, r2, r3
 800eb86:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	69db      	ldr	r3, [r3, #28]
 800eb8c:	63bb      	str	r3, [r7, #56]	; 0x38
 800eb8e:	e022      	b.n	800ebd6 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	689b      	ldr	r3, [r3, #8]
 800eb94:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800eb96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d119      	bne.n	800ebd0 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	2100      	movs	r1, #0
 800eba0:	4618      	mov	r0, r3
 800eba2:	f7fd fb80 	bl	800c2a6 <create_chain>
 800eba6:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800eba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebaa:	2b01      	cmp	r3, #1
 800ebac:	d104      	bne.n	800ebb8 <f_lseek+0x2a2>
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	2202      	movs	r2, #2
 800ebb2:	755a      	strb	r2, [r3, #21]
 800ebb4:	2302      	movs	r3, #2
 800ebb6:	e0ce      	b.n	800ed56 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ebb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebbe:	d104      	bne.n	800ebca <f_lseek+0x2b4>
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	2201      	movs	r2, #1
 800ebc4:	755a      	strb	r2, [r3, #21]
 800ebc6:	2301      	movs	r3, #1
 800ebc8:	e0c5      	b.n	800ed56 <f_lseek+0x440>
					fp->obj.sclust = clst;
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ebce:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ebd4:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800ebd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d067      	beq.n	800ecac <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800ebdc:	e03a      	b.n	800ec54 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800ebde:	683a      	ldr	r2, [r7, #0]
 800ebe0:	69fb      	ldr	r3, [r7, #28]
 800ebe2:	1ad3      	subs	r3, r2, r3
 800ebe4:	603b      	str	r3, [r7, #0]
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	699a      	ldr	r2, [r3, #24]
 800ebea:	69fb      	ldr	r3, [r7, #28]
 800ebec:	441a      	add	r2, r3
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	7d1b      	ldrb	r3, [r3, #20]
 800ebf6:	f003 0302 	and.w	r3, r3, #2
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d00b      	beq.n	800ec16 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ec02:	4618      	mov	r0, r3
 800ec04:	f7fd fb4f 	bl	800c2a6 <create_chain>
 800ec08:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800ec0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d108      	bne.n	800ec22 <f_lseek+0x30c>
							ofs = 0; break;
 800ec10:	2300      	movs	r3, #0
 800ec12:	603b      	str	r3, [r7, #0]
 800ec14:	e022      	b.n	800ec5c <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	f7fd f8f7 	bl	800be0e <get_fat>
 800ec20:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ec22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec28:	d104      	bne.n	800ec34 <f_lseek+0x31e>
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	2201      	movs	r2, #1
 800ec2e:	755a      	strb	r2, [r3, #21]
 800ec30:	2301      	movs	r3, #1
 800ec32:	e090      	b.n	800ed56 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800ec34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec36:	2b01      	cmp	r3, #1
 800ec38:	d904      	bls.n	800ec44 <f_lseek+0x32e>
 800ec3a:	68bb      	ldr	r3, [r7, #8]
 800ec3c:	6a1b      	ldr	r3, [r3, #32]
 800ec3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ec40:	429a      	cmp	r2, r3
 800ec42:	d304      	bcc.n	800ec4e <f_lseek+0x338>
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	2202      	movs	r2, #2
 800ec48:	755a      	strb	r2, [r3, #21]
 800ec4a:	2302      	movs	r3, #2
 800ec4c:	e083      	b.n	800ed56 <f_lseek+0x440>
					fp->clust = clst;
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ec52:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800ec54:	683a      	ldr	r2, [r7, #0]
 800ec56:	69fb      	ldr	r3, [r7, #28]
 800ec58:	429a      	cmp	r2, r3
 800ec5a:	d8c0      	bhi.n	800ebde <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	699a      	ldr	r2, [r3, #24]
 800ec60:	683b      	ldr	r3, [r7, #0]
 800ec62:	441a      	add	r2, r3
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800ec68:	68bb      	ldr	r3, [r7, #8]
 800ec6a:	899b      	ldrh	r3, [r3, #12]
 800ec6c:	461a      	mov	r2, r3
 800ec6e:	683b      	ldr	r3, [r7, #0]
 800ec70:	fbb3 f1f2 	udiv	r1, r3, r2
 800ec74:	fb02 f201 	mul.w	r2, r2, r1
 800ec78:	1a9b      	subs	r3, r3, r2
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d016      	beq.n	800ecac <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800ec7e:	68bb      	ldr	r3, [r7, #8]
 800ec80:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ec82:	4618      	mov	r0, r3
 800ec84:	f7fd f8a4 	bl	800bdd0 <clust2sect>
 800ec88:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800ec8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d104      	bne.n	800ec9a <f_lseek+0x384>
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	2202      	movs	r2, #2
 800ec94:	755a      	strb	r2, [r3, #21]
 800ec96:	2302      	movs	r3, #2
 800ec98:	e05d      	b.n	800ed56 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800ec9a:	68bb      	ldr	r3, [r7, #8]
 800ec9c:	899b      	ldrh	r3, [r3, #12]
 800ec9e:	461a      	mov	r2, r3
 800eca0:	683b      	ldr	r3, [r7, #0]
 800eca2:	fbb3 f3f2 	udiv	r3, r3, r2
 800eca6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eca8:	4413      	add	r3, r2
 800ecaa:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	699a      	ldr	r2, [r3, #24]
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	68db      	ldr	r3, [r3, #12]
 800ecb4:	429a      	cmp	r2, r3
 800ecb6:	d90a      	bls.n	800ecce <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	699a      	ldr	r2, [r3, #24]
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	7d1b      	ldrb	r3, [r3, #20]
 800ecc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ecc8:	b2da      	uxtb	r2, r3
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	699b      	ldr	r3, [r3, #24]
 800ecd2:	68ba      	ldr	r2, [r7, #8]
 800ecd4:	8992      	ldrh	r2, [r2, #12]
 800ecd6:	fbb3 f1f2 	udiv	r1, r3, r2
 800ecda:	fb02 f201 	mul.w	r2, r2, r1
 800ecde:	1a9b      	subs	r3, r3, r2
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d036      	beq.n	800ed52 <f_lseek+0x43c>
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	6a1b      	ldr	r3, [r3, #32]
 800ece8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ecea:	429a      	cmp	r2, r3
 800ecec:	d031      	beq.n	800ed52 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	7d1b      	ldrb	r3, [r3, #20]
 800ecf2:	b25b      	sxtb	r3, r3
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	da18      	bge.n	800ed2a <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ecf8:	68bb      	ldr	r3, [r7, #8]
 800ecfa:	7858      	ldrb	r0, [r3, #1]
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	6a1a      	ldr	r2, [r3, #32]
 800ed06:	2301      	movs	r3, #1
 800ed08:	f7fc fcd6 	bl	800b6b8 <disk_write>
 800ed0c:	4603      	mov	r3, r0
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d004      	beq.n	800ed1c <f_lseek+0x406>
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	2201      	movs	r2, #1
 800ed16:	755a      	strb	r2, [r3, #21]
 800ed18:	2301      	movs	r3, #1
 800ed1a:	e01c      	b.n	800ed56 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	7d1b      	ldrb	r3, [r3, #20]
 800ed20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ed24:	b2da      	uxtb	r2, r3
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ed2a:	68bb      	ldr	r3, [r7, #8]
 800ed2c:	7858      	ldrb	r0, [r3, #1]
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ed34:	2301      	movs	r3, #1
 800ed36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ed38:	f7fc fc9e 	bl	800b678 <disk_read>
 800ed3c:	4603      	mov	r3, r0
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d004      	beq.n	800ed4c <f_lseek+0x436>
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	2201      	movs	r2, #1
 800ed46:	755a      	strb	r2, [r3, #21]
 800ed48:	2301      	movs	r3, #1
 800ed4a:	e004      	b.n	800ed56 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ed50:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800ed52:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800ed56:	4618      	mov	r0, r3
 800ed58:	3740      	adds	r7, #64	; 0x40
 800ed5a:	46bd      	mov	sp, r7
 800ed5c:	bd80      	pop	{r7, pc}

0800ed5e <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800ed5e:	b580      	push	{r7, lr}
 800ed60:	b0a0      	sub	sp, #128	; 0x80
 800ed62:	af00      	add	r7, sp, #0
 800ed64:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800ed66:	2300      	movs	r3, #0
 800ed68:	67bb      	str	r3, [r7, #120]	; 0x78
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800ed6a:	f107 010c 	add.w	r1, r7, #12
 800ed6e:	1d3b      	adds	r3, r7, #4
 800ed70:	2202      	movs	r2, #2
 800ed72:	4618      	mov	r0, r3
 800ed74:	f7fe fd16 	bl	800d7a4 <find_volume>
 800ed78:	4603      	mov	r3, r0
 800ed7a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	dj.obj.fs = fs;
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	647b      	str	r3, [r7, #68]	; 0x44
	if (res == FR_OK) {
 800ed82:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	f040 80a4 	bne.w	800eed4 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 800ed8c:	687a      	ldr	r2, [r7, #4]
 800ed8e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800ed92:	4611      	mov	r1, r2
 800ed94:	4618      	mov	r0, r3
 800ed96:	f7fe fbd5 	bl	800d544 <follow_path>
 800ed9a:	4603      	mov	r3, r0
 800ed9c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 800eda0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d108      	bne.n	800edba <f_unlink+0x5c>
 800eda8:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800edac:	f003 0320 	and.w	r3, r3, #32
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d002      	beq.n	800edba <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 800edb4:	2306      	movs	r3, #6
 800edb6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800edba:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d108      	bne.n	800edd4 <f_unlink+0x76>
 800edc2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800edc6:	2102      	movs	r1, #2
 800edc8:	4618      	mov	r0, r3
 800edca:	f7fc fdb3 	bl	800b934 <chk_lock>
 800edce:	4603      	mov	r3, r0
 800edd0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800edd4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d17b      	bne.n	800eed4 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800eddc:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800ede0:	b25b      	sxtb	r3, r3
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	da03      	bge.n	800edee <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800ede6:	2306      	movs	r3, #6
 800ede8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800edec:	e008      	b.n	800ee00 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800edee:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800edf2:	f003 0301 	and.w	r3, r3, #1
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d002      	beq.n	800ee00 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800edfa:	2307      	movs	r3, #7
 800edfc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				}
			}
			if (res == FR_OK) {
 800ee00:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d13d      	bne.n	800ee84 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ee0c:	4611      	mov	r1, r2
 800ee0e:	4618      	mov	r0, r3
 800ee10:	f7fd fcbf 	bl	800c792 <ld_clust>
 800ee14:	67b8      	str	r0, [r7, #120]	; 0x78
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800ee16:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800ee1a:	f003 0310 	and.w	r3, r3, #16
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d030      	beq.n	800ee84 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	69db      	ldr	r3, [r3, #28]
 800ee26:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ee28:	429a      	cmp	r2, r3
 800ee2a:	d103      	bne.n	800ee34 <f_unlink+0xd6>
						res = FR_DENIED;
 800ee2c:	2307      	movs	r3, #7
 800ee2e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800ee32:	e027      	b.n	800ee84 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 800ee38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ee3a:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800ee3c:	f107 0310 	add.w	r3, r7, #16
 800ee40:	2100      	movs	r1, #0
 800ee42:	4618      	mov	r0, r3
 800ee44:	f7fd faff 	bl	800c446 <dir_sdi>
 800ee48:	4603      	mov	r3, r0
 800ee4a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						if (res == FR_OK) {
 800ee4e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d116      	bne.n	800ee84 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 800ee56:	f107 0310 	add.w	r3, r7, #16
 800ee5a:	2100      	movs	r1, #0
 800ee5c:	4618      	mov	r0, r3
 800ee5e:	f7fd fec3 	bl	800cbe8 <dir_read>
 800ee62:	4603      	mov	r3, r0
 800ee64:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800ee68:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d102      	bne.n	800ee76 <f_unlink+0x118>
 800ee70:	2307      	movs	r3, #7
 800ee72:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800ee76:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800ee7a:	2b04      	cmp	r3, #4
 800ee7c:	d102      	bne.n	800ee84 <f_unlink+0x126>
 800ee7e:	2300      	movs	r3, #0
 800ee80:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						}
					}
				}
			}
			if (res == FR_OK) {
 800ee84:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d123      	bne.n	800eed4 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800ee8c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800ee90:	4618      	mov	r0, r3
 800ee92:	f7fe f909 	bl	800d0a8 <dir_remove>
 800ee96:	4603      	mov	r3, r0
 800ee98:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800ee9c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d10c      	bne.n	800eebe <f_unlink+0x160>
 800eea4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d009      	beq.n	800eebe <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800eeaa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800eeae:	2200      	movs	r2, #0
 800eeb0:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	f7fd f992 	bl	800c1dc <remove_chain>
 800eeb8:	4603      	mov	r3, r0
 800eeba:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800eebe:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d106      	bne.n	800eed4 <f_unlink+0x176>
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	4618      	mov	r0, r3
 800eeca:	f7fc ff11 	bl	800bcf0 <sync_fs>
 800eece:	4603      	mov	r3, r0
 800eed0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800eed4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800eed8:	4618      	mov	r0, r3
 800eeda:	3780      	adds	r7, #128	; 0x80
 800eedc:	46bd      	mov	sp, r7
 800eede:	bd80      	pop	{r7, pc}

0800eee0 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b098      	sub	sp, #96	; 0x60
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800eee8:	f107 010c 	add.w	r1, r7, #12
 800eeec:	1d3b      	adds	r3, r7, #4
 800eeee:	2202      	movs	r2, #2
 800eef0:	4618      	mov	r0, r3
 800eef2:	f7fe fc57 	bl	800d7a4 <find_volume>
 800eef6:	4603      	mov	r3, r0
 800eef8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	dj.obj.fs = fs;
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	613b      	str	r3, [r7, #16]
	if (res == FR_OK) {
 800ef00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	f040 80ff 	bne.w	800f108 <f_mkdir+0x228>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 800ef0a:	687a      	ldr	r2, [r7, #4]
 800ef0c:	f107 0310 	add.w	r3, r7, #16
 800ef10:	4611      	mov	r1, r2
 800ef12:	4618      	mov	r0, r3
 800ef14:	f7fe fb16 	bl	800d544 <follow_path>
 800ef18:	4603      	mov	r3, r0
 800ef1a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800ef1e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d102      	bne.n	800ef2c <f_mkdir+0x4c>
 800ef26:	2308      	movs	r3, #8
 800ef28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 800ef2c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ef30:	2b04      	cmp	r3, #4
 800ef32:	d108      	bne.n	800ef46 <f_mkdir+0x66>
 800ef34:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ef38:	f003 0320 	and.w	r3, r3, #32
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d002      	beq.n	800ef46 <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 800ef40:	2306      	movs	r3, #6
 800ef42:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800ef46:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ef4a:	2b04      	cmp	r3, #4
 800ef4c:	f040 80dc 	bne.w	800f108 <f_mkdir+0x228>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800ef50:	f107 0310 	add.w	r3, r7, #16
 800ef54:	2100      	movs	r1, #0
 800ef56:	4618      	mov	r0, r3
 800ef58:	f7fd f9a5 	bl	800c2a6 <create_chain>
 800ef5c:	64f8      	str	r0, [r7, #76]	; 0x4c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	895b      	ldrh	r3, [r3, #10]
 800ef62:	461a      	mov	r2, r3
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	899b      	ldrh	r3, [r3, #12]
 800ef68:	fb03 f302 	mul.w	r3, r3, r2
 800ef6c:	61fb      	str	r3, [r7, #28]
			res = FR_OK;
 800ef6e:	2300      	movs	r3, #0
 800ef70:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800ef74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d102      	bne.n	800ef80 <f_mkdir+0xa0>
 800ef7a:	2307      	movs	r3, #7
 800ef7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 1) res = FR_INT_ERR;
 800ef80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ef82:	2b01      	cmp	r3, #1
 800ef84:	d102      	bne.n	800ef8c <f_mkdir+0xac>
 800ef86:	2302      	movs	r3, #2
 800ef88:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ef8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ef8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef92:	d102      	bne.n	800ef9a <f_mkdir+0xba>
 800ef94:	2301      	movs	r3, #1
 800ef96:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800ef9a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d106      	bne.n	800efb0 <f_mkdir+0xd0>
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	4618      	mov	r0, r3
 800efa6:	f7fc fe31 	bl	800bc0c <sync_window>
 800efaa:	4603      	mov	r3, r0
 800efac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			tm = GET_FATTIME();
 800efb0:	f7fc f8d2 	bl	800b158 <get_fattime>
 800efb4:	64b8      	str	r0, [r7, #72]	; 0x48
			if (res == FR_OK) {					/* Initialize the new directory table */
 800efb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d16c      	bne.n	800f098 <f_mkdir+0x1b8>
				dsc = clust2sect(fs, dcl);
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800efc2:	4618      	mov	r0, r3
 800efc4:	f7fc ff04 	bl	800bdd0 <clust2sect>
 800efc8:	6578      	str	r0, [r7, #84]	; 0x54
				dir = fs->win;
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	333c      	adds	r3, #60	; 0x3c
 800efce:	647b      	str	r3, [r7, #68]	; 0x44
				mem_set(dir, 0, SS(fs));
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	899b      	ldrh	r3, [r3, #12]
 800efd4:	461a      	mov	r2, r3
 800efd6:	2100      	movs	r1, #0
 800efd8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800efda:	f7fc fc4e 	bl	800b87a <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800efde:	220b      	movs	r2, #11
 800efe0:	2120      	movs	r1, #32
 800efe2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800efe4:	f7fc fc49 	bl	800b87a <mem_set>
					dir[DIR_Name] = '.';
 800efe8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efea:	222e      	movs	r2, #46	; 0x2e
 800efec:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800efee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eff0:	330b      	adds	r3, #11
 800eff2:	2210      	movs	r2, #16
 800eff4:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800eff6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eff8:	3316      	adds	r3, #22
 800effa:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800effc:	4618      	mov	r0, r3
 800effe:	f7fc fbef 	bl	800b7e0 <st_dword>
					st_clust(fs, dir, dcl);
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f006:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f008:	4618      	mov	r0, r3
 800f00a:	f7fd fbe1 	bl	800c7d0 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800f00e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f010:	3320      	adds	r3, #32
 800f012:	2220      	movs	r2, #32
 800f014:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f016:	4618      	mov	r0, r3
 800f018:	f7fc fc0e 	bl	800b838 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800f01c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f01e:	3321      	adds	r3, #33	; 0x21
 800f020:	222e      	movs	r2, #46	; 0x2e
 800f022:	701a      	strb	r2, [r3, #0]
 800f024:	69bb      	ldr	r3, [r7, #24]
 800f026:	653b      	str	r3, [r7, #80]	; 0x50
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	781b      	ldrb	r3, [r3, #0]
 800f02c:	2b03      	cmp	r3, #3
 800f02e:	d106      	bne.n	800f03e <f_mkdir+0x15e>
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f034:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f036:	429a      	cmp	r2, r3
 800f038:	d101      	bne.n	800f03e <f_mkdir+0x15e>
 800f03a:	2300      	movs	r3, #0
 800f03c:	653b      	str	r3, [r7, #80]	; 0x50
					st_clust(fs, dir + SZDIRE, pcl);
 800f03e:	68f8      	ldr	r0, [r7, #12]
 800f040:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f042:	3320      	adds	r3, #32
 800f044:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f046:	4619      	mov	r1, r3
 800f048:	f7fd fbc2 	bl	800c7d0 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	895b      	ldrh	r3, [r3, #10]
 800f050:	65bb      	str	r3, [r7, #88]	; 0x58
 800f052:	e01c      	b.n	800f08e <f_mkdir+0x1ae>
					fs->winsect = dsc++;
 800f054:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f056:	1c5a      	adds	r2, r3, #1
 800f058:	657a      	str	r2, [r7, #84]	; 0x54
 800f05a:	68fa      	ldr	r2, [r7, #12]
 800f05c:	6393      	str	r3, [r2, #56]	; 0x38
					fs->wflag = 1;
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	2201      	movs	r2, #1
 800f062:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800f064:	68fb      	ldr	r3, [r7, #12]
 800f066:	4618      	mov	r0, r3
 800f068:	f7fc fdd0 	bl	800bc0c <sync_window>
 800f06c:	4603      	mov	r3, r0
 800f06e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (res != FR_OK) break;
 800f072:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f076:	2b00      	cmp	r3, #0
 800f078:	d10d      	bne.n	800f096 <f_mkdir+0x1b6>
					mem_set(dir, 0, SS(fs));
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	899b      	ldrh	r3, [r3, #12]
 800f07e:	461a      	mov	r2, r3
 800f080:	2100      	movs	r1, #0
 800f082:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f084:	f7fc fbf9 	bl	800b87a <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800f088:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f08a:	3b01      	subs	r3, #1
 800f08c:	65bb      	str	r3, [r7, #88]	; 0x58
 800f08e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f090:	2b00      	cmp	r3, #0
 800f092:	d1df      	bne.n	800f054 <f_mkdir+0x174>
 800f094:	e000      	b.n	800f098 <f_mkdir+0x1b8>
					if (res != FR_OK) break;
 800f096:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800f098:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d107      	bne.n	800f0b0 <f_mkdir+0x1d0>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800f0a0:	f107 0310 	add.w	r3, r7, #16
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	f7fd ff07 	bl	800ceb8 <dir_register>
 800f0aa:	4603      	mov	r3, r0
 800f0ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
			if (res == FR_OK) {
 800f0b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d120      	bne.n	800f0fa <f_mkdir+0x21a>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800f0b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0ba:	647b      	str	r3, [r7, #68]	; 0x44
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800f0bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f0be:	3316      	adds	r3, #22
 800f0c0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f0c2:	4618      	mov	r0, r3
 800f0c4:	f7fc fb8c 	bl	800b7e0 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f0cc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f0ce:	4618      	mov	r0, r3
 800f0d0:	f7fd fb7e 	bl	800c7d0 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800f0d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f0d6:	330b      	adds	r3, #11
 800f0d8:	2210      	movs	r2, #16
 800f0da:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	2201      	movs	r2, #1
 800f0e0:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800f0e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d10e      	bne.n	800f108 <f_mkdir+0x228>
					res = sync_fs(fs);
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	4618      	mov	r0, r3
 800f0ee:	f7fc fdff 	bl	800bcf0 <sync_fs>
 800f0f2:	4603      	mov	r3, r0
 800f0f4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800f0f8:	e006      	b.n	800f108 <f_mkdir+0x228>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800f0fa:	f107 0310 	add.w	r3, r7, #16
 800f0fe:	2200      	movs	r2, #0
 800f100:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f102:	4618      	mov	r0, r3
 800f104:	f7fd f86a 	bl	800c1dc <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800f108:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800f10c:	4618      	mov	r0, r3
 800f10e:	3760      	adds	r7, #96	; 0x60
 800f110:	46bd      	mov	sp, r7
 800f112:	bd80      	pop	{r7, pc}

0800f114 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800f114:	b580      	push	{r7, lr}
 800f116:	b088      	sub	sp, #32
 800f118:	af00      	add	r7, sp, #0
 800f11a:	60f8      	str	r0, [r7, #12]
 800f11c:	60b9      	str	r1, [r7, #8]
 800f11e:	607a      	str	r2, [r7, #4]
	int n = 0;
 800f120:	2300      	movs	r3, #0
 800f122:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800f128:	e01b      	b.n	800f162 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800f12a:	f107 0310 	add.w	r3, r7, #16
 800f12e:	f107 0114 	add.w	r1, r7, #20
 800f132:	2201      	movs	r2, #1
 800f134:	6878      	ldr	r0, [r7, #4]
 800f136:	f7ff f809 	bl	800e14c <f_read>
		if (rc != 1) break;
 800f13a:	693b      	ldr	r3, [r7, #16]
 800f13c:	2b01      	cmp	r3, #1
 800f13e:	d116      	bne.n	800f16e <f_gets+0x5a>
		c = s[0];
 800f140:	7d3b      	ldrb	r3, [r7, #20]
 800f142:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800f144:	7dfb      	ldrb	r3, [r7, #23]
 800f146:	2b0d      	cmp	r3, #13
 800f148:	d100      	bne.n	800f14c <f_gets+0x38>
 800f14a:	e00a      	b.n	800f162 <f_gets+0x4e>
		*p++ = c;
 800f14c:	69bb      	ldr	r3, [r7, #24]
 800f14e:	1c5a      	adds	r2, r3, #1
 800f150:	61ba      	str	r2, [r7, #24]
 800f152:	7dfa      	ldrb	r2, [r7, #23]
 800f154:	701a      	strb	r2, [r3, #0]
		n++;
 800f156:	69fb      	ldr	r3, [r7, #28]
 800f158:	3301      	adds	r3, #1
 800f15a:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800f15c:	7dfb      	ldrb	r3, [r7, #23]
 800f15e:	2b0a      	cmp	r3, #10
 800f160:	d007      	beq.n	800f172 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800f162:	68bb      	ldr	r3, [r7, #8]
 800f164:	3b01      	subs	r3, #1
 800f166:	69fa      	ldr	r2, [r7, #28]
 800f168:	429a      	cmp	r2, r3
 800f16a:	dbde      	blt.n	800f12a <f_gets+0x16>
 800f16c:	e002      	b.n	800f174 <f_gets+0x60>
		if (rc != 1) break;
 800f16e:	bf00      	nop
 800f170:	e000      	b.n	800f174 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 800f172:	bf00      	nop
	}
	*p = 0;
 800f174:	69bb      	ldr	r3, [r7, #24]
 800f176:	2200      	movs	r2, #0
 800f178:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800f17a:	69fb      	ldr	r3, [r7, #28]
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d001      	beq.n	800f184 <f_gets+0x70>
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	e000      	b.n	800f186 <f_gets+0x72>
 800f184:	2300      	movs	r3, #0
}
 800f186:	4618      	mov	r0, r3
 800f188:	3720      	adds	r7, #32
 800f18a:	46bd      	mov	sp, r7
 800f18c:	bd80      	pop	{r7, pc}
	...

0800f190 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f190:	b480      	push	{r7}
 800f192:	b087      	sub	sp, #28
 800f194:	af00      	add	r7, sp, #0
 800f196:	60f8      	str	r0, [r7, #12]
 800f198:	60b9      	str	r1, [r7, #8]
 800f19a:	4613      	mov	r3, r2
 800f19c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f19e:	2301      	movs	r3, #1
 800f1a0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f1a2:	2300      	movs	r3, #0
 800f1a4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f1a6:	4b1f      	ldr	r3, [pc, #124]	; (800f224 <FATFS_LinkDriverEx+0x94>)
 800f1a8:	7a5b      	ldrb	r3, [r3, #9]
 800f1aa:	b2db      	uxtb	r3, r3
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d131      	bne.n	800f214 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f1b0:	4b1c      	ldr	r3, [pc, #112]	; (800f224 <FATFS_LinkDriverEx+0x94>)
 800f1b2:	7a5b      	ldrb	r3, [r3, #9]
 800f1b4:	b2db      	uxtb	r3, r3
 800f1b6:	461a      	mov	r2, r3
 800f1b8:	4b1a      	ldr	r3, [pc, #104]	; (800f224 <FATFS_LinkDriverEx+0x94>)
 800f1ba:	2100      	movs	r1, #0
 800f1bc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f1be:	4b19      	ldr	r3, [pc, #100]	; (800f224 <FATFS_LinkDriverEx+0x94>)
 800f1c0:	7a5b      	ldrb	r3, [r3, #9]
 800f1c2:	b2db      	uxtb	r3, r3
 800f1c4:	4a17      	ldr	r2, [pc, #92]	; (800f224 <FATFS_LinkDriverEx+0x94>)
 800f1c6:	009b      	lsls	r3, r3, #2
 800f1c8:	4413      	add	r3, r2
 800f1ca:	68fa      	ldr	r2, [r7, #12]
 800f1cc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f1ce:	4b15      	ldr	r3, [pc, #84]	; (800f224 <FATFS_LinkDriverEx+0x94>)
 800f1d0:	7a5b      	ldrb	r3, [r3, #9]
 800f1d2:	b2db      	uxtb	r3, r3
 800f1d4:	461a      	mov	r2, r3
 800f1d6:	4b13      	ldr	r3, [pc, #76]	; (800f224 <FATFS_LinkDriverEx+0x94>)
 800f1d8:	4413      	add	r3, r2
 800f1da:	79fa      	ldrb	r2, [r7, #7]
 800f1dc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f1de:	4b11      	ldr	r3, [pc, #68]	; (800f224 <FATFS_LinkDriverEx+0x94>)
 800f1e0:	7a5b      	ldrb	r3, [r3, #9]
 800f1e2:	b2db      	uxtb	r3, r3
 800f1e4:	1c5a      	adds	r2, r3, #1
 800f1e6:	b2d1      	uxtb	r1, r2
 800f1e8:	4a0e      	ldr	r2, [pc, #56]	; (800f224 <FATFS_LinkDriverEx+0x94>)
 800f1ea:	7251      	strb	r1, [r2, #9]
 800f1ec:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f1ee:	7dbb      	ldrb	r3, [r7, #22]
 800f1f0:	3330      	adds	r3, #48	; 0x30
 800f1f2:	b2da      	uxtb	r2, r3
 800f1f4:	68bb      	ldr	r3, [r7, #8]
 800f1f6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f1f8:	68bb      	ldr	r3, [r7, #8]
 800f1fa:	3301      	adds	r3, #1
 800f1fc:	223a      	movs	r2, #58	; 0x3a
 800f1fe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f200:	68bb      	ldr	r3, [r7, #8]
 800f202:	3302      	adds	r3, #2
 800f204:	222f      	movs	r2, #47	; 0x2f
 800f206:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f208:	68bb      	ldr	r3, [r7, #8]
 800f20a:	3303      	adds	r3, #3
 800f20c:	2200      	movs	r2, #0
 800f20e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f210:	2300      	movs	r3, #0
 800f212:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f214:	7dfb      	ldrb	r3, [r7, #23]
}
 800f216:	4618      	mov	r0, r3
 800f218:	371c      	adds	r7, #28
 800f21a:	46bd      	mov	sp, r7
 800f21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f220:	4770      	bx	lr
 800f222:	bf00      	nop
 800f224:	200007cc 	.word	0x200007cc

0800f228 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f228:	b580      	push	{r7, lr}
 800f22a:	b082      	sub	sp, #8
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
 800f230:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f232:	2200      	movs	r2, #0
 800f234:	6839      	ldr	r1, [r7, #0]
 800f236:	6878      	ldr	r0, [r7, #4]
 800f238:	f7ff ffaa 	bl	800f190 <FATFS_LinkDriverEx>
 800f23c:	4603      	mov	r3, r0
}
 800f23e:	4618      	mov	r0, r3
 800f240:	3708      	adds	r7, #8
 800f242:	46bd      	mov	sp, r7
 800f244:	bd80      	pop	{r7, pc}
	...

0800f248 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800f248:	b480      	push	{r7}
 800f24a:	b085      	sub	sp, #20
 800f24c:	af00      	add	r7, sp, #0
 800f24e:	4603      	mov	r3, r0
 800f250:	6039      	str	r1, [r7, #0]
 800f252:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800f254:	88fb      	ldrh	r3, [r7, #6]
 800f256:	2b7f      	cmp	r3, #127	; 0x7f
 800f258:	d802      	bhi.n	800f260 <ff_convert+0x18>
		c = chr;
 800f25a:	88fb      	ldrh	r3, [r7, #6]
 800f25c:	81fb      	strh	r3, [r7, #14]
 800f25e:	e025      	b.n	800f2ac <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800f260:	683b      	ldr	r3, [r7, #0]
 800f262:	2b00      	cmp	r3, #0
 800f264:	d00b      	beq.n	800f27e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800f266:	88fb      	ldrh	r3, [r7, #6]
 800f268:	2bff      	cmp	r3, #255	; 0xff
 800f26a:	d805      	bhi.n	800f278 <ff_convert+0x30>
 800f26c:	88fb      	ldrh	r3, [r7, #6]
 800f26e:	3b80      	subs	r3, #128	; 0x80
 800f270:	4a12      	ldr	r2, [pc, #72]	; (800f2bc <ff_convert+0x74>)
 800f272:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f276:	e000      	b.n	800f27a <ff_convert+0x32>
 800f278:	2300      	movs	r3, #0
 800f27a:	81fb      	strh	r3, [r7, #14]
 800f27c:	e016      	b.n	800f2ac <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800f27e:	2300      	movs	r3, #0
 800f280:	81fb      	strh	r3, [r7, #14]
 800f282:	e009      	b.n	800f298 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800f284:	89fb      	ldrh	r3, [r7, #14]
 800f286:	4a0d      	ldr	r2, [pc, #52]	; (800f2bc <ff_convert+0x74>)
 800f288:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f28c:	88fa      	ldrh	r2, [r7, #6]
 800f28e:	429a      	cmp	r2, r3
 800f290:	d006      	beq.n	800f2a0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800f292:	89fb      	ldrh	r3, [r7, #14]
 800f294:	3301      	adds	r3, #1
 800f296:	81fb      	strh	r3, [r7, #14]
 800f298:	89fb      	ldrh	r3, [r7, #14]
 800f29a:	2b7f      	cmp	r3, #127	; 0x7f
 800f29c:	d9f2      	bls.n	800f284 <ff_convert+0x3c>
 800f29e:	e000      	b.n	800f2a2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800f2a0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800f2a2:	89fb      	ldrh	r3, [r7, #14]
 800f2a4:	3380      	adds	r3, #128	; 0x80
 800f2a6:	b29b      	uxth	r3, r3
 800f2a8:	b2db      	uxtb	r3, r3
 800f2aa:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800f2ac:	89fb      	ldrh	r3, [r7, #14]
}
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	3714      	adds	r7, #20
 800f2b2:	46bd      	mov	sp, r7
 800f2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b8:	4770      	bx	lr
 800f2ba:	bf00      	nop
 800f2bc:	080143a8 	.word	0x080143a8

0800f2c0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800f2c0:	b480      	push	{r7}
 800f2c2:	b087      	sub	sp, #28
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	4603      	mov	r3, r0
 800f2c8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800f2ca:	88fb      	ldrh	r3, [r7, #6]
 800f2cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f2d0:	d201      	bcs.n	800f2d6 <ff_wtoupper+0x16>
 800f2d2:	4b3e      	ldr	r3, [pc, #248]	; (800f3cc <ff_wtoupper+0x10c>)
 800f2d4:	e000      	b.n	800f2d8 <ff_wtoupper+0x18>
 800f2d6:	4b3e      	ldr	r3, [pc, #248]	; (800f3d0 <ff_wtoupper+0x110>)
 800f2d8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800f2da:	697b      	ldr	r3, [r7, #20]
 800f2dc:	1c9a      	adds	r2, r3, #2
 800f2de:	617a      	str	r2, [r7, #20]
 800f2e0:	881b      	ldrh	r3, [r3, #0]
 800f2e2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800f2e4:	8a7b      	ldrh	r3, [r7, #18]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d068      	beq.n	800f3bc <ff_wtoupper+0xfc>
 800f2ea:	88fa      	ldrh	r2, [r7, #6]
 800f2ec:	8a7b      	ldrh	r3, [r7, #18]
 800f2ee:	429a      	cmp	r2, r3
 800f2f0:	d364      	bcc.n	800f3bc <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800f2f2:	697b      	ldr	r3, [r7, #20]
 800f2f4:	1c9a      	adds	r2, r3, #2
 800f2f6:	617a      	str	r2, [r7, #20]
 800f2f8:	881b      	ldrh	r3, [r3, #0]
 800f2fa:	823b      	strh	r3, [r7, #16]
 800f2fc:	8a3b      	ldrh	r3, [r7, #16]
 800f2fe:	0a1b      	lsrs	r3, r3, #8
 800f300:	81fb      	strh	r3, [r7, #14]
 800f302:	8a3b      	ldrh	r3, [r7, #16]
 800f304:	b2db      	uxtb	r3, r3
 800f306:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800f308:	88fa      	ldrh	r2, [r7, #6]
 800f30a:	8a79      	ldrh	r1, [r7, #18]
 800f30c:	8a3b      	ldrh	r3, [r7, #16]
 800f30e:	440b      	add	r3, r1
 800f310:	429a      	cmp	r2, r3
 800f312:	da49      	bge.n	800f3a8 <ff_wtoupper+0xe8>
			switch (cmd) {
 800f314:	89fb      	ldrh	r3, [r7, #14]
 800f316:	2b08      	cmp	r3, #8
 800f318:	d84f      	bhi.n	800f3ba <ff_wtoupper+0xfa>
 800f31a:	a201      	add	r2, pc, #4	; (adr r2, 800f320 <ff_wtoupper+0x60>)
 800f31c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f320:	0800f345 	.word	0x0800f345
 800f324:	0800f357 	.word	0x0800f357
 800f328:	0800f36d 	.word	0x0800f36d
 800f32c:	0800f375 	.word	0x0800f375
 800f330:	0800f37d 	.word	0x0800f37d
 800f334:	0800f385 	.word	0x0800f385
 800f338:	0800f38d 	.word	0x0800f38d
 800f33c:	0800f395 	.word	0x0800f395
 800f340:	0800f39d 	.word	0x0800f39d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800f344:	88fa      	ldrh	r2, [r7, #6]
 800f346:	8a7b      	ldrh	r3, [r7, #18]
 800f348:	1ad3      	subs	r3, r2, r3
 800f34a:	005b      	lsls	r3, r3, #1
 800f34c:	697a      	ldr	r2, [r7, #20]
 800f34e:	4413      	add	r3, r2
 800f350:	881b      	ldrh	r3, [r3, #0]
 800f352:	80fb      	strh	r3, [r7, #6]
 800f354:	e027      	b.n	800f3a6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800f356:	88fa      	ldrh	r2, [r7, #6]
 800f358:	8a7b      	ldrh	r3, [r7, #18]
 800f35a:	1ad3      	subs	r3, r2, r3
 800f35c:	b29b      	uxth	r3, r3
 800f35e:	f003 0301 	and.w	r3, r3, #1
 800f362:	b29b      	uxth	r3, r3
 800f364:	88fa      	ldrh	r2, [r7, #6]
 800f366:	1ad3      	subs	r3, r2, r3
 800f368:	80fb      	strh	r3, [r7, #6]
 800f36a:	e01c      	b.n	800f3a6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800f36c:	88fb      	ldrh	r3, [r7, #6]
 800f36e:	3b10      	subs	r3, #16
 800f370:	80fb      	strh	r3, [r7, #6]
 800f372:	e018      	b.n	800f3a6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800f374:	88fb      	ldrh	r3, [r7, #6]
 800f376:	3b20      	subs	r3, #32
 800f378:	80fb      	strh	r3, [r7, #6]
 800f37a:	e014      	b.n	800f3a6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800f37c:	88fb      	ldrh	r3, [r7, #6]
 800f37e:	3b30      	subs	r3, #48	; 0x30
 800f380:	80fb      	strh	r3, [r7, #6]
 800f382:	e010      	b.n	800f3a6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800f384:	88fb      	ldrh	r3, [r7, #6]
 800f386:	3b1a      	subs	r3, #26
 800f388:	80fb      	strh	r3, [r7, #6]
 800f38a:	e00c      	b.n	800f3a6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800f38c:	88fb      	ldrh	r3, [r7, #6]
 800f38e:	3308      	adds	r3, #8
 800f390:	80fb      	strh	r3, [r7, #6]
 800f392:	e008      	b.n	800f3a6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800f394:	88fb      	ldrh	r3, [r7, #6]
 800f396:	3b50      	subs	r3, #80	; 0x50
 800f398:	80fb      	strh	r3, [r7, #6]
 800f39a:	e004      	b.n	800f3a6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800f39c:	88fb      	ldrh	r3, [r7, #6]
 800f39e:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800f3a2:	80fb      	strh	r3, [r7, #6]
 800f3a4:	bf00      	nop
			}
			break;
 800f3a6:	e008      	b.n	800f3ba <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800f3a8:	89fb      	ldrh	r3, [r7, #14]
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d195      	bne.n	800f2da <ff_wtoupper+0x1a>
 800f3ae:	8a3b      	ldrh	r3, [r7, #16]
 800f3b0:	005b      	lsls	r3, r3, #1
 800f3b2:	697a      	ldr	r2, [r7, #20]
 800f3b4:	4413      	add	r3, r2
 800f3b6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800f3b8:	e78f      	b.n	800f2da <ff_wtoupper+0x1a>
			break;
 800f3ba:	bf00      	nop
	}

	return chr;
 800f3bc:	88fb      	ldrh	r3, [r7, #6]
}
 800f3be:	4618      	mov	r0, r3
 800f3c0:	371c      	adds	r7, #28
 800f3c2:	46bd      	mov	sp, r7
 800f3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c8:	4770      	bx	lr
 800f3ca:	bf00      	nop
 800f3cc:	080144a8 	.word	0x080144a8
 800f3d0:	0801469c 	.word	0x0801469c

0800f3d4 <__errno>:
 800f3d4:	4b01      	ldr	r3, [pc, #4]	; (800f3dc <__errno+0x8>)
 800f3d6:	6818      	ldr	r0, [r3, #0]
 800f3d8:	4770      	bx	lr
 800f3da:	bf00      	nop
 800f3dc:	2000000c 	.word	0x2000000c

0800f3e0 <__libc_init_array>:
 800f3e0:	b570      	push	{r4, r5, r6, lr}
 800f3e2:	4e0d      	ldr	r6, [pc, #52]	; (800f418 <__libc_init_array+0x38>)
 800f3e4:	4c0d      	ldr	r4, [pc, #52]	; (800f41c <__libc_init_array+0x3c>)
 800f3e6:	1ba4      	subs	r4, r4, r6
 800f3e8:	10a4      	asrs	r4, r4, #2
 800f3ea:	2500      	movs	r5, #0
 800f3ec:	42a5      	cmp	r5, r4
 800f3ee:	d109      	bne.n	800f404 <__libc_init_array+0x24>
 800f3f0:	4e0b      	ldr	r6, [pc, #44]	; (800f420 <__libc_init_array+0x40>)
 800f3f2:	4c0c      	ldr	r4, [pc, #48]	; (800f424 <__libc_init_array+0x44>)
 800f3f4:	f004 feec 	bl	80141d0 <_init>
 800f3f8:	1ba4      	subs	r4, r4, r6
 800f3fa:	10a4      	asrs	r4, r4, #2
 800f3fc:	2500      	movs	r5, #0
 800f3fe:	42a5      	cmp	r5, r4
 800f400:	d105      	bne.n	800f40e <__libc_init_array+0x2e>
 800f402:	bd70      	pop	{r4, r5, r6, pc}
 800f404:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f408:	4798      	blx	r3
 800f40a:	3501      	adds	r5, #1
 800f40c:	e7ee      	b.n	800f3ec <__libc_init_array+0xc>
 800f40e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f412:	4798      	blx	r3
 800f414:	3501      	adds	r5, #1
 800f416:	e7f2      	b.n	800f3fe <__libc_init_array+0x1e>
 800f418:	08014a9c 	.word	0x08014a9c
 800f41c:	08014a9c 	.word	0x08014a9c
 800f420:	08014a9c 	.word	0x08014a9c
 800f424:	08014aa4 	.word	0x08014aa4

0800f428 <memset>:
 800f428:	4402      	add	r2, r0
 800f42a:	4603      	mov	r3, r0
 800f42c:	4293      	cmp	r3, r2
 800f42e:	d100      	bne.n	800f432 <memset+0xa>
 800f430:	4770      	bx	lr
 800f432:	f803 1b01 	strb.w	r1, [r3], #1
 800f436:	e7f9      	b.n	800f42c <memset+0x4>

0800f438 <__cvt>:
 800f438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f43c:	ec55 4b10 	vmov	r4, r5, d0
 800f440:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800f442:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f446:	2d00      	cmp	r5, #0
 800f448:	460e      	mov	r6, r1
 800f44a:	4691      	mov	r9, r2
 800f44c:	4619      	mov	r1, r3
 800f44e:	bfb8      	it	lt
 800f450:	4622      	movlt	r2, r4
 800f452:	462b      	mov	r3, r5
 800f454:	f027 0720 	bic.w	r7, r7, #32
 800f458:	bfbb      	ittet	lt
 800f45a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f45e:	461d      	movlt	r5, r3
 800f460:	2300      	movge	r3, #0
 800f462:	232d      	movlt	r3, #45	; 0x2d
 800f464:	bfb8      	it	lt
 800f466:	4614      	movlt	r4, r2
 800f468:	2f46      	cmp	r7, #70	; 0x46
 800f46a:	700b      	strb	r3, [r1, #0]
 800f46c:	d004      	beq.n	800f478 <__cvt+0x40>
 800f46e:	2f45      	cmp	r7, #69	; 0x45
 800f470:	d100      	bne.n	800f474 <__cvt+0x3c>
 800f472:	3601      	adds	r6, #1
 800f474:	2102      	movs	r1, #2
 800f476:	e000      	b.n	800f47a <__cvt+0x42>
 800f478:	2103      	movs	r1, #3
 800f47a:	ab03      	add	r3, sp, #12
 800f47c:	9301      	str	r3, [sp, #4]
 800f47e:	ab02      	add	r3, sp, #8
 800f480:	9300      	str	r3, [sp, #0]
 800f482:	4632      	mov	r2, r6
 800f484:	4653      	mov	r3, sl
 800f486:	ec45 4b10 	vmov	d0, r4, r5
 800f48a:	f001 ff9d 	bl	80113c8 <_dtoa_r>
 800f48e:	2f47      	cmp	r7, #71	; 0x47
 800f490:	4680      	mov	r8, r0
 800f492:	d102      	bne.n	800f49a <__cvt+0x62>
 800f494:	f019 0f01 	tst.w	r9, #1
 800f498:	d026      	beq.n	800f4e8 <__cvt+0xb0>
 800f49a:	2f46      	cmp	r7, #70	; 0x46
 800f49c:	eb08 0906 	add.w	r9, r8, r6
 800f4a0:	d111      	bne.n	800f4c6 <__cvt+0x8e>
 800f4a2:	f898 3000 	ldrb.w	r3, [r8]
 800f4a6:	2b30      	cmp	r3, #48	; 0x30
 800f4a8:	d10a      	bne.n	800f4c0 <__cvt+0x88>
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	4620      	mov	r0, r4
 800f4b0:	4629      	mov	r1, r5
 800f4b2:	f7f1 fb21 	bl	8000af8 <__aeabi_dcmpeq>
 800f4b6:	b918      	cbnz	r0, 800f4c0 <__cvt+0x88>
 800f4b8:	f1c6 0601 	rsb	r6, r6, #1
 800f4bc:	f8ca 6000 	str.w	r6, [sl]
 800f4c0:	f8da 3000 	ldr.w	r3, [sl]
 800f4c4:	4499      	add	r9, r3
 800f4c6:	2200      	movs	r2, #0
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	4620      	mov	r0, r4
 800f4cc:	4629      	mov	r1, r5
 800f4ce:	f7f1 fb13 	bl	8000af8 <__aeabi_dcmpeq>
 800f4d2:	b938      	cbnz	r0, 800f4e4 <__cvt+0xac>
 800f4d4:	2230      	movs	r2, #48	; 0x30
 800f4d6:	9b03      	ldr	r3, [sp, #12]
 800f4d8:	454b      	cmp	r3, r9
 800f4da:	d205      	bcs.n	800f4e8 <__cvt+0xb0>
 800f4dc:	1c59      	adds	r1, r3, #1
 800f4de:	9103      	str	r1, [sp, #12]
 800f4e0:	701a      	strb	r2, [r3, #0]
 800f4e2:	e7f8      	b.n	800f4d6 <__cvt+0x9e>
 800f4e4:	f8cd 900c 	str.w	r9, [sp, #12]
 800f4e8:	9b03      	ldr	r3, [sp, #12]
 800f4ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f4ec:	eba3 0308 	sub.w	r3, r3, r8
 800f4f0:	4640      	mov	r0, r8
 800f4f2:	6013      	str	r3, [r2, #0]
 800f4f4:	b004      	add	sp, #16
 800f4f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800f4fa <__exponent>:
 800f4fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4fc:	2900      	cmp	r1, #0
 800f4fe:	4604      	mov	r4, r0
 800f500:	bfba      	itte	lt
 800f502:	4249      	neglt	r1, r1
 800f504:	232d      	movlt	r3, #45	; 0x2d
 800f506:	232b      	movge	r3, #43	; 0x2b
 800f508:	2909      	cmp	r1, #9
 800f50a:	f804 2b02 	strb.w	r2, [r4], #2
 800f50e:	7043      	strb	r3, [r0, #1]
 800f510:	dd20      	ble.n	800f554 <__exponent+0x5a>
 800f512:	f10d 0307 	add.w	r3, sp, #7
 800f516:	461f      	mov	r7, r3
 800f518:	260a      	movs	r6, #10
 800f51a:	fb91 f5f6 	sdiv	r5, r1, r6
 800f51e:	fb06 1115 	mls	r1, r6, r5, r1
 800f522:	3130      	adds	r1, #48	; 0x30
 800f524:	2d09      	cmp	r5, #9
 800f526:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f52a:	f103 32ff 	add.w	r2, r3, #4294967295
 800f52e:	4629      	mov	r1, r5
 800f530:	dc09      	bgt.n	800f546 <__exponent+0x4c>
 800f532:	3130      	adds	r1, #48	; 0x30
 800f534:	3b02      	subs	r3, #2
 800f536:	f802 1c01 	strb.w	r1, [r2, #-1]
 800f53a:	42bb      	cmp	r3, r7
 800f53c:	4622      	mov	r2, r4
 800f53e:	d304      	bcc.n	800f54a <__exponent+0x50>
 800f540:	1a10      	subs	r0, r2, r0
 800f542:	b003      	add	sp, #12
 800f544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f546:	4613      	mov	r3, r2
 800f548:	e7e7      	b.n	800f51a <__exponent+0x20>
 800f54a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f54e:	f804 2b01 	strb.w	r2, [r4], #1
 800f552:	e7f2      	b.n	800f53a <__exponent+0x40>
 800f554:	2330      	movs	r3, #48	; 0x30
 800f556:	4419      	add	r1, r3
 800f558:	7083      	strb	r3, [r0, #2]
 800f55a:	1d02      	adds	r2, r0, #4
 800f55c:	70c1      	strb	r1, [r0, #3]
 800f55e:	e7ef      	b.n	800f540 <__exponent+0x46>

0800f560 <_printf_float>:
 800f560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f564:	b08d      	sub	sp, #52	; 0x34
 800f566:	460c      	mov	r4, r1
 800f568:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800f56c:	4616      	mov	r6, r2
 800f56e:	461f      	mov	r7, r3
 800f570:	4605      	mov	r5, r0
 800f572:	f003 f995 	bl	80128a0 <_localeconv_r>
 800f576:	6803      	ldr	r3, [r0, #0]
 800f578:	9304      	str	r3, [sp, #16]
 800f57a:	4618      	mov	r0, r3
 800f57c:	f7f0 fe40 	bl	8000200 <strlen>
 800f580:	2300      	movs	r3, #0
 800f582:	930a      	str	r3, [sp, #40]	; 0x28
 800f584:	f8d8 3000 	ldr.w	r3, [r8]
 800f588:	9005      	str	r0, [sp, #20]
 800f58a:	3307      	adds	r3, #7
 800f58c:	f023 0307 	bic.w	r3, r3, #7
 800f590:	f103 0208 	add.w	r2, r3, #8
 800f594:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f598:	f8d4 b000 	ldr.w	fp, [r4]
 800f59c:	f8c8 2000 	str.w	r2, [r8]
 800f5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5a4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f5a8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f5ac:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f5b0:	9307      	str	r3, [sp, #28]
 800f5b2:	f8cd 8018 	str.w	r8, [sp, #24]
 800f5b6:	f04f 32ff 	mov.w	r2, #4294967295
 800f5ba:	4ba7      	ldr	r3, [pc, #668]	; (800f858 <_printf_float+0x2f8>)
 800f5bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f5c0:	f7f1 facc 	bl	8000b5c <__aeabi_dcmpun>
 800f5c4:	bb70      	cbnz	r0, 800f624 <_printf_float+0xc4>
 800f5c6:	f04f 32ff 	mov.w	r2, #4294967295
 800f5ca:	4ba3      	ldr	r3, [pc, #652]	; (800f858 <_printf_float+0x2f8>)
 800f5cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f5d0:	f7f1 faa6 	bl	8000b20 <__aeabi_dcmple>
 800f5d4:	bb30      	cbnz	r0, 800f624 <_printf_float+0xc4>
 800f5d6:	2200      	movs	r2, #0
 800f5d8:	2300      	movs	r3, #0
 800f5da:	4640      	mov	r0, r8
 800f5dc:	4649      	mov	r1, r9
 800f5de:	f7f1 fa95 	bl	8000b0c <__aeabi_dcmplt>
 800f5e2:	b110      	cbz	r0, 800f5ea <_printf_float+0x8a>
 800f5e4:	232d      	movs	r3, #45	; 0x2d
 800f5e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f5ea:	4a9c      	ldr	r2, [pc, #624]	; (800f85c <_printf_float+0x2fc>)
 800f5ec:	4b9c      	ldr	r3, [pc, #624]	; (800f860 <_printf_float+0x300>)
 800f5ee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800f5f2:	bf8c      	ite	hi
 800f5f4:	4690      	movhi	r8, r2
 800f5f6:	4698      	movls	r8, r3
 800f5f8:	2303      	movs	r3, #3
 800f5fa:	f02b 0204 	bic.w	r2, fp, #4
 800f5fe:	6123      	str	r3, [r4, #16]
 800f600:	6022      	str	r2, [r4, #0]
 800f602:	f04f 0900 	mov.w	r9, #0
 800f606:	9700      	str	r7, [sp, #0]
 800f608:	4633      	mov	r3, r6
 800f60a:	aa0b      	add	r2, sp, #44	; 0x2c
 800f60c:	4621      	mov	r1, r4
 800f60e:	4628      	mov	r0, r5
 800f610:	f000 f9e6 	bl	800f9e0 <_printf_common>
 800f614:	3001      	adds	r0, #1
 800f616:	f040 808d 	bne.w	800f734 <_printf_float+0x1d4>
 800f61a:	f04f 30ff 	mov.w	r0, #4294967295
 800f61e:	b00d      	add	sp, #52	; 0x34
 800f620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f624:	4642      	mov	r2, r8
 800f626:	464b      	mov	r3, r9
 800f628:	4640      	mov	r0, r8
 800f62a:	4649      	mov	r1, r9
 800f62c:	f7f1 fa96 	bl	8000b5c <__aeabi_dcmpun>
 800f630:	b110      	cbz	r0, 800f638 <_printf_float+0xd8>
 800f632:	4a8c      	ldr	r2, [pc, #560]	; (800f864 <_printf_float+0x304>)
 800f634:	4b8c      	ldr	r3, [pc, #560]	; (800f868 <_printf_float+0x308>)
 800f636:	e7da      	b.n	800f5ee <_printf_float+0x8e>
 800f638:	6861      	ldr	r1, [r4, #4]
 800f63a:	1c4b      	adds	r3, r1, #1
 800f63c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800f640:	a80a      	add	r0, sp, #40	; 0x28
 800f642:	d13e      	bne.n	800f6c2 <_printf_float+0x162>
 800f644:	2306      	movs	r3, #6
 800f646:	6063      	str	r3, [r4, #4]
 800f648:	2300      	movs	r3, #0
 800f64a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f64e:	ab09      	add	r3, sp, #36	; 0x24
 800f650:	9300      	str	r3, [sp, #0]
 800f652:	ec49 8b10 	vmov	d0, r8, r9
 800f656:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f65a:	6022      	str	r2, [r4, #0]
 800f65c:	f8cd a004 	str.w	sl, [sp, #4]
 800f660:	6861      	ldr	r1, [r4, #4]
 800f662:	4628      	mov	r0, r5
 800f664:	f7ff fee8 	bl	800f438 <__cvt>
 800f668:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800f66c:	2b47      	cmp	r3, #71	; 0x47
 800f66e:	4680      	mov	r8, r0
 800f670:	d109      	bne.n	800f686 <_printf_float+0x126>
 800f672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f674:	1cd8      	adds	r0, r3, #3
 800f676:	db02      	blt.n	800f67e <_printf_float+0x11e>
 800f678:	6862      	ldr	r2, [r4, #4]
 800f67a:	4293      	cmp	r3, r2
 800f67c:	dd47      	ble.n	800f70e <_printf_float+0x1ae>
 800f67e:	f1aa 0a02 	sub.w	sl, sl, #2
 800f682:	fa5f fa8a 	uxtb.w	sl, sl
 800f686:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f68a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f68c:	d824      	bhi.n	800f6d8 <_printf_float+0x178>
 800f68e:	3901      	subs	r1, #1
 800f690:	4652      	mov	r2, sl
 800f692:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f696:	9109      	str	r1, [sp, #36]	; 0x24
 800f698:	f7ff ff2f 	bl	800f4fa <__exponent>
 800f69c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f69e:	1813      	adds	r3, r2, r0
 800f6a0:	2a01      	cmp	r2, #1
 800f6a2:	4681      	mov	r9, r0
 800f6a4:	6123      	str	r3, [r4, #16]
 800f6a6:	dc02      	bgt.n	800f6ae <_printf_float+0x14e>
 800f6a8:	6822      	ldr	r2, [r4, #0]
 800f6aa:	07d1      	lsls	r1, r2, #31
 800f6ac:	d501      	bpl.n	800f6b2 <_printf_float+0x152>
 800f6ae:	3301      	adds	r3, #1
 800f6b0:	6123      	str	r3, [r4, #16]
 800f6b2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d0a5      	beq.n	800f606 <_printf_float+0xa6>
 800f6ba:	232d      	movs	r3, #45	; 0x2d
 800f6bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f6c0:	e7a1      	b.n	800f606 <_printf_float+0xa6>
 800f6c2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800f6c6:	f000 8177 	beq.w	800f9b8 <_printf_float+0x458>
 800f6ca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800f6ce:	d1bb      	bne.n	800f648 <_printf_float+0xe8>
 800f6d0:	2900      	cmp	r1, #0
 800f6d2:	d1b9      	bne.n	800f648 <_printf_float+0xe8>
 800f6d4:	2301      	movs	r3, #1
 800f6d6:	e7b6      	b.n	800f646 <_printf_float+0xe6>
 800f6d8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800f6dc:	d119      	bne.n	800f712 <_printf_float+0x1b2>
 800f6de:	2900      	cmp	r1, #0
 800f6e0:	6863      	ldr	r3, [r4, #4]
 800f6e2:	dd0c      	ble.n	800f6fe <_printf_float+0x19e>
 800f6e4:	6121      	str	r1, [r4, #16]
 800f6e6:	b913      	cbnz	r3, 800f6ee <_printf_float+0x18e>
 800f6e8:	6822      	ldr	r2, [r4, #0]
 800f6ea:	07d2      	lsls	r2, r2, #31
 800f6ec:	d502      	bpl.n	800f6f4 <_printf_float+0x194>
 800f6ee:	3301      	adds	r3, #1
 800f6f0:	440b      	add	r3, r1
 800f6f2:	6123      	str	r3, [r4, #16]
 800f6f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6f6:	65a3      	str	r3, [r4, #88]	; 0x58
 800f6f8:	f04f 0900 	mov.w	r9, #0
 800f6fc:	e7d9      	b.n	800f6b2 <_printf_float+0x152>
 800f6fe:	b913      	cbnz	r3, 800f706 <_printf_float+0x1a6>
 800f700:	6822      	ldr	r2, [r4, #0]
 800f702:	07d0      	lsls	r0, r2, #31
 800f704:	d501      	bpl.n	800f70a <_printf_float+0x1aa>
 800f706:	3302      	adds	r3, #2
 800f708:	e7f3      	b.n	800f6f2 <_printf_float+0x192>
 800f70a:	2301      	movs	r3, #1
 800f70c:	e7f1      	b.n	800f6f2 <_printf_float+0x192>
 800f70e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800f712:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800f716:	4293      	cmp	r3, r2
 800f718:	db05      	blt.n	800f726 <_printf_float+0x1c6>
 800f71a:	6822      	ldr	r2, [r4, #0]
 800f71c:	6123      	str	r3, [r4, #16]
 800f71e:	07d1      	lsls	r1, r2, #31
 800f720:	d5e8      	bpl.n	800f6f4 <_printf_float+0x194>
 800f722:	3301      	adds	r3, #1
 800f724:	e7e5      	b.n	800f6f2 <_printf_float+0x192>
 800f726:	2b00      	cmp	r3, #0
 800f728:	bfd4      	ite	le
 800f72a:	f1c3 0302 	rsble	r3, r3, #2
 800f72e:	2301      	movgt	r3, #1
 800f730:	4413      	add	r3, r2
 800f732:	e7de      	b.n	800f6f2 <_printf_float+0x192>
 800f734:	6823      	ldr	r3, [r4, #0]
 800f736:	055a      	lsls	r2, r3, #21
 800f738:	d407      	bmi.n	800f74a <_printf_float+0x1ea>
 800f73a:	6923      	ldr	r3, [r4, #16]
 800f73c:	4642      	mov	r2, r8
 800f73e:	4631      	mov	r1, r6
 800f740:	4628      	mov	r0, r5
 800f742:	47b8      	blx	r7
 800f744:	3001      	adds	r0, #1
 800f746:	d12b      	bne.n	800f7a0 <_printf_float+0x240>
 800f748:	e767      	b.n	800f61a <_printf_float+0xba>
 800f74a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f74e:	f240 80dc 	bls.w	800f90a <_printf_float+0x3aa>
 800f752:	2200      	movs	r2, #0
 800f754:	2300      	movs	r3, #0
 800f756:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f75a:	f7f1 f9cd 	bl	8000af8 <__aeabi_dcmpeq>
 800f75e:	2800      	cmp	r0, #0
 800f760:	d033      	beq.n	800f7ca <_printf_float+0x26a>
 800f762:	2301      	movs	r3, #1
 800f764:	4a41      	ldr	r2, [pc, #260]	; (800f86c <_printf_float+0x30c>)
 800f766:	4631      	mov	r1, r6
 800f768:	4628      	mov	r0, r5
 800f76a:	47b8      	blx	r7
 800f76c:	3001      	adds	r0, #1
 800f76e:	f43f af54 	beq.w	800f61a <_printf_float+0xba>
 800f772:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f776:	429a      	cmp	r2, r3
 800f778:	db02      	blt.n	800f780 <_printf_float+0x220>
 800f77a:	6823      	ldr	r3, [r4, #0]
 800f77c:	07d8      	lsls	r0, r3, #31
 800f77e:	d50f      	bpl.n	800f7a0 <_printf_float+0x240>
 800f780:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f784:	4631      	mov	r1, r6
 800f786:	4628      	mov	r0, r5
 800f788:	47b8      	blx	r7
 800f78a:	3001      	adds	r0, #1
 800f78c:	f43f af45 	beq.w	800f61a <_printf_float+0xba>
 800f790:	f04f 0800 	mov.w	r8, #0
 800f794:	f104 091a 	add.w	r9, r4, #26
 800f798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f79a:	3b01      	subs	r3, #1
 800f79c:	4543      	cmp	r3, r8
 800f79e:	dc09      	bgt.n	800f7b4 <_printf_float+0x254>
 800f7a0:	6823      	ldr	r3, [r4, #0]
 800f7a2:	079b      	lsls	r3, r3, #30
 800f7a4:	f100 8103 	bmi.w	800f9ae <_printf_float+0x44e>
 800f7a8:	68e0      	ldr	r0, [r4, #12]
 800f7aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f7ac:	4298      	cmp	r0, r3
 800f7ae:	bfb8      	it	lt
 800f7b0:	4618      	movlt	r0, r3
 800f7b2:	e734      	b.n	800f61e <_printf_float+0xbe>
 800f7b4:	2301      	movs	r3, #1
 800f7b6:	464a      	mov	r2, r9
 800f7b8:	4631      	mov	r1, r6
 800f7ba:	4628      	mov	r0, r5
 800f7bc:	47b8      	blx	r7
 800f7be:	3001      	adds	r0, #1
 800f7c0:	f43f af2b 	beq.w	800f61a <_printf_float+0xba>
 800f7c4:	f108 0801 	add.w	r8, r8, #1
 800f7c8:	e7e6      	b.n	800f798 <_printf_float+0x238>
 800f7ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	dc2b      	bgt.n	800f828 <_printf_float+0x2c8>
 800f7d0:	2301      	movs	r3, #1
 800f7d2:	4a26      	ldr	r2, [pc, #152]	; (800f86c <_printf_float+0x30c>)
 800f7d4:	4631      	mov	r1, r6
 800f7d6:	4628      	mov	r0, r5
 800f7d8:	47b8      	blx	r7
 800f7da:	3001      	adds	r0, #1
 800f7dc:	f43f af1d 	beq.w	800f61a <_printf_float+0xba>
 800f7e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7e2:	b923      	cbnz	r3, 800f7ee <_printf_float+0x28e>
 800f7e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7e6:	b913      	cbnz	r3, 800f7ee <_printf_float+0x28e>
 800f7e8:	6823      	ldr	r3, [r4, #0]
 800f7ea:	07d9      	lsls	r1, r3, #31
 800f7ec:	d5d8      	bpl.n	800f7a0 <_printf_float+0x240>
 800f7ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f7f2:	4631      	mov	r1, r6
 800f7f4:	4628      	mov	r0, r5
 800f7f6:	47b8      	blx	r7
 800f7f8:	3001      	adds	r0, #1
 800f7fa:	f43f af0e 	beq.w	800f61a <_printf_float+0xba>
 800f7fe:	f04f 0900 	mov.w	r9, #0
 800f802:	f104 0a1a 	add.w	sl, r4, #26
 800f806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f808:	425b      	negs	r3, r3
 800f80a:	454b      	cmp	r3, r9
 800f80c:	dc01      	bgt.n	800f812 <_printf_float+0x2b2>
 800f80e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f810:	e794      	b.n	800f73c <_printf_float+0x1dc>
 800f812:	2301      	movs	r3, #1
 800f814:	4652      	mov	r2, sl
 800f816:	4631      	mov	r1, r6
 800f818:	4628      	mov	r0, r5
 800f81a:	47b8      	blx	r7
 800f81c:	3001      	adds	r0, #1
 800f81e:	f43f aefc 	beq.w	800f61a <_printf_float+0xba>
 800f822:	f109 0901 	add.w	r9, r9, #1
 800f826:	e7ee      	b.n	800f806 <_printf_float+0x2a6>
 800f828:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f82a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f82c:	429a      	cmp	r2, r3
 800f82e:	bfa8      	it	ge
 800f830:	461a      	movge	r2, r3
 800f832:	2a00      	cmp	r2, #0
 800f834:	4691      	mov	r9, r2
 800f836:	dd07      	ble.n	800f848 <_printf_float+0x2e8>
 800f838:	4613      	mov	r3, r2
 800f83a:	4631      	mov	r1, r6
 800f83c:	4642      	mov	r2, r8
 800f83e:	4628      	mov	r0, r5
 800f840:	47b8      	blx	r7
 800f842:	3001      	adds	r0, #1
 800f844:	f43f aee9 	beq.w	800f61a <_printf_float+0xba>
 800f848:	f104 031a 	add.w	r3, r4, #26
 800f84c:	f04f 0b00 	mov.w	fp, #0
 800f850:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f854:	9306      	str	r3, [sp, #24]
 800f856:	e015      	b.n	800f884 <_printf_float+0x324>
 800f858:	7fefffff 	.word	0x7fefffff
 800f85c:	08014760 	.word	0x08014760
 800f860:	0801475c 	.word	0x0801475c
 800f864:	08014768 	.word	0x08014768
 800f868:	08014764 	.word	0x08014764
 800f86c:	0801498b 	.word	0x0801498b
 800f870:	2301      	movs	r3, #1
 800f872:	9a06      	ldr	r2, [sp, #24]
 800f874:	4631      	mov	r1, r6
 800f876:	4628      	mov	r0, r5
 800f878:	47b8      	blx	r7
 800f87a:	3001      	adds	r0, #1
 800f87c:	f43f aecd 	beq.w	800f61a <_printf_float+0xba>
 800f880:	f10b 0b01 	add.w	fp, fp, #1
 800f884:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800f888:	ebaa 0309 	sub.w	r3, sl, r9
 800f88c:	455b      	cmp	r3, fp
 800f88e:	dcef      	bgt.n	800f870 <_printf_float+0x310>
 800f890:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f894:	429a      	cmp	r2, r3
 800f896:	44d0      	add	r8, sl
 800f898:	db15      	blt.n	800f8c6 <_printf_float+0x366>
 800f89a:	6823      	ldr	r3, [r4, #0]
 800f89c:	07da      	lsls	r2, r3, #31
 800f89e:	d412      	bmi.n	800f8c6 <_printf_float+0x366>
 800f8a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f8a4:	eba3 020a 	sub.w	r2, r3, sl
 800f8a8:	eba3 0a01 	sub.w	sl, r3, r1
 800f8ac:	4592      	cmp	sl, r2
 800f8ae:	bfa8      	it	ge
 800f8b0:	4692      	movge	sl, r2
 800f8b2:	f1ba 0f00 	cmp.w	sl, #0
 800f8b6:	dc0e      	bgt.n	800f8d6 <_printf_float+0x376>
 800f8b8:	f04f 0800 	mov.w	r8, #0
 800f8bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f8c0:	f104 091a 	add.w	r9, r4, #26
 800f8c4:	e019      	b.n	800f8fa <_printf_float+0x39a>
 800f8c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f8ca:	4631      	mov	r1, r6
 800f8cc:	4628      	mov	r0, r5
 800f8ce:	47b8      	blx	r7
 800f8d0:	3001      	adds	r0, #1
 800f8d2:	d1e5      	bne.n	800f8a0 <_printf_float+0x340>
 800f8d4:	e6a1      	b.n	800f61a <_printf_float+0xba>
 800f8d6:	4653      	mov	r3, sl
 800f8d8:	4642      	mov	r2, r8
 800f8da:	4631      	mov	r1, r6
 800f8dc:	4628      	mov	r0, r5
 800f8de:	47b8      	blx	r7
 800f8e0:	3001      	adds	r0, #1
 800f8e2:	d1e9      	bne.n	800f8b8 <_printf_float+0x358>
 800f8e4:	e699      	b.n	800f61a <_printf_float+0xba>
 800f8e6:	2301      	movs	r3, #1
 800f8e8:	464a      	mov	r2, r9
 800f8ea:	4631      	mov	r1, r6
 800f8ec:	4628      	mov	r0, r5
 800f8ee:	47b8      	blx	r7
 800f8f0:	3001      	adds	r0, #1
 800f8f2:	f43f ae92 	beq.w	800f61a <_printf_float+0xba>
 800f8f6:	f108 0801 	add.w	r8, r8, #1
 800f8fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f8fe:	1a9b      	subs	r3, r3, r2
 800f900:	eba3 030a 	sub.w	r3, r3, sl
 800f904:	4543      	cmp	r3, r8
 800f906:	dcee      	bgt.n	800f8e6 <_printf_float+0x386>
 800f908:	e74a      	b.n	800f7a0 <_printf_float+0x240>
 800f90a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f90c:	2a01      	cmp	r2, #1
 800f90e:	dc01      	bgt.n	800f914 <_printf_float+0x3b4>
 800f910:	07db      	lsls	r3, r3, #31
 800f912:	d53a      	bpl.n	800f98a <_printf_float+0x42a>
 800f914:	2301      	movs	r3, #1
 800f916:	4642      	mov	r2, r8
 800f918:	4631      	mov	r1, r6
 800f91a:	4628      	mov	r0, r5
 800f91c:	47b8      	blx	r7
 800f91e:	3001      	adds	r0, #1
 800f920:	f43f ae7b 	beq.w	800f61a <_printf_float+0xba>
 800f924:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f928:	4631      	mov	r1, r6
 800f92a:	4628      	mov	r0, r5
 800f92c:	47b8      	blx	r7
 800f92e:	3001      	adds	r0, #1
 800f930:	f108 0801 	add.w	r8, r8, #1
 800f934:	f43f ae71 	beq.w	800f61a <_printf_float+0xba>
 800f938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f93a:	2200      	movs	r2, #0
 800f93c:	f103 3aff 	add.w	sl, r3, #4294967295
 800f940:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f944:	2300      	movs	r3, #0
 800f946:	f7f1 f8d7 	bl	8000af8 <__aeabi_dcmpeq>
 800f94a:	b9c8      	cbnz	r0, 800f980 <_printf_float+0x420>
 800f94c:	4653      	mov	r3, sl
 800f94e:	4642      	mov	r2, r8
 800f950:	4631      	mov	r1, r6
 800f952:	4628      	mov	r0, r5
 800f954:	47b8      	blx	r7
 800f956:	3001      	adds	r0, #1
 800f958:	d10e      	bne.n	800f978 <_printf_float+0x418>
 800f95a:	e65e      	b.n	800f61a <_printf_float+0xba>
 800f95c:	2301      	movs	r3, #1
 800f95e:	4652      	mov	r2, sl
 800f960:	4631      	mov	r1, r6
 800f962:	4628      	mov	r0, r5
 800f964:	47b8      	blx	r7
 800f966:	3001      	adds	r0, #1
 800f968:	f43f ae57 	beq.w	800f61a <_printf_float+0xba>
 800f96c:	f108 0801 	add.w	r8, r8, #1
 800f970:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f972:	3b01      	subs	r3, #1
 800f974:	4543      	cmp	r3, r8
 800f976:	dcf1      	bgt.n	800f95c <_printf_float+0x3fc>
 800f978:	464b      	mov	r3, r9
 800f97a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f97e:	e6de      	b.n	800f73e <_printf_float+0x1de>
 800f980:	f04f 0800 	mov.w	r8, #0
 800f984:	f104 0a1a 	add.w	sl, r4, #26
 800f988:	e7f2      	b.n	800f970 <_printf_float+0x410>
 800f98a:	2301      	movs	r3, #1
 800f98c:	e7df      	b.n	800f94e <_printf_float+0x3ee>
 800f98e:	2301      	movs	r3, #1
 800f990:	464a      	mov	r2, r9
 800f992:	4631      	mov	r1, r6
 800f994:	4628      	mov	r0, r5
 800f996:	47b8      	blx	r7
 800f998:	3001      	adds	r0, #1
 800f99a:	f43f ae3e 	beq.w	800f61a <_printf_float+0xba>
 800f99e:	f108 0801 	add.w	r8, r8, #1
 800f9a2:	68e3      	ldr	r3, [r4, #12]
 800f9a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f9a6:	1a9b      	subs	r3, r3, r2
 800f9a8:	4543      	cmp	r3, r8
 800f9aa:	dcf0      	bgt.n	800f98e <_printf_float+0x42e>
 800f9ac:	e6fc      	b.n	800f7a8 <_printf_float+0x248>
 800f9ae:	f04f 0800 	mov.w	r8, #0
 800f9b2:	f104 0919 	add.w	r9, r4, #25
 800f9b6:	e7f4      	b.n	800f9a2 <_printf_float+0x442>
 800f9b8:	2900      	cmp	r1, #0
 800f9ba:	f43f ae8b 	beq.w	800f6d4 <_printf_float+0x174>
 800f9be:	2300      	movs	r3, #0
 800f9c0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f9c4:	ab09      	add	r3, sp, #36	; 0x24
 800f9c6:	9300      	str	r3, [sp, #0]
 800f9c8:	ec49 8b10 	vmov	d0, r8, r9
 800f9cc:	6022      	str	r2, [r4, #0]
 800f9ce:	f8cd a004 	str.w	sl, [sp, #4]
 800f9d2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f9d6:	4628      	mov	r0, r5
 800f9d8:	f7ff fd2e 	bl	800f438 <__cvt>
 800f9dc:	4680      	mov	r8, r0
 800f9de:	e648      	b.n	800f672 <_printf_float+0x112>

0800f9e0 <_printf_common>:
 800f9e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9e4:	4691      	mov	r9, r2
 800f9e6:	461f      	mov	r7, r3
 800f9e8:	688a      	ldr	r2, [r1, #8]
 800f9ea:	690b      	ldr	r3, [r1, #16]
 800f9ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f9f0:	4293      	cmp	r3, r2
 800f9f2:	bfb8      	it	lt
 800f9f4:	4613      	movlt	r3, r2
 800f9f6:	f8c9 3000 	str.w	r3, [r9]
 800f9fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f9fe:	4606      	mov	r6, r0
 800fa00:	460c      	mov	r4, r1
 800fa02:	b112      	cbz	r2, 800fa0a <_printf_common+0x2a>
 800fa04:	3301      	adds	r3, #1
 800fa06:	f8c9 3000 	str.w	r3, [r9]
 800fa0a:	6823      	ldr	r3, [r4, #0]
 800fa0c:	0699      	lsls	r1, r3, #26
 800fa0e:	bf42      	ittt	mi
 800fa10:	f8d9 3000 	ldrmi.w	r3, [r9]
 800fa14:	3302      	addmi	r3, #2
 800fa16:	f8c9 3000 	strmi.w	r3, [r9]
 800fa1a:	6825      	ldr	r5, [r4, #0]
 800fa1c:	f015 0506 	ands.w	r5, r5, #6
 800fa20:	d107      	bne.n	800fa32 <_printf_common+0x52>
 800fa22:	f104 0a19 	add.w	sl, r4, #25
 800fa26:	68e3      	ldr	r3, [r4, #12]
 800fa28:	f8d9 2000 	ldr.w	r2, [r9]
 800fa2c:	1a9b      	subs	r3, r3, r2
 800fa2e:	42ab      	cmp	r3, r5
 800fa30:	dc28      	bgt.n	800fa84 <_printf_common+0xa4>
 800fa32:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800fa36:	6822      	ldr	r2, [r4, #0]
 800fa38:	3300      	adds	r3, #0
 800fa3a:	bf18      	it	ne
 800fa3c:	2301      	movne	r3, #1
 800fa3e:	0692      	lsls	r2, r2, #26
 800fa40:	d42d      	bmi.n	800fa9e <_printf_common+0xbe>
 800fa42:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fa46:	4639      	mov	r1, r7
 800fa48:	4630      	mov	r0, r6
 800fa4a:	47c0      	blx	r8
 800fa4c:	3001      	adds	r0, #1
 800fa4e:	d020      	beq.n	800fa92 <_printf_common+0xb2>
 800fa50:	6823      	ldr	r3, [r4, #0]
 800fa52:	68e5      	ldr	r5, [r4, #12]
 800fa54:	f8d9 2000 	ldr.w	r2, [r9]
 800fa58:	f003 0306 	and.w	r3, r3, #6
 800fa5c:	2b04      	cmp	r3, #4
 800fa5e:	bf08      	it	eq
 800fa60:	1aad      	subeq	r5, r5, r2
 800fa62:	68a3      	ldr	r3, [r4, #8]
 800fa64:	6922      	ldr	r2, [r4, #16]
 800fa66:	bf0c      	ite	eq
 800fa68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fa6c:	2500      	movne	r5, #0
 800fa6e:	4293      	cmp	r3, r2
 800fa70:	bfc4      	itt	gt
 800fa72:	1a9b      	subgt	r3, r3, r2
 800fa74:	18ed      	addgt	r5, r5, r3
 800fa76:	f04f 0900 	mov.w	r9, #0
 800fa7a:	341a      	adds	r4, #26
 800fa7c:	454d      	cmp	r5, r9
 800fa7e:	d11a      	bne.n	800fab6 <_printf_common+0xd6>
 800fa80:	2000      	movs	r0, #0
 800fa82:	e008      	b.n	800fa96 <_printf_common+0xb6>
 800fa84:	2301      	movs	r3, #1
 800fa86:	4652      	mov	r2, sl
 800fa88:	4639      	mov	r1, r7
 800fa8a:	4630      	mov	r0, r6
 800fa8c:	47c0      	blx	r8
 800fa8e:	3001      	adds	r0, #1
 800fa90:	d103      	bne.n	800fa9a <_printf_common+0xba>
 800fa92:	f04f 30ff 	mov.w	r0, #4294967295
 800fa96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa9a:	3501      	adds	r5, #1
 800fa9c:	e7c3      	b.n	800fa26 <_printf_common+0x46>
 800fa9e:	18e1      	adds	r1, r4, r3
 800faa0:	1c5a      	adds	r2, r3, #1
 800faa2:	2030      	movs	r0, #48	; 0x30
 800faa4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800faa8:	4422      	add	r2, r4
 800faaa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800faae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fab2:	3302      	adds	r3, #2
 800fab4:	e7c5      	b.n	800fa42 <_printf_common+0x62>
 800fab6:	2301      	movs	r3, #1
 800fab8:	4622      	mov	r2, r4
 800faba:	4639      	mov	r1, r7
 800fabc:	4630      	mov	r0, r6
 800fabe:	47c0      	blx	r8
 800fac0:	3001      	adds	r0, #1
 800fac2:	d0e6      	beq.n	800fa92 <_printf_common+0xb2>
 800fac4:	f109 0901 	add.w	r9, r9, #1
 800fac8:	e7d8      	b.n	800fa7c <_printf_common+0x9c>
	...

0800facc <_printf_i>:
 800facc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fad0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800fad4:	460c      	mov	r4, r1
 800fad6:	7e09      	ldrb	r1, [r1, #24]
 800fad8:	b085      	sub	sp, #20
 800fada:	296e      	cmp	r1, #110	; 0x6e
 800fadc:	4617      	mov	r7, r2
 800fade:	4606      	mov	r6, r0
 800fae0:	4698      	mov	r8, r3
 800fae2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fae4:	f000 80b3 	beq.w	800fc4e <_printf_i+0x182>
 800fae8:	d822      	bhi.n	800fb30 <_printf_i+0x64>
 800faea:	2963      	cmp	r1, #99	; 0x63
 800faec:	d036      	beq.n	800fb5c <_printf_i+0x90>
 800faee:	d80a      	bhi.n	800fb06 <_printf_i+0x3a>
 800faf0:	2900      	cmp	r1, #0
 800faf2:	f000 80b9 	beq.w	800fc68 <_printf_i+0x19c>
 800faf6:	2958      	cmp	r1, #88	; 0x58
 800faf8:	f000 8083 	beq.w	800fc02 <_printf_i+0x136>
 800fafc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fb00:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800fb04:	e032      	b.n	800fb6c <_printf_i+0xa0>
 800fb06:	2964      	cmp	r1, #100	; 0x64
 800fb08:	d001      	beq.n	800fb0e <_printf_i+0x42>
 800fb0a:	2969      	cmp	r1, #105	; 0x69
 800fb0c:	d1f6      	bne.n	800fafc <_printf_i+0x30>
 800fb0e:	6820      	ldr	r0, [r4, #0]
 800fb10:	6813      	ldr	r3, [r2, #0]
 800fb12:	0605      	lsls	r5, r0, #24
 800fb14:	f103 0104 	add.w	r1, r3, #4
 800fb18:	d52a      	bpl.n	800fb70 <_printf_i+0xa4>
 800fb1a:	681b      	ldr	r3, [r3, #0]
 800fb1c:	6011      	str	r1, [r2, #0]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	da03      	bge.n	800fb2a <_printf_i+0x5e>
 800fb22:	222d      	movs	r2, #45	; 0x2d
 800fb24:	425b      	negs	r3, r3
 800fb26:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800fb2a:	486f      	ldr	r0, [pc, #444]	; (800fce8 <_printf_i+0x21c>)
 800fb2c:	220a      	movs	r2, #10
 800fb2e:	e039      	b.n	800fba4 <_printf_i+0xd8>
 800fb30:	2973      	cmp	r1, #115	; 0x73
 800fb32:	f000 809d 	beq.w	800fc70 <_printf_i+0x1a4>
 800fb36:	d808      	bhi.n	800fb4a <_printf_i+0x7e>
 800fb38:	296f      	cmp	r1, #111	; 0x6f
 800fb3a:	d020      	beq.n	800fb7e <_printf_i+0xb2>
 800fb3c:	2970      	cmp	r1, #112	; 0x70
 800fb3e:	d1dd      	bne.n	800fafc <_printf_i+0x30>
 800fb40:	6823      	ldr	r3, [r4, #0]
 800fb42:	f043 0320 	orr.w	r3, r3, #32
 800fb46:	6023      	str	r3, [r4, #0]
 800fb48:	e003      	b.n	800fb52 <_printf_i+0x86>
 800fb4a:	2975      	cmp	r1, #117	; 0x75
 800fb4c:	d017      	beq.n	800fb7e <_printf_i+0xb2>
 800fb4e:	2978      	cmp	r1, #120	; 0x78
 800fb50:	d1d4      	bne.n	800fafc <_printf_i+0x30>
 800fb52:	2378      	movs	r3, #120	; 0x78
 800fb54:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fb58:	4864      	ldr	r0, [pc, #400]	; (800fcec <_printf_i+0x220>)
 800fb5a:	e055      	b.n	800fc08 <_printf_i+0x13c>
 800fb5c:	6813      	ldr	r3, [r2, #0]
 800fb5e:	1d19      	adds	r1, r3, #4
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	6011      	str	r1, [r2, #0]
 800fb64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fb68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fb6c:	2301      	movs	r3, #1
 800fb6e:	e08c      	b.n	800fc8a <_printf_i+0x1be>
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	6011      	str	r1, [r2, #0]
 800fb74:	f010 0f40 	tst.w	r0, #64	; 0x40
 800fb78:	bf18      	it	ne
 800fb7a:	b21b      	sxthne	r3, r3
 800fb7c:	e7cf      	b.n	800fb1e <_printf_i+0x52>
 800fb7e:	6813      	ldr	r3, [r2, #0]
 800fb80:	6825      	ldr	r5, [r4, #0]
 800fb82:	1d18      	adds	r0, r3, #4
 800fb84:	6010      	str	r0, [r2, #0]
 800fb86:	0628      	lsls	r0, r5, #24
 800fb88:	d501      	bpl.n	800fb8e <_printf_i+0xc2>
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	e002      	b.n	800fb94 <_printf_i+0xc8>
 800fb8e:	0668      	lsls	r0, r5, #25
 800fb90:	d5fb      	bpl.n	800fb8a <_printf_i+0xbe>
 800fb92:	881b      	ldrh	r3, [r3, #0]
 800fb94:	4854      	ldr	r0, [pc, #336]	; (800fce8 <_printf_i+0x21c>)
 800fb96:	296f      	cmp	r1, #111	; 0x6f
 800fb98:	bf14      	ite	ne
 800fb9a:	220a      	movne	r2, #10
 800fb9c:	2208      	moveq	r2, #8
 800fb9e:	2100      	movs	r1, #0
 800fba0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fba4:	6865      	ldr	r5, [r4, #4]
 800fba6:	60a5      	str	r5, [r4, #8]
 800fba8:	2d00      	cmp	r5, #0
 800fbaa:	f2c0 8095 	blt.w	800fcd8 <_printf_i+0x20c>
 800fbae:	6821      	ldr	r1, [r4, #0]
 800fbb0:	f021 0104 	bic.w	r1, r1, #4
 800fbb4:	6021      	str	r1, [r4, #0]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d13d      	bne.n	800fc36 <_printf_i+0x16a>
 800fbba:	2d00      	cmp	r5, #0
 800fbbc:	f040 808e 	bne.w	800fcdc <_printf_i+0x210>
 800fbc0:	4665      	mov	r5, ip
 800fbc2:	2a08      	cmp	r2, #8
 800fbc4:	d10b      	bne.n	800fbde <_printf_i+0x112>
 800fbc6:	6823      	ldr	r3, [r4, #0]
 800fbc8:	07db      	lsls	r3, r3, #31
 800fbca:	d508      	bpl.n	800fbde <_printf_i+0x112>
 800fbcc:	6923      	ldr	r3, [r4, #16]
 800fbce:	6862      	ldr	r2, [r4, #4]
 800fbd0:	429a      	cmp	r2, r3
 800fbd2:	bfde      	ittt	le
 800fbd4:	2330      	movle	r3, #48	; 0x30
 800fbd6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fbda:	f105 35ff 	addle.w	r5, r5, #4294967295
 800fbde:	ebac 0305 	sub.w	r3, ip, r5
 800fbe2:	6123      	str	r3, [r4, #16]
 800fbe4:	f8cd 8000 	str.w	r8, [sp]
 800fbe8:	463b      	mov	r3, r7
 800fbea:	aa03      	add	r2, sp, #12
 800fbec:	4621      	mov	r1, r4
 800fbee:	4630      	mov	r0, r6
 800fbf0:	f7ff fef6 	bl	800f9e0 <_printf_common>
 800fbf4:	3001      	adds	r0, #1
 800fbf6:	d14d      	bne.n	800fc94 <_printf_i+0x1c8>
 800fbf8:	f04f 30ff 	mov.w	r0, #4294967295
 800fbfc:	b005      	add	sp, #20
 800fbfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc02:	4839      	ldr	r0, [pc, #228]	; (800fce8 <_printf_i+0x21c>)
 800fc04:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800fc08:	6813      	ldr	r3, [r2, #0]
 800fc0a:	6821      	ldr	r1, [r4, #0]
 800fc0c:	1d1d      	adds	r5, r3, #4
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	6015      	str	r5, [r2, #0]
 800fc12:	060a      	lsls	r2, r1, #24
 800fc14:	d50b      	bpl.n	800fc2e <_printf_i+0x162>
 800fc16:	07ca      	lsls	r2, r1, #31
 800fc18:	bf44      	itt	mi
 800fc1a:	f041 0120 	orrmi.w	r1, r1, #32
 800fc1e:	6021      	strmi	r1, [r4, #0]
 800fc20:	b91b      	cbnz	r3, 800fc2a <_printf_i+0x15e>
 800fc22:	6822      	ldr	r2, [r4, #0]
 800fc24:	f022 0220 	bic.w	r2, r2, #32
 800fc28:	6022      	str	r2, [r4, #0]
 800fc2a:	2210      	movs	r2, #16
 800fc2c:	e7b7      	b.n	800fb9e <_printf_i+0xd2>
 800fc2e:	064d      	lsls	r5, r1, #25
 800fc30:	bf48      	it	mi
 800fc32:	b29b      	uxthmi	r3, r3
 800fc34:	e7ef      	b.n	800fc16 <_printf_i+0x14a>
 800fc36:	4665      	mov	r5, ip
 800fc38:	fbb3 f1f2 	udiv	r1, r3, r2
 800fc3c:	fb02 3311 	mls	r3, r2, r1, r3
 800fc40:	5cc3      	ldrb	r3, [r0, r3]
 800fc42:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800fc46:	460b      	mov	r3, r1
 800fc48:	2900      	cmp	r1, #0
 800fc4a:	d1f5      	bne.n	800fc38 <_printf_i+0x16c>
 800fc4c:	e7b9      	b.n	800fbc2 <_printf_i+0xf6>
 800fc4e:	6813      	ldr	r3, [r2, #0]
 800fc50:	6825      	ldr	r5, [r4, #0]
 800fc52:	6961      	ldr	r1, [r4, #20]
 800fc54:	1d18      	adds	r0, r3, #4
 800fc56:	6010      	str	r0, [r2, #0]
 800fc58:	0628      	lsls	r0, r5, #24
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	d501      	bpl.n	800fc62 <_printf_i+0x196>
 800fc5e:	6019      	str	r1, [r3, #0]
 800fc60:	e002      	b.n	800fc68 <_printf_i+0x19c>
 800fc62:	066a      	lsls	r2, r5, #25
 800fc64:	d5fb      	bpl.n	800fc5e <_printf_i+0x192>
 800fc66:	8019      	strh	r1, [r3, #0]
 800fc68:	2300      	movs	r3, #0
 800fc6a:	6123      	str	r3, [r4, #16]
 800fc6c:	4665      	mov	r5, ip
 800fc6e:	e7b9      	b.n	800fbe4 <_printf_i+0x118>
 800fc70:	6813      	ldr	r3, [r2, #0]
 800fc72:	1d19      	adds	r1, r3, #4
 800fc74:	6011      	str	r1, [r2, #0]
 800fc76:	681d      	ldr	r5, [r3, #0]
 800fc78:	6862      	ldr	r2, [r4, #4]
 800fc7a:	2100      	movs	r1, #0
 800fc7c:	4628      	mov	r0, r5
 800fc7e:	f7f0 fac7 	bl	8000210 <memchr>
 800fc82:	b108      	cbz	r0, 800fc88 <_printf_i+0x1bc>
 800fc84:	1b40      	subs	r0, r0, r5
 800fc86:	6060      	str	r0, [r4, #4]
 800fc88:	6863      	ldr	r3, [r4, #4]
 800fc8a:	6123      	str	r3, [r4, #16]
 800fc8c:	2300      	movs	r3, #0
 800fc8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fc92:	e7a7      	b.n	800fbe4 <_printf_i+0x118>
 800fc94:	6923      	ldr	r3, [r4, #16]
 800fc96:	462a      	mov	r2, r5
 800fc98:	4639      	mov	r1, r7
 800fc9a:	4630      	mov	r0, r6
 800fc9c:	47c0      	blx	r8
 800fc9e:	3001      	adds	r0, #1
 800fca0:	d0aa      	beq.n	800fbf8 <_printf_i+0x12c>
 800fca2:	6823      	ldr	r3, [r4, #0]
 800fca4:	079b      	lsls	r3, r3, #30
 800fca6:	d413      	bmi.n	800fcd0 <_printf_i+0x204>
 800fca8:	68e0      	ldr	r0, [r4, #12]
 800fcaa:	9b03      	ldr	r3, [sp, #12]
 800fcac:	4298      	cmp	r0, r3
 800fcae:	bfb8      	it	lt
 800fcb0:	4618      	movlt	r0, r3
 800fcb2:	e7a3      	b.n	800fbfc <_printf_i+0x130>
 800fcb4:	2301      	movs	r3, #1
 800fcb6:	464a      	mov	r2, r9
 800fcb8:	4639      	mov	r1, r7
 800fcba:	4630      	mov	r0, r6
 800fcbc:	47c0      	blx	r8
 800fcbe:	3001      	adds	r0, #1
 800fcc0:	d09a      	beq.n	800fbf8 <_printf_i+0x12c>
 800fcc2:	3501      	adds	r5, #1
 800fcc4:	68e3      	ldr	r3, [r4, #12]
 800fcc6:	9a03      	ldr	r2, [sp, #12]
 800fcc8:	1a9b      	subs	r3, r3, r2
 800fcca:	42ab      	cmp	r3, r5
 800fccc:	dcf2      	bgt.n	800fcb4 <_printf_i+0x1e8>
 800fcce:	e7eb      	b.n	800fca8 <_printf_i+0x1dc>
 800fcd0:	2500      	movs	r5, #0
 800fcd2:	f104 0919 	add.w	r9, r4, #25
 800fcd6:	e7f5      	b.n	800fcc4 <_printf_i+0x1f8>
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d1ac      	bne.n	800fc36 <_printf_i+0x16a>
 800fcdc:	7803      	ldrb	r3, [r0, #0]
 800fcde:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fce2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fce6:	e76c      	b.n	800fbc2 <_printf_i+0xf6>
 800fce8:	0801476c 	.word	0x0801476c
 800fcec:	0801477d 	.word	0x0801477d

0800fcf0 <_scanf_float>:
 800fcf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcf4:	469a      	mov	sl, r3
 800fcf6:	688b      	ldr	r3, [r1, #8]
 800fcf8:	4616      	mov	r6, r2
 800fcfa:	1e5a      	subs	r2, r3, #1
 800fcfc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800fd00:	b087      	sub	sp, #28
 800fd02:	bf83      	ittte	hi
 800fd04:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800fd08:	189b      	addhi	r3, r3, r2
 800fd0a:	9301      	strhi	r3, [sp, #4]
 800fd0c:	2300      	movls	r3, #0
 800fd0e:	bf86      	itte	hi
 800fd10:	f240 135d 	movwhi	r3, #349	; 0x15d
 800fd14:	608b      	strhi	r3, [r1, #8]
 800fd16:	9301      	strls	r3, [sp, #4]
 800fd18:	680b      	ldr	r3, [r1, #0]
 800fd1a:	4688      	mov	r8, r1
 800fd1c:	f04f 0b00 	mov.w	fp, #0
 800fd20:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800fd24:	f848 3b1c 	str.w	r3, [r8], #28
 800fd28:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800fd2c:	4607      	mov	r7, r0
 800fd2e:	460c      	mov	r4, r1
 800fd30:	4645      	mov	r5, r8
 800fd32:	465a      	mov	r2, fp
 800fd34:	46d9      	mov	r9, fp
 800fd36:	f8cd b008 	str.w	fp, [sp, #8]
 800fd3a:	68a1      	ldr	r1, [r4, #8]
 800fd3c:	b181      	cbz	r1, 800fd60 <_scanf_float+0x70>
 800fd3e:	6833      	ldr	r3, [r6, #0]
 800fd40:	781b      	ldrb	r3, [r3, #0]
 800fd42:	2b49      	cmp	r3, #73	; 0x49
 800fd44:	d071      	beq.n	800fe2a <_scanf_float+0x13a>
 800fd46:	d84d      	bhi.n	800fde4 <_scanf_float+0xf4>
 800fd48:	2b39      	cmp	r3, #57	; 0x39
 800fd4a:	d840      	bhi.n	800fdce <_scanf_float+0xde>
 800fd4c:	2b31      	cmp	r3, #49	; 0x31
 800fd4e:	f080 8088 	bcs.w	800fe62 <_scanf_float+0x172>
 800fd52:	2b2d      	cmp	r3, #45	; 0x2d
 800fd54:	f000 8090 	beq.w	800fe78 <_scanf_float+0x188>
 800fd58:	d815      	bhi.n	800fd86 <_scanf_float+0x96>
 800fd5a:	2b2b      	cmp	r3, #43	; 0x2b
 800fd5c:	f000 808c 	beq.w	800fe78 <_scanf_float+0x188>
 800fd60:	f1b9 0f00 	cmp.w	r9, #0
 800fd64:	d003      	beq.n	800fd6e <_scanf_float+0x7e>
 800fd66:	6823      	ldr	r3, [r4, #0]
 800fd68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fd6c:	6023      	str	r3, [r4, #0]
 800fd6e:	3a01      	subs	r2, #1
 800fd70:	2a01      	cmp	r2, #1
 800fd72:	f200 80ea 	bhi.w	800ff4a <_scanf_float+0x25a>
 800fd76:	4545      	cmp	r5, r8
 800fd78:	f200 80dc 	bhi.w	800ff34 <_scanf_float+0x244>
 800fd7c:	2601      	movs	r6, #1
 800fd7e:	4630      	mov	r0, r6
 800fd80:	b007      	add	sp, #28
 800fd82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd86:	2b2e      	cmp	r3, #46	; 0x2e
 800fd88:	f000 809f 	beq.w	800feca <_scanf_float+0x1da>
 800fd8c:	2b30      	cmp	r3, #48	; 0x30
 800fd8e:	d1e7      	bne.n	800fd60 <_scanf_float+0x70>
 800fd90:	6820      	ldr	r0, [r4, #0]
 800fd92:	f410 7f80 	tst.w	r0, #256	; 0x100
 800fd96:	d064      	beq.n	800fe62 <_scanf_float+0x172>
 800fd98:	9b01      	ldr	r3, [sp, #4]
 800fd9a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800fd9e:	6020      	str	r0, [r4, #0]
 800fda0:	f109 0901 	add.w	r9, r9, #1
 800fda4:	b11b      	cbz	r3, 800fdae <_scanf_float+0xbe>
 800fda6:	3b01      	subs	r3, #1
 800fda8:	3101      	adds	r1, #1
 800fdaa:	9301      	str	r3, [sp, #4]
 800fdac:	60a1      	str	r1, [r4, #8]
 800fdae:	68a3      	ldr	r3, [r4, #8]
 800fdb0:	3b01      	subs	r3, #1
 800fdb2:	60a3      	str	r3, [r4, #8]
 800fdb4:	6923      	ldr	r3, [r4, #16]
 800fdb6:	3301      	adds	r3, #1
 800fdb8:	6123      	str	r3, [r4, #16]
 800fdba:	6873      	ldr	r3, [r6, #4]
 800fdbc:	3b01      	subs	r3, #1
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	6073      	str	r3, [r6, #4]
 800fdc2:	f340 80ac 	ble.w	800ff1e <_scanf_float+0x22e>
 800fdc6:	6833      	ldr	r3, [r6, #0]
 800fdc8:	3301      	adds	r3, #1
 800fdca:	6033      	str	r3, [r6, #0]
 800fdcc:	e7b5      	b.n	800fd3a <_scanf_float+0x4a>
 800fdce:	2b45      	cmp	r3, #69	; 0x45
 800fdd0:	f000 8085 	beq.w	800fede <_scanf_float+0x1ee>
 800fdd4:	2b46      	cmp	r3, #70	; 0x46
 800fdd6:	d06a      	beq.n	800feae <_scanf_float+0x1be>
 800fdd8:	2b41      	cmp	r3, #65	; 0x41
 800fdda:	d1c1      	bne.n	800fd60 <_scanf_float+0x70>
 800fddc:	2a01      	cmp	r2, #1
 800fdde:	d1bf      	bne.n	800fd60 <_scanf_float+0x70>
 800fde0:	2202      	movs	r2, #2
 800fde2:	e046      	b.n	800fe72 <_scanf_float+0x182>
 800fde4:	2b65      	cmp	r3, #101	; 0x65
 800fde6:	d07a      	beq.n	800fede <_scanf_float+0x1ee>
 800fde8:	d818      	bhi.n	800fe1c <_scanf_float+0x12c>
 800fdea:	2b54      	cmp	r3, #84	; 0x54
 800fdec:	d066      	beq.n	800febc <_scanf_float+0x1cc>
 800fdee:	d811      	bhi.n	800fe14 <_scanf_float+0x124>
 800fdf0:	2b4e      	cmp	r3, #78	; 0x4e
 800fdf2:	d1b5      	bne.n	800fd60 <_scanf_float+0x70>
 800fdf4:	2a00      	cmp	r2, #0
 800fdf6:	d146      	bne.n	800fe86 <_scanf_float+0x196>
 800fdf8:	f1b9 0f00 	cmp.w	r9, #0
 800fdfc:	d145      	bne.n	800fe8a <_scanf_float+0x19a>
 800fdfe:	6821      	ldr	r1, [r4, #0]
 800fe00:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800fe04:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800fe08:	d13f      	bne.n	800fe8a <_scanf_float+0x19a>
 800fe0a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800fe0e:	6021      	str	r1, [r4, #0]
 800fe10:	2201      	movs	r2, #1
 800fe12:	e02e      	b.n	800fe72 <_scanf_float+0x182>
 800fe14:	2b59      	cmp	r3, #89	; 0x59
 800fe16:	d01e      	beq.n	800fe56 <_scanf_float+0x166>
 800fe18:	2b61      	cmp	r3, #97	; 0x61
 800fe1a:	e7de      	b.n	800fdda <_scanf_float+0xea>
 800fe1c:	2b6e      	cmp	r3, #110	; 0x6e
 800fe1e:	d0e9      	beq.n	800fdf4 <_scanf_float+0x104>
 800fe20:	d815      	bhi.n	800fe4e <_scanf_float+0x15e>
 800fe22:	2b66      	cmp	r3, #102	; 0x66
 800fe24:	d043      	beq.n	800feae <_scanf_float+0x1be>
 800fe26:	2b69      	cmp	r3, #105	; 0x69
 800fe28:	d19a      	bne.n	800fd60 <_scanf_float+0x70>
 800fe2a:	f1bb 0f00 	cmp.w	fp, #0
 800fe2e:	d138      	bne.n	800fea2 <_scanf_float+0x1b2>
 800fe30:	f1b9 0f00 	cmp.w	r9, #0
 800fe34:	d197      	bne.n	800fd66 <_scanf_float+0x76>
 800fe36:	6821      	ldr	r1, [r4, #0]
 800fe38:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800fe3c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800fe40:	d195      	bne.n	800fd6e <_scanf_float+0x7e>
 800fe42:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800fe46:	6021      	str	r1, [r4, #0]
 800fe48:	f04f 0b01 	mov.w	fp, #1
 800fe4c:	e011      	b.n	800fe72 <_scanf_float+0x182>
 800fe4e:	2b74      	cmp	r3, #116	; 0x74
 800fe50:	d034      	beq.n	800febc <_scanf_float+0x1cc>
 800fe52:	2b79      	cmp	r3, #121	; 0x79
 800fe54:	d184      	bne.n	800fd60 <_scanf_float+0x70>
 800fe56:	f1bb 0f07 	cmp.w	fp, #7
 800fe5a:	d181      	bne.n	800fd60 <_scanf_float+0x70>
 800fe5c:	f04f 0b08 	mov.w	fp, #8
 800fe60:	e007      	b.n	800fe72 <_scanf_float+0x182>
 800fe62:	eb12 0f0b 	cmn.w	r2, fp
 800fe66:	f47f af7b 	bne.w	800fd60 <_scanf_float+0x70>
 800fe6a:	6821      	ldr	r1, [r4, #0]
 800fe6c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800fe70:	6021      	str	r1, [r4, #0]
 800fe72:	702b      	strb	r3, [r5, #0]
 800fe74:	3501      	adds	r5, #1
 800fe76:	e79a      	b.n	800fdae <_scanf_float+0xbe>
 800fe78:	6821      	ldr	r1, [r4, #0]
 800fe7a:	0608      	lsls	r0, r1, #24
 800fe7c:	f57f af70 	bpl.w	800fd60 <_scanf_float+0x70>
 800fe80:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800fe84:	e7f4      	b.n	800fe70 <_scanf_float+0x180>
 800fe86:	2a02      	cmp	r2, #2
 800fe88:	d047      	beq.n	800ff1a <_scanf_float+0x22a>
 800fe8a:	f1bb 0f01 	cmp.w	fp, #1
 800fe8e:	d003      	beq.n	800fe98 <_scanf_float+0x1a8>
 800fe90:	f1bb 0f04 	cmp.w	fp, #4
 800fe94:	f47f af64 	bne.w	800fd60 <_scanf_float+0x70>
 800fe98:	f10b 0b01 	add.w	fp, fp, #1
 800fe9c:	fa5f fb8b 	uxtb.w	fp, fp
 800fea0:	e7e7      	b.n	800fe72 <_scanf_float+0x182>
 800fea2:	f1bb 0f03 	cmp.w	fp, #3
 800fea6:	d0f7      	beq.n	800fe98 <_scanf_float+0x1a8>
 800fea8:	f1bb 0f05 	cmp.w	fp, #5
 800feac:	e7f2      	b.n	800fe94 <_scanf_float+0x1a4>
 800feae:	f1bb 0f02 	cmp.w	fp, #2
 800feb2:	f47f af55 	bne.w	800fd60 <_scanf_float+0x70>
 800feb6:	f04f 0b03 	mov.w	fp, #3
 800feba:	e7da      	b.n	800fe72 <_scanf_float+0x182>
 800febc:	f1bb 0f06 	cmp.w	fp, #6
 800fec0:	f47f af4e 	bne.w	800fd60 <_scanf_float+0x70>
 800fec4:	f04f 0b07 	mov.w	fp, #7
 800fec8:	e7d3      	b.n	800fe72 <_scanf_float+0x182>
 800feca:	6821      	ldr	r1, [r4, #0]
 800fecc:	0588      	lsls	r0, r1, #22
 800fece:	f57f af47 	bpl.w	800fd60 <_scanf_float+0x70>
 800fed2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800fed6:	6021      	str	r1, [r4, #0]
 800fed8:	f8cd 9008 	str.w	r9, [sp, #8]
 800fedc:	e7c9      	b.n	800fe72 <_scanf_float+0x182>
 800fede:	6821      	ldr	r1, [r4, #0]
 800fee0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800fee4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800fee8:	d006      	beq.n	800fef8 <_scanf_float+0x208>
 800feea:	0548      	lsls	r0, r1, #21
 800feec:	f57f af38 	bpl.w	800fd60 <_scanf_float+0x70>
 800fef0:	f1b9 0f00 	cmp.w	r9, #0
 800fef4:	f43f af3b 	beq.w	800fd6e <_scanf_float+0x7e>
 800fef8:	0588      	lsls	r0, r1, #22
 800fefa:	bf58      	it	pl
 800fefc:	9802      	ldrpl	r0, [sp, #8]
 800fefe:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ff02:	bf58      	it	pl
 800ff04:	eba9 0000 	subpl.w	r0, r9, r0
 800ff08:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800ff0c:	bf58      	it	pl
 800ff0e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800ff12:	6021      	str	r1, [r4, #0]
 800ff14:	f04f 0900 	mov.w	r9, #0
 800ff18:	e7ab      	b.n	800fe72 <_scanf_float+0x182>
 800ff1a:	2203      	movs	r2, #3
 800ff1c:	e7a9      	b.n	800fe72 <_scanf_float+0x182>
 800ff1e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ff22:	9205      	str	r2, [sp, #20]
 800ff24:	4631      	mov	r1, r6
 800ff26:	4638      	mov	r0, r7
 800ff28:	4798      	blx	r3
 800ff2a:	9a05      	ldr	r2, [sp, #20]
 800ff2c:	2800      	cmp	r0, #0
 800ff2e:	f43f af04 	beq.w	800fd3a <_scanf_float+0x4a>
 800ff32:	e715      	b.n	800fd60 <_scanf_float+0x70>
 800ff34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ff38:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ff3c:	4632      	mov	r2, r6
 800ff3e:	4638      	mov	r0, r7
 800ff40:	4798      	blx	r3
 800ff42:	6923      	ldr	r3, [r4, #16]
 800ff44:	3b01      	subs	r3, #1
 800ff46:	6123      	str	r3, [r4, #16]
 800ff48:	e715      	b.n	800fd76 <_scanf_float+0x86>
 800ff4a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800ff4e:	2b06      	cmp	r3, #6
 800ff50:	d80a      	bhi.n	800ff68 <_scanf_float+0x278>
 800ff52:	f1bb 0f02 	cmp.w	fp, #2
 800ff56:	d968      	bls.n	801002a <_scanf_float+0x33a>
 800ff58:	f1ab 0b03 	sub.w	fp, fp, #3
 800ff5c:	fa5f fb8b 	uxtb.w	fp, fp
 800ff60:	eba5 0b0b 	sub.w	fp, r5, fp
 800ff64:	455d      	cmp	r5, fp
 800ff66:	d14b      	bne.n	8010000 <_scanf_float+0x310>
 800ff68:	6823      	ldr	r3, [r4, #0]
 800ff6a:	05da      	lsls	r2, r3, #23
 800ff6c:	d51f      	bpl.n	800ffae <_scanf_float+0x2be>
 800ff6e:	055b      	lsls	r3, r3, #21
 800ff70:	d468      	bmi.n	8010044 <_scanf_float+0x354>
 800ff72:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ff76:	6923      	ldr	r3, [r4, #16]
 800ff78:	2965      	cmp	r1, #101	; 0x65
 800ff7a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ff7e:	f105 3bff 	add.w	fp, r5, #4294967295
 800ff82:	6123      	str	r3, [r4, #16]
 800ff84:	d00d      	beq.n	800ffa2 <_scanf_float+0x2b2>
 800ff86:	2945      	cmp	r1, #69	; 0x45
 800ff88:	d00b      	beq.n	800ffa2 <_scanf_float+0x2b2>
 800ff8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ff8e:	4632      	mov	r2, r6
 800ff90:	4638      	mov	r0, r7
 800ff92:	4798      	blx	r3
 800ff94:	6923      	ldr	r3, [r4, #16]
 800ff96:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800ff9a:	3b01      	subs	r3, #1
 800ff9c:	f1a5 0b02 	sub.w	fp, r5, #2
 800ffa0:	6123      	str	r3, [r4, #16]
 800ffa2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ffa6:	4632      	mov	r2, r6
 800ffa8:	4638      	mov	r0, r7
 800ffaa:	4798      	blx	r3
 800ffac:	465d      	mov	r5, fp
 800ffae:	6826      	ldr	r6, [r4, #0]
 800ffb0:	f016 0610 	ands.w	r6, r6, #16
 800ffb4:	d17a      	bne.n	80100ac <_scanf_float+0x3bc>
 800ffb6:	702e      	strb	r6, [r5, #0]
 800ffb8:	6823      	ldr	r3, [r4, #0]
 800ffba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ffbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ffc2:	d142      	bne.n	801004a <_scanf_float+0x35a>
 800ffc4:	9b02      	ldr	r3, [sp, #8]
 800ffc6:	eba9 0303 	sub.w	r3, r9, r3
 800ffca:	425a      	negs	r2, r3
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d149      	bne.n	8010064 <_scanf_float+0x374>
 800ffd0:	2200      	movs	r2, #0
 800ffd2:	4641      	mov	r1, r8
 800ffd4:	4638      	mov	r0, r7
 800ffd6:	f000 ffcb 	bl	8010f70 <_strtod_r>
 800ffda:	6825      	ldr	r5, [r4, #0]
 800ffdc:	f8da 3000 	ldr.w	r3, [sl]
 800ffe0:	f015 0f02 	tst.w	r5, #2
 800ffe4:	f103 0204 	add.w	r2, r3, #4
 800ffe8:	ec59 8b10 	vmov	r8, r9, d0
 800ffec:	f8ca 2000 	str.w	r2, [sl]
 800fff0:	d043      	beq.n	801007a <_scanf_float+0x38a>
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	e9c3 8900 	strd	r8, r9, [r3]
 800fff8:	68e3      	ldr	r3, [r4, #12]
 800fffa:	3301      	adds	r3, #1
 800fffc:	60e3      	str	r3, [r4, #12]
 800fffe:	e6be      	b.n	800fd7e <_scanf_float+0x8e>
 8010000:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010004:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010008:	4632      	mov	r2, r6
 801000a:	4638      	mov	r0, r7
 801000c:	4798      	blx	r3
 801000e:	6923      	ldr	r3, [r4, #16]
 8010010:	3b01      	subs	r3, #1
 8010012:	6123      	str	r3, [r4, #16]
 8010014:	e7a6      	b.n	800ff64 <_scanf_float+0x274>
 8010016:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801001a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801001e:	4632      	mov	r2, r6
 8010020:	4638      	mov	r0, r7
 8010022:	4798      	blx	r3
 8010024:	6923      	ldr	r3, [r4, #16]
 8010026:	3b01      	subs	r3, #1
 8010028:	6123      	str	r3, [r4, #16]
 801002a:	4545      	cmp	r5, r8
 801002c:	d8f3      	bhi.n	8010016 <_scanf_float+0x326>
 801002e:	e6a5      	b.n	800fd7c <_scanf_float+0x8c>
 8010030:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010034:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010038:	4632      	mov	r2, r6
 801003a:	4638      	mov	r0, r7
 801003c:	4798      	blx	r3
 801003e:	6923      	ldr	r3, [r4, #16]
 8010040:	3b01      	subs	r3, #1
 8010042:	6123      	str	r3, [r4, #16]
 8010044:	4545      	cmp	r5, r8
 8010046:	d8f3      	bhi.n	8010030 <_scanf_float+0x340>
 8010048:	e698      	b.n	800fd7c <_scanf_float+0x8c>
 801004a:	9b03      	ldr	r3, [sp, #12]
 801004c:	2b00      	cmp	r3, #0
 801004e:	d0bf      	beq.n	800ffd0 <_scanf_float+0x2e0>
 8010050:	9904      	ldr	r1, [sp, #16]
 8010052:	230a      	movs	r3, #10
 8010054:	4632      	mov	r2, r6
 8010056:	3101      	adds	r1, #1
 8010058:	4638      	mov	r0, r7
 801005a:	f001 f815 	bl	8011088 <_strtol_r>
 801005e:	9b03      	ldr	r3, [sp, #12]
 8010060:	9d04      	ldr	r5, [sp, #16]
 8010062:	1ac2      	subs	r2, r0, r3
 8010064:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8010068:	429d      	cmp	r5, r3
 801006a:	bf28      	it	cs
 801006c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8010070:	490f      	ldr	r1, [pc, #60]	; (80100b0 <_scanf_float+0x3c0>)
 8010072:	4628      	mov	r0, r5
 8010074:	f000 f8d4 	bl	8010220 <siprintf>
 8010078:	e7aa      	b.n	800ffd0 <_scanf_float+0x2e0>
 801007a:	f015 0504 	ands.w	r5, r5, #4
 801007e:	d1b8      	bne.n	800fff2 <_scanf_float+0x302>
 8010080:	681f      	ldr	r7, [r3, #0]
 8010082:	ee10 2a10 	vmov	r2, s0
 8010086:	464b      	mov	r3, r9
 8010088:	ee10 0a10 	vmov	r0, s0
 801008c:	4649      	mov	r1, r9
 801008e:	f7f0 fd65 	bl	8000b5c <__aeabi_dcmpun>
 8010092:	b128      	cbz	r0, 80100a0 <_scanf_float+0x3b0>
 8010094:	4628      	mov	r0, r5
 8010096:	f000 f889 	bl	80101ac <nanf>
 801009a:	ed87 0a00 	vstr	s0, [r7]
 801009e:	e7ab      	b.n	800fff8 <_scanf_float+0x308>
 80100a0:	4640      	mov	r0, r8
 80100a2:	4649      	mov	r1, r9
 80100a4:	f7f0 fdb8 	bl	8000c18 <__aeabi_d2f>
 80100a8:	6038      	str	r0, [r7, #0]
 80100aa:	e7a5      	b.n	800fff8 <_scanf_float+0x308>
 80100ac:	2600      	movs	r6, #0
 80100ae:	e666      	b.n	800fd7e <_scanf_float+0x8e>
 80100b0:	0801478e 	.word	0x0801478e

080100b4 <iprintf>:
 80100b4:	b40f      	push	{r0, r1, r2, r3}
 80100b6:	4b0a      	ldr	r3, [pc, #40]	; (80100e0 <iprintf+0x2c>)
 80100b8:	b513      	push	{r0, r1, r4, lr}
 80100ba:	681c      	ldr	r4, [r3, #0]
 80100bc:	b124      	cbz	r4, 80100c8 <iprintf+0x14>
 80100be:	69a3      	ldr	r3, [r4, #24]
 80100c0:	b913      	cbnz	r3, 80100c8 <iprintf+0x14>
 80100c2:	4620      	mov	r0, r4
 80100c4:	f002 f828 	bl	8012118 <__sinit>
 80100c8:	ab05      	add	r3, sp, #20
 80100ca:	9a04      	ldr	r2, [sp, #16]
 80100cc:	68a1      	ldr	r1, [r4, #8]
 80100ce:	9301      	str	r3, [sp, #4]
 80100d0:	4620      	mov	r0, r4
 80100d2:	f003 fc69 	bl	80139a8 <_vfiprintf_r>
 80100d6:	b002      	add	sp, #8
 80100d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100dc:	b004      	add	sp, #16
 80100de:	4770      	bx	lr
 80100e0:	2000000c 	.word	0x2000000c

080100e4 <_puts_r>:
 80100e4:	b570      	push	{r4, r5, r6, lr}
 80100e6:	460e      	mov	r6, r1
 80100e8:	4605      	mov	r5, r0
 80100ea:	b118      	cbz	r0, 80100f4 <_puts_r+0x10>
 80100ec:	6983      	ldr	r3, [r0, #24]
 80100ee:	b90b      	cbnz	r3, 80100f4 <_puts_r+0x10>
 80100f0:	f002 f812 	bl	8012118 <__sinit>
 80100f4:	69ab      	ldr	r3, [r5, #24]
 80100f6:	68ac      	ldr	r4, [r5, #8]
 80100f8:	b913      	cbnz	r3, 8010100 <_puts_r+0x1c>
 80100fa:	4628      	mov	r0, r5
 80100fc:	f002 f80c 	bl	8012118 <__sinit>
 8010100:	4b23      	ldr	r3, [pc, #140]	; (8010190 <_puts_r+0xac>)
 8010102:	429c      	cmp	r4, r3
 8010104:	d117      	bne.n	8010136 <_puts_r+0x52>
 8010106:	686c      	ldr	r4, [r5, #4]
 8010108:	89a3      	ldrh	r3, [r4, #12]
 801010a:	071b      	lsls	r3, r3, #28
 801010c:	d51d      	bpl.n	801014a <_puts_r+0x66>
 801010e:	6923      	ldr	r3, [r4, #16]
 8010110:	b1db      	cbz	r3, 801014a <_puts_r+0x66>
 8010112:	3e01      	subs	r6, #1
 8010114:	68a3      	ldr	r3, [r4, #8]
 8010116:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801011a:	3b01      	subs	r3, #1
 801011c:	60a3      	str	r3, [r4, #8]
 801011e:	b9e9      	cbnz	r1, 801015c <_puts_r+0x78>
 8010120:	2b00      	cmp	r3, #0
 8010122:	da2e      	bge.n	8010182 <_puts_r+0x9e>
 8010124:	4622      	mov	r2, r4
 8010126:	210a      	movs	r1, #10
 8010128:	4628      	mov	r0, r5
 801012a:	f000 ffdf 	bl	80110ec <__swbuf_r>
 801012e:	3001      	adds	r0, #1
 8010130:	d011      	beq.n	8010156 <_puts_r+0x72>
 8010132:	200a      	movs	r0, #10
 8010134:	e011      	b.n	801015a <_puts_r+0x76>
 8010136:	4b17      	ldr	r3, [pc, #92]	; (8010194 <_puts_r+0xb0>)
 8010138:	429c      	cmp	r4, r3
 801013a:	d101      	bne.n	8010140 <_puts_r+0x5c>
 801013c:	68ac      	ldr	r4, [r5, #8]
 801013e:	e7e3      	b.n	8010108 <_puts_r+0x24>
 8010140:	4b15      	ldr	r3, [pc, #84]	; (8010198 <_puts_r+0xb4>)
 8010142:	429c      	cmp	r4, r3
 8010144:	bf08      	it	eq
 8010146:	68ec      	ldreq	r4, [r5, #12]
 8010148:	e7de      	b.n	8010108 <_puts_r+0x24>
 801014a:	4621      	mov	r1, r4
 801014c:	4628      	mov	r0, r5
 801014e:	f001 f831 	bl	80111b4 <__swsetup_r>
 8010152:	2800      	cmp	r0, #0
 8010154:	d0dd      	beq.n	8010112 <_puts_r+0x2e>
 8010156:	f04f 30ff 	mov.w	r0, #4294967295
 801015a:	bd70      	pop	{r4, r5, r6, pc}
 801015c:	2b00      	cmp	r3, #0
 801015e:	da04      	bge.n	801016a <_puts_r+0x86>
 8010160:	69a2      	ldr	r2, [r4, #24]
 8010162:	429a      	cmp	r2, r3
 8010164:	dc06      	bgt.n	8010174 <_puts_r+0x90>
 8010166:	290a      	cmp	r1, #10
 8010168:	d004      	beq.n	8010174 <_puts_r+0x90>
 801016a:	6823      	ldr	r3, [r4, #0]
 801016c:	1c5a      	adds	r2, r3, #1
 801016e:	6022      	str	r2, [r4, #0]
 8010170:	7019      	strb	r1, [r3, #0]
 8010172:	e7cf      	b.n	8010114 <_puts_r+0x30>
 8010174:	4622      	mov	r2, r4
 8010176:	4628      	mov	r0, r5
 8010178:	f000 ffb8 	bl	80110ec <__swbuf_r>
 801017c:	3001      	adds	r0, #1
 801017e:	d1c9      	bne.n	8010114 <_puts_r+0x30>
 8010180:	e7e9      	b.n	8010156 <_puts_r+0x72>
 8010182:	6823      	ldr	r3, [r4, #0]
 8010184:	200a      	movs	r0, #10
 8010186:	1c5a      	adds	r2, r3, #1
 8010188:	6022      	str	r2, [r4, #0]
 801018a:	7018      	strb	r0, [r3, #0]
 801018c:	e7e5      	b.n	801015a <_puts_r+0x76>
 801018e:	bf00      	nop
 8010190:	08014818 	.word	0x08014818
 8010194:	08014838 	.word	0x08014838
 8010198:	080147f8 	.word	0x080147f8

0801019c <puts>:
 801019c:	4b02      	ldr	r3, [pc, #8]	; (80101a8 <puts+0xc>)
 801019e:	4601      	mov	r1, r0
 80101a0:	6818      	ldr	r0, [r3, #0]
 80101a2:	f7ff bf9f 	b.w	80100e4 <_puts_r>
 80101a6:	bf00      	nop
 80101a8:	2000000c 	.word	0x2000000c

080101ac <nanf>:
 80101ac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80101b4 <nanf+0x8>
 80101b0:	4770      	bx	lr
 80101b2:	bf00      	nop
 80101b4:	7fc00000 	.word	0x7fc00000

080101b8 <sniprintf>:
 80101b8:	b40c      	push	{r2, r3}
 80101ba:	b530      	push	{r4, r5, lr}
 80101bc:	4b17      	ldr	r3, [pc, #92]	; (801021c <sniprintf+0x64>)
 80101be:	1e0c      	subs	r4, r1, #0
 80101c0:	b09d      	sub	sp, #116	; 0x74
 80101c2:	681d      	ldr	r5, [r3, #0]
 80101c4:	da08      	bge.n	80101d8 <sniprintf+0x20>
 80101c6:	238b      	movs	r3, #139	; 0x8b
 80101c8:	602b      	str	r3, [r5, #0]
 80101ca:	f04f 30ff 	mov.w	r0, #4294967295
 80101ce:	b01d      	add	sp, #116	; 0x74
 80101d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80101d4:	b002      	add	sp, #8
 80101d6:	4770      	bx	lr
 80101d8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80101dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80101e0:	bf14      	ite	ne
 80101e2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80101e6:	4623      	moveq	r3, r4
 80101e8:	9304      	str	r3, [sp, #16]
 80101ea:	9307      	str	r3, [sp, #28]
 80101ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80101f0:	9002      	str	r0, [sp, #8]
 80101f2:	9006      	str	r0, [sp, #24]
 80101f4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80101f8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80101fa:	ab21      	add	r3, sp, #132	; 0x84
 80101fc:	a902      	add	r1, sp, #8
 80101fe:	4628      	mov	r0, r5
 8010200:	9301      	str	r3, [sp, #4]
 8010202:	f003 f905 	bl	8013410 <_svfiprintf_r>
 8010206:	1c43      	adds	r3, r0, #1
 8010208:	bfbc      	itt	lt
 801020a:	238b      	movlt	r3, #139	; 0x8b
 801020c:	602b      	strlt	r3, [r5, #0]
 801020e:	2c00      	cmp	r4, #0
 8010210:	d0dd      	beq.n	80101ce <sniprintf+0x16>
 8010212:	9b02      	ldr	r3, [sp, #8]
 8010214:	2200      	movs	r2, #0
 8010216:	701a      	strb	r2, [r3, #0]
 8010218:	e7d9      	b.n	80101ce <sniprintf+0x16>
 801021a:	bf00      	nop
 801021c:	2000000c 	.word	0x2000000c

08010220 <siprintf>:
 8010220:	b40e      	push	{r1, r2, r3}
 8010222:	b500      	push	{lr}
 8010224:	b09c      	sub	sp, #112	; 0x70
 8010226:	ab1d      	add	r3, sp, #116	; 0x74
 8010228:	9002      	str	r0, [sp, #8]
 801022a:	9006      	str	r0, [sp, #24]
 801022c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010230:	4809      	ldr	r0, [pc, #36]	; (8010258 <siprintf+0x38>)
 8010232:	9107      	str	r1, [sp, #28]
 8010234:	9104      	str	r1, [sp, #16]
 8010236:	4909      	ldr	r1, [pc, #36]	; (801025c <siprintf+0x3c>)
 8010238:	f853 2b04 	ldr.w	r2, [r3], #4
 801023c:	9105      	str	r1, [sp, #20]
 801023e:	6800      	ldr	r0, [r0, #0]
 8010240:	9301      	str	r3, [sp, #4]
 8010242:	a902      	add	r1, sp, #8
 8010244:	f003 f8e4 	bl	8013410 <_svfiprintf_r>
 8010248:	9b02      	ldr	r3, [sp, #8]
 801024a:	2200      	movs	r2, #0
 801024c:	701a      	strb	r2, [r3, #0]
 801024e:	b01c      	add	sp, #112	; 0x70
 8010250:	f85d eb04 	ldr.w	lr, [sp], #4
 8010254:	b003      	add	sp, #12
 8010256:	4770      	bx	lr
 8010258:	2000000c 	.word	0x2000000c
 801025c:	ffff0208 	.word	0xffff0208

08010260 <siscanf>:
 8010260:	b40e      	push	{r1, r2, r3}
 8010262:	b530      	push	{r4, r5, lr}
 8010264:	b09c      	sub	sp, #112	; 0x70
 8010266:	ac1f      	add	r4, sp, #124	; 0x7c
 8010268:	f44f 7201 	mov.w	r2, #516	; 0x204
 801026c:	f854 5b04 	ldr.w	r5, [r4], #4
 8010270:	f8ad 2014 	strh.w	r2, [sp, #20]
 8010274:	9002      	str	r0, [sp, #8]
 8010276:	9006      	str	r0, [sp, #24]
 8010278:	f7ef ffc2 	bl	8000200 <strlen>
 801027c:	4b0b      	ldr	r3, [pc, #44]	; (80102ac <siscanf+0x4c>)
 801027e:	9003      	str	r0, [sp, #12]
 8010280:	9007      	str	r0, [sp, #28]
 8010282:	930b      	str	r3, [sp, #44]	; 0x2c
 8010284:	480a      	ldr	r0, [pc, #40]	; (80102b0 <siscanf+0x50>)
 8010286:	9401      	str	r4, [sp, #4]
 8010288:	2300      	movs	r3, #0
 801028a:	930f      	str	r3, [sp, #60]	; 0x3c
 801028c:	9314      	str	r3, [sp, #80]	; 0x50
 801028e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010292:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010296:	462a      	mov	r2, r5
 8010298:	4623      	mov	r3, r4
 801029a:	a902      	add	r1, sp, #8
 801029c:	6800      	ldr	r0, [r0, #0]
 801029e:	f003 fa09 	bl	80136b4 <__ssvfiscanf_r>
 80102a2:	b01c      	add	sp, #112	; 0x70
 80102a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80102a8:	b003      	add	sp, #12
 80102aa:	4770      	bx	lr
 80102ac:	080102d7 	.word	0x080102d7
 80102b0:	2000000c 	.word	0x2000000c

080102b4 <__sread>:
 80102b4:	b510      	push	{r4, lr}
 80102b6:	460c      	mov	r4, r1
 80102b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102bc:	f003 fde2 	bl	8013e84 <_read_r>
 80102c0:	2800      	cmp	r0, #0
 80102c2:	bfab      	itete	ge
 80102c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80102c6:	89a3      	ldrhlt	r3, [r4, #12]
 80102c8:	181b      	addge	r3, r3, r0
 80102ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80102ce:	bfac      	ite	ge
 80102d0:	6563      	strge	r3, [r4, #84]	; 0x54
 80102d2:	81a3      	strhlt	r3, [r4, #12]
 80102d4:	bd10      	pop	{r4, pc}

080102d6 <__seofread>:
 80102d6:	2000      	movs	r0, #0
 80102d8:	4770      	bx	lr

080102da <__swrite>:
 80102da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102de:	461f      	mov	r7, r3
 80102e0:	898b      	ldrh	r3, [r1, #12]
 80102e2:	05db      	lsls	r3, r3, #23
 80102e4:	4605      	mov	r5, r0
 80102e6:	460c      	mov	r4, r1
 80102e8:	4616      	mov	r6, r2
 80102ea:	d505      	bpl.n	80102f8 <__swrite+0x1e>
 80102ec:	2302      	movs	r3, #2
 80102ee:	2200      	movs	r2, #0
 80102f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102f4:	f002 fae2 	bl	80128bc <_lseek_r>
 80102f8:	89a3      	ldrh	r3, [r4, #12]
 80102fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80102fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010302:	81a3      	strh	r3, [r4, #12]
 8010304:	4632      	mov	r2, r6
 8010306:	463b      	mov	r3, r7
 8010308:	4628      	mov	r0, r5
 801030a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801030e:	f000 bf3f 	b.w	8011190 <_write_r>

08010312 <__sseek>:
 8010312:	b510      	push	{r4, lr}
 8010314:	460c      	mov	r4, r1
 8010316:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801031a:	f002 facf 	bl	80128bc <_lseek_r>
 801031e:	1c43      	adds	r3, r0, #1
 8010320:	89a3      	ldrh	r3, [r4, #12]
 8010322:	bf15      	itete	ne
 8010324:	6560      	strne	r0, [r4, #84]	; 0x54
 8010326:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801032a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801032e:	81a3      	strheq	r3, [r4, #12]
 8010330:	bf18      	it	ne
 8010332:	81a3      	strhne	r3, [r4, #12]
 8010334:	bd10      	pop	{r4, pc}

08010336 <__sclose>:
 8010336:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801033a:	f000 bfa9 	b.w	8011290 <_close_r>

0801033e <strcpy>:
 801033e:	4603      	mov	r3, r0
 8010340:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010344:	f803 2b01 	strb.w	r2, [r3], #1
 8010348:	2a00      	cmp	r2, #0
 801034a:	d1f9      	bne.n	8010340 <strcpy+0x2>
 801034c:	4770      	bx	lr

0801034e <sulp>:
 801034e:	b570      	push	{r4, r5, r6, lr}
 8010350:	4604      	mov	r4, r0
 8010352:	460d      	mov	r5, r1
 8010354:	ec45 4b10 	vmov	d0, r4, r5
 8010358:	4616      	mov	r6, r2
 801035a:	f002 fe15 	bl	8012f88 <__ulp>
 801035e:	ec51 0b10 	vmov	r0, r1, d0
 8010362:	b17e      	cbz	r6, 8010384 <sulp+0x36>
 8010364:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010368:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801036c:	2b00      	cmp	r3, #0
 801036e:	dd09      	ble.n	8010384 <sulp+0x36>
 8010370:	051b      	lsls	r3, r3, #20
 8010372:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8010376:	2400      	movs	r4, #0
 8010378:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801037c:	4622      	mov	r2, r4
 801037e:	462b      	mov	r3, r5
 8010380:	f7f0 f952 	bl	8000628 <__aeabi_dmul>
 8010384:	bd70      	pop	{r4, r5, r6, pc}
	...

08010388 <_strtod_l>:
 8010388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801038c:	461f      	mov	r7, r3
 801038e:	b0a1      	sub	sp, #132	; 0x84
 8010390:	2300      	movs	r3, #0
 8010392:	4681      	mov	r9, r0
 8010394:	4638      	mov	r0, r7
 8010396:	460e      	mov	r6, r1
 8010398:	9217      	str	r2, [sp, #92]	; 0x5c
 801039a:	931c      	str	r3, [sp, #112]	; 0x70
 801039c:	f002 fa7e 	bl	801289c <__localeconv_l>
 80103a0:	4680      	mov	r8, r0
 80103a2:	6800      	ldr	r0, [r0, #0]
 80103a4:	f7ef ff2c 	bl	8000200 <strlen>
 80103a8:	f04f 0a00 	mov.w	sl, #0
 80103ac:	4604      	mov	r4, r0
 80103ae:	f04f 0b00 	mov.w	fp, #0
 80103b2:	961b      	str	r6, [sp, #108]	; 0x6c
 80103b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80103b6:	781a      	ldrb	r2, [r3, #0]
 80103b8:	2a0d      	cmp	r2, #13
 80103ba:	d832      	bhi.n	8010422 <_strtod_l+0x9a>
 80103bc:	2a09      	cmp	r2, #9
 80103be:	d236      	bcs.n	801042e <_strtod_l+0xa6>
 80103c0:	2a00      	cmp	r2, #0
 80103c2:	d03e      	beq.n	8010442 <_strtod_l+0xba>
 80103c4:	2300      	movs	r3, #0
 80103c6:	930d      	str	r3, [sp, #52]	; 0x34
 80103c8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80103ca:	782b      	ldrb	r3, [r5, #0]
 80103cc:	2b30      	cmp	r3, #48	; 0x30
 80103ce:	f040 80ac 	bne.w	801052a <_strtod_l+0x1a2>
 80103d2:	786b      	ldrb	r3, [r5, #1]
 80103d4:	2b58      	cmp	r3, #88	; 0x58
 80103d6:	d001      	beq.n	80103dc <_strtod_l+0x54>
 80103d8:	2b78      	cmp	r3, #120	; 0x78
 80103da:	d167      	bne.n	80104ac <_strtod_l+0x124>
 80103dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80103de:	9301      	str	r3, [sp, #4]
 80103e0:	ab1c      	add	r3, sp, #112	; 0x70
 80103e2:	9300      	str	r3, [sp, #0]
 80103e4:	9702      	str	r7, [sp, #8]
 80103e6:	ab1d      	add	r3, sp, #116	; 0x74
 80103e8:	4a88      	ldr	r2, [pc, #544]	; (801060c <_strtod_l+0x284>)
 80103ea:	a91b      	add	r1, sp, #108	; 0x6c
 80103ec:	4648      	mov	r0, r9
 80103ee:	f001 ff6c 	bl	80122ca <__gethex>
 80103f2:	f010 0407 	ands.w	r4, r0, #7
 80103f6:	4606      	mov	r6, r0
 80103f8:	d005      	beq.n	8010406 <_strtod_l+0x7e>
 80103fa:	2c06      	cmp	r4, #6
 80103fc:	d12b      	bne.n	8010456 <_strtod_l+0xce>
 80103fe:	3501      	adds	r5, #1
 8010400:	2300      	movs	r3, #0
 8010402:	951b      	str	r5, [sp, #108]	; 0x6c
 8010404:	930d      	str	r3, [sp, #52]	; 0x34
 8010406:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010408:	2b00      	cmp	r3, #0
 801040a:	f040 859a 	bne.w	8010f42 <_strtod_l+0xbba>
 801040e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010410:	b1e3      	cbz	r3, 801044c <_strtod_l+0xc4>
 8010412:	4652      	mov	r2, sl
 8010414:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010418:	ec43 2b10 	vmov	d0, r2, r3
 801041c:	b021      	add	sp, #132	; 0x84
 801041e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010422:	2a2b      	cmp	r2, #43	; 0x2b
 8010424:	d015      	beq.n	8010452 <_strtod_l+0xca>
 8010426:	2a2d      	cmp	r2, #45	; 0x2d
 8010428:	d004      	beq.n	8010434 <_strtod_l+0xac>
 801042a:	2a20      	cmp	r2, #32
 801042c:	d1ca      	bne.n	80103c4 <_strtod_l+0x3c>
 801042e:	3301      	adds	r3, #1
 8010430:	931b      	str	r3, [sp, #108]	; 0x6c
 8010432:	e7bf      	b.n	80103b4 <_strtod_l+0x2c>
 8010434:	2201      	movs	r2, #1
 8010436:	920d      	str	r2, [sp, #52]	; 0x34
 8010438:	1c5a      	adds	r2, r3, #1
 801043a:	921b      	str	r2, [sp, #108]	; 0x6c
 801043c:	785b      	ldrb	r3, [r3, #1]
 801043e:	2b00      	cmp	r3, #0
 8010440:	d1c2      	bne.n	80103c8 <_strtod_l+0x40>
 8010442:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010444:	961b      	str	r6, [sp, #108]	; 0x6c
 8010446:	2b00      	cmp	r3, #0
 8010448:	f040 8579 	bne.w	8010f3e <_strtod_l+0xbb6>
 801044c:	4652      	mov	r2, sl
 801044e:	465b      	mov	r3, fp
 8010450:	e7e2      	b.n	8010418 <_strtod_l+0x90>
 8010452:	2200      	movs	r2, #0
 8010454:	e7ef      	b.n	8010436 <_strtod_l+0xae>
 8010456:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8010458:	b13a      	cbz	r2, 801046a <_strtod_l+0xe2>
 801045a:	2135      	movs	r1, #53	; 0x35
 801045c:	a81e      	add	r0, sp, #120	; 0x78
 801045e:	f002 fe8b 	bl	8013178 <__copybits>
 8010462:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010464:	4648      	mov	r0, r9
 8010466:	f002 faf8 	bl	8012a5a <_Bfree>
 801046a:	3c01      	subs	r4, #1
 801046c:	2c04      	cmp	r4, #4
 801046e:	d806      	bhi.n	801047e <_strtod_l+0xf6>
 8010470:	e8df f004 	tbb	[pc, r4]
 8010474:	1714030a 	.word	0x1714030a
 8010478:	0a          	.byte	0x0a
 8010479:	00          	.byte	0x00
 801047a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801047e:	0730      	lsls	r0, r6, #28
 8010480:	d5c1      	bpl.n	8010406 <_strtod_l+0x7e>
 8010482:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8010486:	e7be      	b.n	8010406 <_strtod_l+0x7e>
 8010488:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801048c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801048e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010492:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8010496:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801049a:	e7f0      	b.n	801047e <_strtod_l+0xf6>
 801049c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8010610 <_strtod_l+0x288>
 80104a0:	e7ed      	b.n	801047e <_strtod_l+0xf6>
 80104a2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80104a6:	f04f 3aff 	mov.w	sl, #4294967295
 80104aa:	e7e8      	b.n	801047e <_strtod_l+0xf6>
 80104ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80104ae:	1c5a      	adds	r2, r3, #1
 80104b0:	921b      	str	r2, [sp, #108]	; 0x6c
 80104b2:	785b      	ldrb	r3, [r3, #1]
 80104b4:	2b30      	cmp	r3, #48	; 0x30
 80104b6:	d0f9      	beq.n	80104ac <_strtod_l+0x124>
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d0a4      	beq.n	8010406 <_strtod_l+0x7e>
 80104bc:	2301      	movs	r3, #1
 80104be:	2500      	movs	r5, #0
 80104c0:	9306      	str	r3, [sp, #24]
 80104c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80104c4:	9308      	str	r3, [sp, #32]
 80104c6:	9507      	str	r5, [sp, #28]
 80104c8:	9505      	str	r5, [sp, #20]
 80104ca:	220a      	movs	r2, #10
 80104cc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80104ce:	7807      	ldrb	r7, [r0, #0]
 80104d0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80104d4:	b2d9      	uxtb	r1, r3
 80104d6:	2909      	cmp	r1, #9
 80104d8:	d929      	bls.n	801052e <_strtod_l+0x1a6>
 80104da:	4622      	mov	r2, r4
 80104dc:	f8d8 1000 	ldr.w	r1, [r8]
 80104e0:	f003 fd24 	bl	8013f2c <strncmp>
 80104e4:	2800      	cmp	r0, #0
 80104e6:	d031      	beq.n	801054c <_strtod_l+0x1c4>
 80104e8:	2000      	movs	r0, #0
 80104ea:	9c05      	ldr	r4, [sp, #20]
 80104ec:	9004      	str	r0, [sp, #16]
 80104ee:	463b      	mov	r3, r7
 80104f0:	4602      	mov	r2, r0
 80104f2:	2b65      	cmp	r3, #101	; 0x65
 80104f4:	d001      	beq.n	80104fa <_strtod_l+0x172>
 80104f6:	2b45      	cmp	r3, #69	; 0x45
 80104f8:	d114      	bne.n	8010524 <_strtod_l+0x19c>
 80104fa:	b924      	cbnz	r4, 8010506 <_strtod_l+0x17e>
 80104fc:	b910      	cbnz	r0, 8010504 <_strtod_l+0x17c>
 80104fe:	9b06      	ldr	r3, [sp, #24]
 8010500:	2b00      	cmp	r3, #0
 8010502:	d09e      	beq.n	8010442 <_strtod_l+0xba>
 8010504:	2400      	movs	r4, #0
 8010506:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8010508:	1c73      	adds	r3, r6, #1
 801050a:	931b      	str	r3, [sp, #108]	; 0x6c
 801050c:	7873      	ldrb	r3, [r6, #1]
 801050e:	2b2b      	cmp	r3, #43	; 0x2b
 8010510:	d078      	beq.n	8010604 <_strtod_l+0x27c>
 8010512:	2b2d      	cmp	r3, #45	; 0x2d
 8010514:	d070      	beq.n	80105f8 <_strtod_l+0x270>
 8010516:	f04f 0c00 	mov.w	ip, #0
 801051a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 801051e:	2f09      	cmp	r7, #9
 8010520:	d97c      	bls.n	801061c <_strtod_l+0x294>
 8010522:	961b      	str	r6, [sp, #108]	; 0x6c
 8010524:	f04f 0e00 	mov.w	lr, #0
 8010528:	e09a      	b.n	8010660 <_strtod_l+0x2d8>
 801052a:	2300      	movs	r3, #0
 801052c:	e7c7      	b.n	80104be <_strtod_l+0x136>
 801052e:	9905      	ldr	r1, [sp, #20]
 8010530:	2908      	cmp	r1, #8
 8010532:	bfdd      	ittte	le
 8010534:	9907      	ldrle	r1, [sp, #28]
 8010536:	fb02 3301 	mlale	r3, r2, r1, r3
 801053a:	9307      	strle	r3, [sp, #28]
 801053c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8010540:	9b05      	ldr	r3, [sp, #20]
 8010542:	3001      	adds	r0, #1
 8010544:	3301      	adds	r3, #1
 8010546:	9305      	str	r3, [sp, #20]
 8010548:	901b      	str	r0, [sp, #108]	; 0x6c
 801054a:	e7bf      	b.n	80104cc <_strtod_l+0x144>
 801054c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801054e:	191a      	adds	r2, r3, r4
 8010550:	921b      	str	r2, [sp, #108]	; 0x6c
 8010552:	9a05      	ldr	r2, [sp, #20]
 8010554:	5d1b      	ldrb	r3, [r3, r4]
 8010556:	2a00      	cmp	r2, #0
 8010558:	d037      	beq.n	80105ca <_strtod_l+0x242>
 801055a:	9c05      	ldr	r4, [sp, #20]
 801055c:	4602      	mov	r2, r0
 801055e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8010562:	2909      	cmp	r1, #9
 8010564:	d913      	bls.n	801058e <_strtod_l+0x206>
 8010566:	2101      	movs	r1, #1
 8010568:	9104      	str	r1, [sp, #16]
 801056a:	e7c2      	b.n	80104f2 <_strtod_l+0x16a>
 801056c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801056e:	1c5a      	adds	r2, r3, #1
 8010570:	921b      	str	r2, [sp, #108]	; 0x6c
 8010572:	785b      	ldrb	r3, [r3, #1]
 8010574:	3001      	adds	r0, #1
 8010576:	2b30      	cmp	r3, #48	; 0x30
 8010578:	d0f8      	beq.n	801056c <_strtod_l+0x1e4>
 801057a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801057e:	2a08      	cmp	r2, #8
 8010580:	f200 84e4 	bhi.w	8010f4c <_strtod_l+0xbc4>
 8010584:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010586:	9208      	str	r2, [sp, #32]
 8010588:	4602      	mov	r2, r0
 801058a:	2000      	movs	r0, #0
 801058c:	4604      	mov	r4, r0
 801058e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8010592:	f100 0101 	add.w	r1, r0, #1
 8010596:	d012      	beq.n	80105be <_strtod_l+0x236>
 8010598:	440a      	add	r2, r1
 801059a:	eb00 0c04 	add.w	ip, r0, r4
 801059e:	4621      	mov	r1, r4
 80105a0:	270a      	movs	r7, #10
 80105a2:	458c      	cmp	ip, r1
 80105a4:	d113      	bne.n	80105ce <_strtod_l+0x246>
 80105a6:	1821      	adds	r1, r4, r0
 80105a8:	2908      	cmp	r1, #8
 80105aa:	f104 0401 	add.w	r4, r4, #1
 80105ae:	4404      	add	r4, r0
 80105b0:	dc19      	bgt.n	80105e6 <_strtod_l+0x25e>
 80105b2:	9b07      	ldr	r3, [sp, #28]
 80105b4:	210a      	movs	r1, #10
 80105b6:	fb01 e303 	mla	r3, r1, r3, lr
 80105ba:	9307      	str	r3, [sp, #28]
 80105bc:	2100      	movs	r1, #0
 80105be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80105c0:	1c58      	adds	r0, r3, #1
 80105c2:	901b      	str	r0, [sp, #108]	; 0x6c
 80105c4:	785b      	ldrb	r3, [r3, #1]
 80105c6:	4608      	mov	r0, r1
 80105c8:	e7c9      	b.n	801055e <_strtod_l+0x1d6>
 80105ca:	9805      	ldr	r0, [sp, #20]
 80105cc:	e7d3      	b.n	8010576 <_strtod_l+0x1ee>
 80105ce:	2908      	cmp	r1, #8
 80105d0:	f101 0101 	add.w	r1, r1, #1
 80105d4:	dc03      	bgt.n	80105de <_strtod_l+0x256>
 80105d6:	9b07      	ldr	r3, [sp, #28]
 80105d8:	437b      	muls	r3, r7
 80105da:	9307      	str	r3, [sp, #28]
 80105dc:	e7e1      	b.n	80105a2 <_strtod_l+0x21a>
 80105de:	2910      	cmp	r1, #16
 80105e0:	bfd8      	it	le
 80105e2:	437d      	mulle	r5, r7
 80105e4:	e7dd      	b.n	80105a2 <_strtod_l+0x21a>
 80105e6:	2c10      	cmp	r4, #16
 80105e8:	bfdc      	itt	le
 80105ea:	210a      	movle	r1, #10
 80105ec:	fb01 e505 	mlale	r5, r1, r5, lr
 80105f0:	e7e4      	b.n	80105bc <_strtod_l+0x234>
 80105f2:	2301      	movs	r3, #1
 80105f4:	9304      	str	r3, [sp, #16]
 80105f6:	e781      	b.n	80104fc <_strtod_l+0x174>
 80105f8:	f04f 0c01 	mov.w	ip, #1
 80105fc:	1cb3      	adds	r3, r6, #2
 80105fe:	931b      	str	r3, [sp, #108]	; 0x6c
 8010600:	78b3      	ldrb	r3, [r6, #2]
 8010602:	e78a      	b.n	801051a <_strtod_l+0x192>
 8010604:	f04f 0c00 	mov.w	ip, #0
 8010608:	e7f8      	b.n	80105fc <_strtod_l+0x274>
 801060a:	bf00      	nop
 801060c:	08014794 	.word	0x08014794
 8010610:	7ff00000 	.word	0x7ff00000
 8010614:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010616:	1c5f      	adds	r7, r3, #1
 8010618:	971b      	str	r7, [sp, #108]	; 0x6c
 801061a:	785b      	ldrb	r3, [r3, #1]
 801061c:	2b30      	cmp	r3, #48	; 0x30
 801061e:	d0f9      	beq.n	8010614 <_strtod_l+0x28c>
 8010620:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8010624:	2f08      	cmp	r7, #8
 8010626:	f63f af7d 	bhi.w	8010524 <_strtod_l+0x19c>
 801062a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801062e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010630:	930a      	str	r3, [sp, #40]	; 0x28
 8010632:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010634:	1c5f      	adds	r7, r3, #1
 8010636:	971b      	str	r7, [sp, #108]	; 0x6c
 8010638:	785b      	ldrb	r3, [r3, #1]
 801063a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 801063e:	f1b8 0f09 	cmp.w	r8, #9
 8010642:	d937      	bls.n	80106b4 <_strtod_l+0x32c>
 8010644:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010646:	1a7f      	subs	r7, r7, r1
 8010648:	2f08      	cmp	r7, #8
 801064a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801064e:	dc37      	bgt.n	80106c0 <_strtod_l+0x338>
 8010650:	45be      	cmp	lr, r7
 8010652:	bfa8      	it	ge
 8010654:	46be      	movge	lr, r7
 8010656:	f1bc 0f00 	cmp.w	ip, #0
 801065a:	d001      	beq.n	8010660 <_strtod_l+0x2d8>
 801065c:	f1ce 0e00 	rsb	lr, lr, #0
 8010660:	2c00      	cmp	r4, #0
 8010662:	d151      	bne.n	8010708 <_strtod_l+0x380>
 8010664:	2800      	cmp	r0, #0
 8010666:	f47f aece 	bne.w	8010406 <_strtod_l+0x7e>
 801066a:	9a06      	ldr	r2, [sp, #24]
 801066c:	2a00      	cmp	r2, #0
 801066e:	f47f aeca 	bne.w	8010406 <_strtod_l+0x7e>
 8010672:	9a04      	ldr	r2, [sp, #16]
 8010674:	2a00      	cmp	r2, #0
 8010676:	f47f aee4 	bne.w	8010442 <_strtod_l+0xba>
 801067a:	2b4e      	cmp	r3, #78	; 0x4e
 801067c:	d027      	beq.n	80106ce <_strtod_l+0x346>
 801067e:	dc21      	bgt.n	80106c4 <_strtod_l+0x33c>
 8010680:	2b49      	cmp	r3, #73	; 0x49
 8010682:	f47f aede 	bne.w	8010442 <_strtod_l+0xba>
 8010686:	49a0      	ldr	r1, [pc, #640]	; (8010908 <_strtod_l+0x580>)
 8010688:	a81b      	add	r0, sp, #108	; 0x6c
 801068a:	f002 f851 	bl	8012730 <__match>
 801068e:	2800      	cmp	r0, #0
 8010690:	f43f aed7 	beq.w	8010442 <_strtod_l+0xba>
 8010694:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010696:	499d      	ldr	r1, [pc, #628]	; (801090c <_strtod_l+0x584>)
 8010698:	3b01      	subs	r3, #1
 801069a:	a81b      	add	r0, sp, #108	; 0x6c
 801069c:	931b      	str	r3, [sp, #108]	; 0x6c
 801069e:	f002 f847 	bl	8012730 <__match>
 80106a2:	b910      	cbnz	r0, 80106aa <_strtod_l+0x322>
 80106a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80106a6:	3301      	adds	r3, #1
 80106a8:	931b      	str	r3, [sp, #108]	; 0x6c
 80106aa:	f8df b274 	ldr.w	fp, [pc, #628]	; 8010920 <_strtod_l+0x598>
 80106ae:	f04f 0a00 	mov.w	sl, #0
 80106b2:	e6a8      	b.n	8010406 <_strtod_l+0x7e>
 80106b4:	210a      	movs	r1, #10
 80106b6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80106ba:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80106be:	e7b8      	b.n	8010632 <_strtod_l+0x2aa>
 80106c0:	46be      	mov	lr, r7
 80106c2:	e7c8      	b.n	8010656 <_strtod_l+0x2ce>
 80106c4:	2b69      	cmp	r3, #105	; 0x69
 80106c6:	d0de      	beq.n	8010686 <_strtod_l+0x2fe>
 80106c8:	2b6e      	cmp	r3, #110	; 0x6e
 80106ca:	f47f aeba 	bne.w	8010442 <_strtod_l+0xba>
 80106ce:	4990      	ldr	r1, [pc, #576]	; (8010910 <_strtod_l+0x588>)
 80106d0:	a81b      	add	r0, sp, #108	; 0x6c
 80106d2:	f002 f82d 	bl	8012730 <__match>
 80106d6:	2800      	cmp	r0, #0
 80106d8:	f43f aeb3 	beq.w	8010442 <_strtod_l+0xba>
 80106dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80106de:	781b      	ldrb	r3, [r3, #0]
 80106e0:	2b28      	cmp	r3, #40	; 0x28
 80106e2:	d10e      	bne.n	8010702 <_strtod_l+0x37a>
 80106e4:	aa1e      	add	r2, sp, #120	; 0x78
 80106e6:	498b      	ldr	r1, [pc, #556]	; (8010914 <_strtod_l+0x58c>)
 80106e8:	a81b      	add	r0, sp, #108	; 0x6c
 80106ea:	f002 f835 	bl	8012758 <__hexnan>
 80106ee:	2805      	cmp	r0, #5
 80106f0:	d107      	bne.n	8010702 <_strtod_l+0x37a>
 80106f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80106f4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80106f8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80106fc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8010700:	e681      	b.n	8010406 <_strtod_l+0x7e>
 8010702:	f8df b224 	ldr.w	fp, [pc, #548]	; 8010928 <_strtod_l+0x5a0>
 8010706:	e7d2      	b.n	80106ae <_strtod_l+0x326>
 8010708:	ebae 0302 	sub.w	r3, lr, r2
 801070c:	9306      	str	r3, [sp, #24]
 801070e:	9b05      	ldr	r3, [sp, #20]
 8010710:	9807      	ldr	r0, [sp, #28]
 8010712:	2b00      	cmp	r3, #0
 8010714:	bf08      	it	eq
 8010716:	4623      	moveq	r3, r4
 8010718:	2c10      	cmp	r4, #16
 801071a:	9305      	str	r3, [sp, #20]
 801071c:	46a0      	mov	r8, r4
 801071e:	bfa8      	it	ge
 8010720:	f04f 0810 	movge.w	r8, #16
 8010724:	f7ef ff06 	bl	8000534 <__aeabi_ui2d>
 8010728:	2c09      	cmp	r4, #9
 801072a:	4682      	mov	sl, r0
 801072c:	468b      	mov	fp, r1
 801072e:	dc13      	bgt.n	8010758 <_strtod_l+0x3d0>
 8010730:	9b06      	ldr	r3, [sp, #24]
 8010732:	2b00      	cmp	r3, #0
 8010734:	f43f ae67 	beq.w	8010406 <_strtod_l+0x7e>
 8010738:	9b06      	ldr	r3, [sp, #24]
 801073a:	dd7a      	ble.n	8010832 <_strtod_l+0x4aa>
 801073c:	2b16      	cmp	r3, #22
 801073e:	dc61      	bgt.n	8010804 <_strtod_l+0x47c>
 8010740:	4a75      	ldr	r2, [pc, #468]	; (8010918 <_strtod_l+0x590>)
 8010742:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8010746:	e9de 0100 	ldrd	r0, r1, [lr]
 801074a:	4652      	mov	r2, sl
 801074c:	465b      	mov	r3, fp
 801074e:	f7ef ff6b 	bl	8000628 <__aeabi_dmul>
 8010752:	4682      	mov	sl, r0
 8010754:	468b      	mov	fp, r1
 8010756:	e656      	b.n	8010406 <_strtod_l+0x7e>
 8010758:	4b6f      	ldr	r3, [pc, #444]	; (8010918 <_strtod_l+0x590>)
 801075a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801075e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8010762:	f7ef ff61 	bl	8000628 <__aeabi_dmul>
 8010766:	4606      	mov	r6, r0
 8010768:	4628      	mov	r0, r5
 801076a:	460f      	mov	r7, r1
 801076c:	f7ef fee2 	bl	8000534 <__aeabi_ui2d>
 8010770:	4602      	mov	r2, r0
 8010772:	460b      	mov	r3, r1
 8010774:	4630      	mov	r0, r6
 8010776:	4639      	mov	r1, r7
 8010778:	f7ef fda0 	bl	80002bc <__adddf3>
 801077c:	2c0f      	cmp	r4, #15
 801077e:	4682      	mov	sl, r0
 8010780:	468b      	mov	fp, r1
 8010782:	ddd5      	ble.n	8010730 <_strtod_l+0x3a8>
 8010784:	9b06      	ldr	r3, [sp, #24]
 8010786:	eba4 0808 	sub.w	r8, r4, r8
 801078a:	4498      	add	r8, r3
 801078c:	f1b8 0f00 	cmp.w	r8, #0
 8010790:	f340 8096 	ble.w	80108c0 <_strtod_l+0x538>
 8010794:	f018 030f 	ands.w	r3, r8, #15
 8010798:	d00a      	beq.n	80107b0 <_strtod_l+0x428>
 801079a:	495f      	ldr	r1, [pc, #380]	; (8010918 <_strtod_l+0x590>)
 801079c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80107a0:	4652      	mov	r2, sl
 80107a2:	465b      	mov	r3, fp
 80107a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80107a8:	f7ef ff3e 	bl	8000628 <__aeabi_dmul>
 80107ac:	4682      	mov	sl, r0
 80107ae:	468b      	mov	fp, r1
 80107b0:	f038 080f 	bics.w	r8, r8, #15
 80107b4:	d073      	beq.n	801089e <_strtod_l+0x516>
 80107b6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80107ba:	dd47      	ble.n	801084c <_strtod_l+0x4c4>
 80107bc:	2400      	movs	r4, #0
 80107be:	46a0      	mov	r8, r4
 80107c0:	9407      	str	r4, [sp, #28]
 80107c2:	9405      	str	r4, [sp, #20]
 80107c4:	2322      	movs	r3, #34	; 0x22
 80107c6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8010920 <_strtod_l+0x598>
 80107ca:	f8c9 3000 	str.w	r3, [r9]
 80107ce:	f04f 0a00 	mov.w	sl, #0
 80107d2:	9b07      	ldr	r3, [sp, #28]
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	f43f ae16 	beq.w	8010406 <_strtod_l+0x7e>
 80107da:	991c      	ldr	r1, [sp, #112]	; 0x70
 80107dc:	4648      	mov	r0, r9
 80107de:	f002 f93c 	bl	8012a5a <_Bfree>
 80107e2:	9905      	ldr	r1, [sp, #20]
 80107e4:	4648      	mov	r0, r9
 80107e6:	f002 f938 	bl	8012a5a <_Bfree>
 80107ea:	4641      	mov	r1, r8
 80107ec:	4648      	mov	r0, r9
 80107ee:	f002 f934 	bl	8012a5a <_Bfree>
 80107f2:	9907      	ldr	r1, [sp, #28]
 80107f4:	4648      	mov	r0, r9
 80107f6:	f002 f930 	bl	8012a5a <_Bfree>
 80107fa:	4621      	mov	r1, r4
 80107fc:	4648      	mov	r0, r9
 80107fe:	f002 f92c 	bl	8012a5a <_Bfree>
 8010802:	e600      	b.n	8010406 <_strtod_l+0x7e>
 8010804:	9a06      	ldr	r2, [sp, #24]
 8010806:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 801080a:	4293      	cmp	r3, r2
 801080c:	dbba      	blt.n	8010784 <_strtod_l+0x3fc>
 801080e:	4d42      	ldr	r5, [pc, #264]	; (8010918 <_strtod_l+0x590>)
 8010810:	f1c4 040f 	rsb	r4, r4, #15
 8010814:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8010818:	4652      	mov	r2, sl
 801081a:	465b      	mov	r3, fp
 801081c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010820:	f7ef ff02 	bl	8000628 <__aeabi_dmul>
 8010824:	9b06      	ldr	r3, [sp, #24]
 8010826:	1b1c      	subs	r4, r3, r4
 8010828:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 801082c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010830:	e78d      	b.n	801074e <_strtod_l+0x3c6>
 8010832:	f113 0f16 	cmn.w	r3, #22
 8010836:	dba5      	blt.n	8010784 <_strtod_l+0x3fc>
 8010838:	4a37      	ldr	r2, [pc, #220]	; (8010918 <_strtod_l+0x590>)
 801083a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 801083e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010842:	4650      	mov	r0, sl
 8010844:	4659      	mov	r1, fp
 8010846:	f7f0 f819 	bl	800087c <__aeabi_ddiv>
 801084a:	e782      	b.n	8010752 <_strtod_l+0x3ca>
 801084c:	2300      	movs	r3, #0
 801084e:	4e33      	ldr	r6, [pc, #204]	; (801091c <_strtod_l+0x594>)
 8010850:	ea4f 1828 	mov.w	r8, r8, asr #4
 8010854:	4650      	mov	r0, sl
 8010856:	4659      	mov	r1, fp
 8010858:	461d      	mov	r5, r3
 801085a:	f1b8 0f01 	cmp.w	r8, #1
 801085e:	dc21      	bgt.n	80108a4 <_strtod_l+0x51c>
 8010860:	b10b      	cbz	r3, 8010866 <_strtod_l+0x4de>
 8010862:	4682      	mov	sl, r0
 8010864:	468b      	mov	fp, r1
 8010866:	4b2d      	ldr	r3, [pc, #180]	; (801091c <_strtod_l+0x594>)
 8010868:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801086c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8010870:	4652      	mov	r2, sl
 8010872:	465b      	mov	r3, fp
 8010874:	e9d5 0100 	ldrd	r0, r1, [r5]
 8010878:	f7ef fed6 	bl	8000628 <__aeabi_dmul>
 801087c:	4b28      	ldr	r3, [pc, #160]	; (8010920 <_strtod_l+0x598>)
 801087e:	460a      	mov	r2, r1
 8010880:	400b      	ands	r3, r1
 8010882:	4928      	ldr	r1, [pc, #160]	; (8010924 <_strtod_l+0x59c>)
 8010884:	428b      	cmp	r3, r1
 8010886:	4682      	mov	sl, r0
 8010888:	d898      	bhi.n	80107bc <_strtod_l+0x434>
 801088a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801088e:	428b      	cmp	r3, r1
 8010890:	bf86      	itte	hi
 8010892:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801092c <_strtod_l+0x5a4>
 8010896:	f04f 3aff 	movhi.w	sl, #4294967295
 801089a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801089e:	2300      	movs	r3, #0
 80108a0:	9304      	str	r3, [sp, #16]
 80108a2:	e077      	b.n	8010994 <_strtod_l+0x60c>
 80108a4:	f018 0f01 	tst.w	r8, #1
 80108a8:	d006      	beq.n	80108b8 <_strtod_l+0x530>
 80108aa:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80108ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108b2:	f7ef feb9 	bl	8000628 <__aeabi_dmul>
 80108b6:	2301      	movs	r3, #1
 80108b8:	3501      	adds	r5, #1
 80108ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 80108be:	e7cc      	b.n	801085a <_strtod_l+0x4d2>
 80108c0:	d0ed      	beq.n	801089e <_strtod_l+0x516>
 80108c2:	f1c8 0800 	rsb	r8, r8, #0
 80108c6:	f018 020f 	ands.w	r2, r8, #15
 80108ca:	d00a      	beq.n	80108e2 <_strtod_l+0x55a>
 80108cc:	4b12      	ldr	r3, [pc, #72]	; (8010918 <_strtod_l+0x590>)
 80108ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80108d2:	4650      	mov	r0, sl
 80108d4:	4659      	mov	r1, fp
 80108d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108da:	f7ef ffcf 	bl	800087c <__aeabi_ddiv>
 80108de:	4682      	mov	sl, r0
 80108e0:	468b      	mov	fp, r1
 80108e2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80108e6:	d0da      	beq.n	801089e <_strtod_l+0x516>
 80108e8:	f1b8 0f1f 	cmp.w	r8, #31
 80108ec:	dd20      	ble.n	8010930 <_strtod_l+0x5a8>
 80108ee:	2400      	movs	r4, #0
 80108f0:	46a0      	mov	r8, r4
 80108f2:	9407      	str	r4, [sp, #28]
 80108f4:	9405      	str	r4, [sp, #20]
 80108f6:	2322      	movs	r3, #34	; 0x22
 80108f8:	f04f 0a00 	mov.w	sl, #0
 80108fc:	f04f 0b00 	mov.w	fp, #0
 8010900:	f8c9 3000 	str.w	r3, [r9]
 8010904:	e765      	b.n	80107d2 <_strtod_l+0x44a>
 8010906:	bf00      	nop
 8010908:	08014761 	.word	0x08014761
 801090c:	080147eb 	.word	0x080147eb
 8010910:	08014769 	.word	0x08014769
 8010914:	080147a8 	.word	0x080147a8
 8010918:	08014890 	.word	0x08014890
 801091c:	08014868 	.word	0x08014868
 8010920:	7ff00000 	.word	0x7ff00000
 8010924:	7ca00000 	.word	0x7ca00000
 8010928:	fff80000 	.word	0xfff80000
 801092c:	7fefffff 	.word	0x7fefffff
 8010930:	f018 0310 	ands.w	r3, r8, #16
 8010934:	bf18      	it	ne
 8010936:	236a      	movne	r3, #106	; 0x6a
 8010938:	4da0      	ldr	r5, [pc, #640]	; (8010bbc <_strtod_l+0x834>)
 801093a:	9304      	str	r3, [sp, #16]
 801093c:	4650      	mov	r0, sl
 801093e:	4659      	mov	r1, fp
 8010940:	2300      	movs	r3, #0
 8010942:	f1b8 0f00 	cmp.w	r8, #0
 8010946:	f300 810a 	bgt.w	8010b5e <_strtod_l+0x7d6>
 801094a:	b10b      	cbz	r3, 8010950 <_strtod_l+0x5c8>
 801094c:	4682      	mov	sl, r0
 801094e:	468b      	mov	fp, r1
 8010950:	9b04      	ldr	r3, [sp, #16]
 8010952:	b1bb      	cbz	r3, 8010984 <_strtod_l+0x5fc>
 8010954:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8010958:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801095c:	2b00      	cmp	r3, #0
 801095e:	4659      	mov	r1, fp
 8010960:	dd10      	ble.n	8010984 <_strtod_l+0x5fc>
 8010962:	2b1f      	cmp	r3, #31
 8010964:	f340 8107 	ble.w	8010b76 <_strtod_l+0x7ee>
 8010968:	2b34      	cmp	r3, #52	; 0x34
 801096a:	bfde      	ittt	le
 801096c:	3b20      	suble	r3, #32
 801096e:	f04f 32ff 	movle.w	r2, #4294967295
 8010972:	fa02 f303 	lslle.w	r3, r2, r3
 8010976:	f04f 0a00 	mov.w	sl, #0
 801097a:	bfcc      	ite	gt
 801097c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8010980:	ea03 0b01 	andle.w	fp, r3, r1
 8010984:	2200      	movs	r2, #0
 8010986:	2300      	movs	r3, #0
 8010988:	4650      	mov	r0, sl
 801098a:	4659      	mov	r1, fp
 801098c:	f7f0 f8b4 	bl	8000af8 <__aeabi_dcmpeq>
 8010990:	2800      	cmp	r0, #0
 8010992:	d1ac      	bne.n	80108ee <_strtod_l+0x566>
 8010994:	9b07      	ldr	r3, [sp, #28]
 8010996:	9300      	str	r3, [sp, #0]
 8010998:	9a05      	ldr	r2, [sp, #20]
 801099a:	9908      	ldr	r1, [sp, #32]
 801099c:	4623      	mov	r3, r4
 801099e:	4648      	mov	r0, r9
 80109a0:	f002 f8ad 	bl	8012afe <__s2b>
 80109a4:	9007      	str	r0, [sp, #28]
 80109a6:	2800      	cmp	r0, #0
 80109a8:	f43f af08 	beq.w	80107bc <_strtod_l+0x434>
 80109ac:	9a06      	ldr	r2, [sp, #24]
 80109ae:	9b06      	ldr	r3, [sp, #24]
 80109b0:	2a00      	cmp	r2, #0
 80109b2:	f1c3 0300 	rsb	r3, r3, #0
 80109b6:	bfa8      	it	ge
 80109b8:	2300      	movge	r3, #0
 80109ba:	930e      	str	r3, [sp, #56]	; 0x38
 80109bc:	2400      	movs	r4, #0
 80109be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80109c2:	9316      	str	r3, [sp, #88]	; 0x58
 80109c4:	46a0      	mov	r8, r4
 80109c6:	9b07      	ldr	r3, [sp, #28]
 80109c8:	4648      	mov	r0, r9
 80109ca:	6859      	ldr	r1, [r3, #4]
 80109cc:	f002 f811 	bl	80129f2 <_Balloc>
 80109d0:	9005      	str	r0, [sp, #20]
 80109d2:	2800      	cmp	r0, #0
 80109d4:	f43f aef6 	beq.w	80107c4 <_strtod_l+0x43c>
 80109d8:	9b07      	ldr	r3, [sp, #28]
 80109da:	691a      	ldr	r2, [r3, #16]
 80109dc:	3202      	adds	r2, #2
 80109de:	f103 010c 	add.w	r1, r3, #12
 80109e2:	0092      	lsls	r2, r2, #2
 80109e4:	300c      	adds	r0, #12
 80109e6:	f001 fff9 	bl	80129dc <memcpy>
 80109ea:	aa1e      	add	r2, sp, #120	; 0x78
 80109ec:	a91d      	add	r1, sp, #116	; 0x74
 80109ee:	ec4b ab10 	vmov	d0, sl, fp
 80109f2:	4648      	mov	r0, r9
 80109f4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80109f8:	f002 fb3c 	bl	8013074 <__d2b>
 80109fc:	901c      	str	r0, [sp, #112]	; 0x70
 80109fe:	2800      	cmp	r0, #0
 8010a00:	f43f aee0 	beq.w	80107c4 <_strtod_l+0x43c>
 8010a04:	2101      	movs	r1, #1
 8010a06:	4648      	mov	r0, r9
 8010a08:	f002 f905 	bl	8012c16 <__i2b>
 8010a0c:	4680      	mov	r8, r0
 8010a0e:	2800      	cmp	r0, #0
 8010a10:	f43f aed8 	beq.w	80107c4 <_strtod_l+0x43c>
 8010a14:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8010a16:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8010a18:	2e00      	cmp	r6, #0
 8010a1a:	bfab      	itete	ge
 8010a1c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8010a1e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8010a20:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8010a22:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8010a24:	bfac      	ite	ge
 8010a26:	18f7      	addge	r7, r6, r3
 8010a28:	1b9d      	sublt	r5, r3, r6
 8010a2a:	9b04      	ldr	r3, [sp, #16]
 8010a2c:	1af6      	subs	r6, r6, r3
 8010a2e:	4416      	add	r6, r2
 8010a30:	4b63      	ldr	r3, [pc, #396]	; (8010bc0 <_strtod_l+0x838>)
 8010a32:	3e01      	subs	r6, #1
 8010a34:	429e      	cmp	r6, r3
 8010a36:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8010a3a:	f280 80af 	bge.w	8010b9c <_strtod_l+0x814>
 8010a3e:	1b9b      	subs	r3, r3, r6
 8010a40:	2b1f      	cmp	r3, #31
 8010a42:	eba2 0203 	sub.w	r2, r2, r3
 8010a46:	f04f 0101 	mov.w	r1, #1
 8010a4a:	f300 809b 	bgt.w	8010b84 <_strtod_l+0x7fc>
 8010a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8010a52:	930f      	str	r3, [sp, #60]	; 0x3c
 8010a54:	2300      	movs	r3, #0
 8010a56:	930a      	str	r3, [sp, #40]	; 0x28
 8010a58:	18be      	adds	r6, r7, r2
 8010a5a:	9b04      	ldr	r3, [sp, #16]
 8010a5c:	42b7      	cmp	r7, r6
 8010a5e:	4415      	add	r5, r2
 8010a60:	441d      	add	r5, r3
 8010a62:	463b      	mov	r3, r7
 8010a64:	bfa8      	it	ge
 8010a66:	4633      	movge	r3, r6
 8010a68:	42ab      	cmp	r3, r5
 8010a6a:	bfa8      	it	ge
 8010a6c:	462b      	movge	r3, r5
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	bfc2      	ittt	gt
 8010a72:	1af6      	subgt	r6, r6, r3
 8010a74:	1aed      	subgt	r5, r5, r3
 8010a76:	1aff      	subgt	r7, r7, r3
 8010a78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010a7a:	b1bb      	cbz	r3, 8010aac <_strtod_l+0x724>
 8010a7c:	4641      	mov	r1, r8
 8010a7e:	461a      	mov	r2, r3
 8010a80:	4648      	mov	r0, r9
 8010a82:	f002 f967 	bl	8012d54 <__pow5mult>
 8010a86:	4680      	mov	r8, r0
 8010a88:	2800      	cmp	r0, #0
 8010a8a:	f43f ae9b 	beq.w	80107c4 <_strtod_l+0x43c>
 8010a8e:	4601      	mov	r1, r0
 8010a90:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8010a92:	4648      	mov	r0, r9
 8010a94:	f002 f8c8 	bl	8012c28 <__multiply>
 8010a98:	900c      	str	r0, [sp, #48]	; 0x30
 8010a9a:	2800      	cmp	r0, #0
 8010a9c:	f43f ae92 	beq.w	80107c4 <_strtod_l+0x43c>
 8010aa0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010aa2:	4648      	mov	r0, r9
 8010aa4:	f001 ffd9 	bl	8012a5a <_Bfree>
 8010aa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010aaa:	931c      	str	r3, [sp, #112]	; 0x70
 8010aac:	2e00      	cmp	r6, #0
 8010aae:	dc7a      	bgt.n	8010ba6 <_strtod_l+0x81e>
 8010ab0:	9b06      	ldr	r3, [sp, #24]
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	dd08      	ble.n	8010ac8 <_strtod_l+0x740>
 8010ab6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8010ab8:	9905      	ldr	r1, [sp, #20]
 8010aba:	4648      	mov	r0, r9
 8010abc:	f002 f94a 	bl	8012d54 <__pow5mult>
 8010ac0:	9005      	str	r0, [sp, #20]
 8010ac2:	2800      	cmp	r0, #0
 8010ac4:	f43f ae7e 	beq.w	80107c4 <_strtod_l+0x43c>
 8010ac8:	2d00      	cmp	r5, #0
 8010aca:	dd08      	ble.n	8010ade <_strtod_l+0x756>
 8010acc:	462a      	mov	r2, r5
 8010ace:	9905      	ldr	r1, [sp, #20]
 8010ad0:	4648      	mov	r0, r9
 8010ad2:	f002 f98d 	bl	8012df0 <__lshift>
 8010ad6:	9005      	str	r0, [sp, #20]
 8010ad8:	2800      	cmp	r0, #0
 8010ada:	f43f ae73 	beq.w	80107c4 <_strtod_l+0x43c>
 8010ade:	2f00      	cmp	r7, #0
 8010ae0:	dd08      	ble.n	8010af4 <_strtod_l+0x76c>
 8010ae2:	4641      	mov	r1, r8
 8010ae4:	463a      	mov	r2, r7
 8010ae6:	4648      	mov	r0, r9
 8010ae8:	f002 f982 	bl	8012df0 <__lshift>
 8010aec:	4680      	mov	r8, r0
 8010aee:	2800      	cmp	r0, #0
 8010af0:	f43f ae68 	beq.w	80107c4 <_strtod_l+0x43c>
 8010af4:	9a05      	ldr	r2, [sp, #20]
 8010af6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010af8:	4648      	mov	r0, r9
 8010afa:	f002 f9e7 	bl	8012ecc <__mdiff>
 8010afe:	4604      	mov	r4, r0
 8010b00:	2800      	cmp	r0, #0
 8010b02:	f43f ae5f 	beq.w	80107c4 <_strtod_l+0x43c>
 8010b06:	68c3      	ldr	r3, [r0, #12]
 8010b08:	930c      	str	r3, [sp, #48]	; 0x30
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	60c3      	str	r3, [r0, #12]
 8010b0e:	4641      	mov	r1, r8
 8010b10:	f002 f9c2 	bl	8012e98 <__mcmp>
 8010b14:	2800      	cmp	r0, #0
 8010b16:	da55      	bge.n	8010bc4 <_strtod_l+0x83c>
 8010b18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010b1a:	b9e3      	cbnz	r3, 8010b56 <_strtod_l+0x7ce>
 8010b1c:	f1ba 0f00 	cmp.w	sl, #0
 8010b20:	d119      	bne.n	8010b56 <_strtod_l+0x7ce>
 8010b22:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010b26:	b9b3      	cbnz	r3, 8010b56 <_strtod_l+0x7ce>
 8010b28:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010b2c:	0d1b      	lsrs	r3, r3, #20
 8010b2e:	051b      	lsls	r3, r3, #20
 8010b30:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8010b34:	d90f      	bls.n	8010b56 <_strtod_l+0x7ce>
 8010b36:	6963      	ldr	r3, [r4, #20]
 8010b38:	b913      	cbnz	r3, 8010b40 <_strtod_l+0x7b8>
 8010b3a:	6923      	ldr	r3, [r4, #16]
 8010b3c:	2b01      	cmp	r3, #1
 8010b3e:	dd0a      	ble.n	8010b56 <_strtod_l+0x7ce>
 8010b40:	4621      	mov	r1, r4
 8010b42:	2201      	movs	r2, #1
 8010b44:	4648      	mov	r0, r9
 8010b46:	f002 f953 	bl	8012df0 <__lshift>
 8010b4a:	4641      	mov	r1, r8
 8010b4c:	4604      	mov	r4, r0
 8010b4e:	f002 f9a3 	bl	8012e98 <__mcmp>
 8010b52:	2800      	cmp	r0, #0
 8010b54:	dc67      	bgt.n	8010c26 <_strtod_l+0x89e>
 8010b56:	9b04      	ldr	r3, [sp, #16]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d171      	bne.n	8010c40 <_strtod_l+0x8b8>
 8010b5c:	e63d      	b.n	80107da <_strtod_l+0x452>
 8010b5e:	f018 0f01 	tst.w	r8, #1
 8010b62:	d004      	beq.n	8010b6e <_strtod_l+0x7e6>
 8010b64:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010b68:	f7ef fd5e 	bl	8000628 <__aeabi_dmul>
 8010b6c:	2301      	movs	r3, #1
 8010b6e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8010b72:	3508      	adds	r5, #8
 8010b74:	e6e5      	b.n	8010942 <_strtod_l+0x5ba>
 8010b76:	f04f 32ff 	mov.w	r2, #4294967295
 8010b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8010b7e:	ea03 0a0a 	and.w	sl, r3, sl
 8010b82:	e6ff      	b.n	8010984 <_strtod_l+0x5fc>
 8010b84:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8010b88:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8010b8c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8010b90:	36e2      	adds	r6, #226	; 0xe2
 8010b92:	fa01 f306 	lsl.w	r3, r1, r6
 8010b96:	930a      	str	r3, [sp, #40]	; 0x28
 8010b98:	910f      	str	r1, [sp, #60]	; 0x3c
 8010b9a:	e75d      	b.n	8010a58 <_strtod_l+0x6d0>
 8010b9c:	2300      	movs	r3, #0
 8010b9e:	930a      	str	r3, [sp, #40]	; 0x28
 8010ba0:	2301      	movs	r3, #1
 8010ba2:	930f      	str	r3, [sp, #60]	; 0x3c
 8010ba4:	e758      	b.n	8010a58 <_strtod_l+0x6d0>
 8010ba6:	4632      	mov	r2, r6
 8010ba8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010baa:	4648      	mov	r0, r9
 8010bac:	f002 f920 	bl	8012df0 <__lshift>
 8010bb0:	901c      	str	r0, [sp, #112]	; 0x70
 8010bb2:	2800      	cmp	r0, #0
 8010bb4:	f47f af7c 	bne.w	8010ab0 <_strtod_l+0x728>
 8010bb8:	e604      	b.n	80107c4 <_strtod_l+0x43c>
 8010bba:	bf00      	nop
 8010bbc:	080147c0 	.word	0x080147c0
 8010bc0:	fffffc02 	.word	0xfffffc02
 8010bc4:	465d      	mov	r5, fp
 8010bc6:	f040 8086 	bne.w	8010cd6 <_strtod_l+0x94e>
 8010bca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010bcc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010bd0:	b32a      	cbz	r2, 8010c1e <_strtod_l+0x896>
 8010bd2:	4aaf      	ldr	r2, [pc, #700]	; (8010e90 <_strtod_l+0xb08>)
 8010bd4:	4293      	cmp	r3, r2
 8010bd6:	d153      	bne.n	8010c80 <_strtod_l+0x8f8>
 8010bd8:	9b04      	ldr	r3, [sp, #16]
 8010bda:	4650      	mov	r0, sl
 8010bdc:	b1d3      	cbz	r3, 8010c14 <_strtod_l+0x88c>
 8010bde:	4aad      	ldr	r2, [pc, #692]	; (8010e94 <_strtod_l+0xb0c>)
 8010be0:	402a      	ands	r2, r5
 8010be2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8010be6:	f04f 31ff 	mov.w	r1, #4294967295
 8010bea:	d816      	bhi.n	8010c1a <_strtod_l+0x892>
 8010bec:	0d12      	lsrs	r2, r2, #20
 8010bee:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8010bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8010bf6:	4298      	cmp	r0, r3
 8010bf8:	d142      	bne.n	8010c80 <_strtod_l+0x8f8>
 8010bfa:	4ba7      	ldr	r3, [pc, #668]	; (8010e98 <_strtod_l+0xb10>)
 8010bfc:	429d      	cmp	r5, r3
 8010bfe:	d102      	bne.n	8010c06 <_strtod_l+0x87e>
 8010c00:	3001      	adds	r0, #1
 8010c02:	f43f addf 	beq.w	80107c4 <_strtod_l+0x43c>
 8010c06:	4ba3      	ldr	r3, [pc, #652]	; (8010e94 <_strtod_l+0xb0c>)
 8010c08:	402b      	ands	r3, r5
 8010c0a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8010c0e:	f04f 0a00 	mov.w	sl, #0
 8010c12:	e7a0      	b.n	8010b56 <_strtod_l+0x7ce>
 8010c14:	f04f 33ff 	mov.w	r3, #4294967295
 8010c18:	e7ed      	b.n	8010bf6 <_strtod_l+0x86e>
 8010c1a:	460b      	mov	r3, r1
 8010c1c:	e7eb      	b.n	8010bf6 <_strtod_l+0x86e>
 8010c1e:	bb7b      	cbnz	r3, 8010c80 <_strtod_l+0x8f8>
 8010c20:	f1ba 0f00 	cmp.w	sl, #0
 8010c24:	d12c      	bne.n	8010c80 <_strtod_l+0x8f8>
 8010c26:	9904      	ldr	r1, [sp, #16]
 8010c28:	4a9a      	ldr	r2, [pc, #616]	; (8010e94 <_strtod_l+0xb0c>)
 8010c2a:	465b      	mov	r3, fp
 8010c2c:	b1f1      	cbz	r1, 8010c6c <_strtod_l+0x8e4>
 8010c2e:	ea02 010b 	and.w	r1, r2, fp
 8010c32:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8010c36:	dc19      	bgt.n	8010c6c <_strtod_l+0x8e4>
 8010c38:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8010c3c:	f77f ae5b 	ble.w	80108f6 <_strtod_l+0x56e>
 8010c40:	4a96      	ldr	r2, [pc, #600]	; (8010e9c <_strtod_l+0xb14>)
 8010c42:	2300      	movs	r3, #0
 8010c44:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8010c48:	4650      	mov	r0, sl
 8010c4a:	4659      	mov	r1, fp
 8010c4c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8010c50:	f7ef fcea 	bl	8000628 <__aeabi_dmul>
 8010c54:	4682      	mov	sl, r0
 8010c56:	468b      	mov	fp, r1
 8010c58:	2900      	cmp	r1, #0
 8010c5a:	f47f adbe 	bne.w	80107da <_strtod_l+0x452>
 8010c5e:	2800      	cmp	r0, #0
 8010c60:	f47f adbb 	bne.w	80107da <_strtod_l+0x452>
 8010c64:	2322      	movs	r3, #34	; 0x22
 8010c66:	f8c9 3000 	str.w	r3, [r9]
 8010c6a:	e5b6      	b.n	80107da <_strtod_l+0x452>
 8010c6c:	4013      	ands	r3, r2
 8010c6e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010c72:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010c76:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010c7a:	f04f 3aff 	mov.w	sl, #4294967295
 8010c7e:	e76a      	b.n	8010b56 <_strtod_l+0x7ce>
 8010c80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010c82:	b193      	cbz	r3, 8010caa <_strtod_l+0x922>
 8010c84:	422b      	tst	r3, r5
 8010c86:	f43f af66 	beq.w	8010b56 <_strtod_l+0x7ce>
 8010c8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010c8c:	9a04      	ldr	r2, [sp, #16]
 8010c8e:	4650      	mov	r0, sl
 8010c90:	4659      	mov	r1, fp
 8010c92:	b173      	cbz	r3, 8010cb2 <_strtod_l+0x92a>
 8010c94:	f7ff fb5b 	bl	801034e <sulp>
 8010c98:	4602      	mov	r2, r0
 8010c9a:	460b      	mov	r3, r1
 8010c9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010ca0:	f7ef fb0c 	bl	80002bc <__adddf3>
 8010ca4:	4682      	mov	sl, r0
 8010ca6:	468b      	mov	fp, r1
 8010ca8:	e755      	b.n	8010b56 <_strtod_l+0x7ce>
 8010caa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010cac:	ea13 0f0a 	tst.w	r3, sl
 8010cb0:	e7e9      	b.n	8010c86 <_strtod_l+0x8fe>
 8010cb2:	f7ff fb4c 	bl	801034e <sulp>
 8010cb6:	4602      	mov	r2, r0
 8010cb8:	460b      	mov	r3, r1
 8010cba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010cbe:	f7ef fafb 	bl	80002b8 <__aeabi_dsub>
 8010cc2:	2200      	movs	r2, #0
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	4682      	mov	sl, r0
 8010cc8:	468b      	mov	fp, r1
 8010cca:	f7ef ff15 	bl	8000af8 <__aeabi_dcmpeq>
 8010cce:	2800      	cmp	r0, #0
 8010cd0:	f47f ae11 	bne.w	80108f6 <_strtod_l+0x56e>
 8010cd4:	e73f      	b.n	8010b56 <_strtod_l+0x7ce>
 8010cd6:	4641      	mov	r1, r8
 8010cd8:	4620      	mov	r0, r4
 8010cda:	f002 fa1a 	bl	8013112 <__ratio>
 8010cde:	ec57 6b10 	vmov	r6, r7, d0
 8010ce2:	2200      	movs	r2, #0
 8010ce4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010ce8:	ee10 0a10 	vmov	r0, s0
 8010cec:	4639      	mov	r1, r7
 8010cee:	f7ef ff17 	bl	8000b20 <__aeabi_dcmple>
 8010cf2:	2800      	cmp	r0, #0
 8010cf4:	d077      	beq.n	8010de6 <_strtod_l+0xa5e>
 8010cf6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d04a      	beq.n	8010d92 <_strtod_l+0xa0a>
 8010cfc:	4b68      	ldr	r3, [pc, #416]	; (8010ea0 <_strtod_l+0xb18>)
 8010cfe:	2200      	movs	r2, #0
 8010d00:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010d04:	4f66      	ldr	r7, [pc, #408]	; (8010ea0 <_strtod_l+0xb18>)
 8010d06:	2600      	movs	r6, #0
 8010d08:	4b62      	ldr	r3, [pc, #392]	; (8010e94 <_strtod_l+0xb0c>)
 8010d0a:	402b      	ands	r3, r5
 8010d0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8010d0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010d10:	4b64      	ldr	r3, [pc, #400]	; (8010ea4 <_strtod_l+0xb1c>)
 8010d12:	429a      	cmp	r2, r3
 8010d14:	f040 80ce 	bne.w	8010eb4 <_strtod_l+0xb2c>
 8010d18:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010d1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010d20:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8010d24:	ec4b ab10 	vmov	d0, sl, fp
 8010d28:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8010d2c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010d30:	f002 f92a 	bl	8012f88 <__ulp>
 8010d34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010d38:	ec53 2b10 	vmov	r2, r3, d0
 8010d3c:	f7ef fc74 	bl	8000628 <__aeabi_dmul>
 8010d40:	4652      	mov	r2, sl
 8010d42:	465b      	mov	r3, fp
 8010d44:	f7ef faba 	bl	80002bc <__adddf3>
 8010d48:	460b      	mov	r3, r1
 8010d4a:	4952      	ldr	r1, [pc, #328]	; (8010e94 <_strtod_l+0xb0c>)
 8010d4c:	4a56      	ldr	r2, [pc, #344]	; (8010ea8 <_strtod_l+0xb20>)
 8010d4e:	4019      	ands	r1, r3
 8010d50:	4291      	cmp	r1, r2
 8010d52:	4682      	mov	sl, r0
 8010d54:	d95b      	bls.n	8010e0e <_strtod_l+0xa86>
 8010d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d58:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8010d5c:	4293      	cmp	r3, r2
 8010d5e:	d103      	bne.n	8010d68 <_strtod_l+0x9e0>
 8010d60:	9b08      	ldr	r3, [sp, #32]
 8010d62:	3301      	adds	r3, #1
 8010d64:	f43f ad2e 	beq.w	80107c4 <_strtod_l+0x43c>
 8010d68:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8010e98 <_strtod_l+0xb10>
 8010d6c:	f04f 3aff 	mov.w	sl, #4294967295
 8010d70:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010d72:	4648      	mov	r0, r9
 8010d74:	f001 fe71 	bl	8012a5a <_Bfree>
 8010d78:	9905      	ldr	r1, [sp, #20]
 8010d7a:	4648      	mov	r0, r9
 8010d7c:	f001 fe6d 	bl	8012a5a <_Bfree>
 8010d80:	4641      	mov	r1, r8
 8010d82:	4648      	mov	r0, r9
 8010d84:	f001 fe69 	bl	8012a5a <_Bfree>
 8010d88:	4621      	mov	r1, r4
 8010d8a:	4648      	mov	r0, r9
 8010d8c:	f001 fe65 	bl	8012a5a <_Bfree>
 8010d90:	e619      	b.n	80109c6 <_strtod_l+0x63e>
 8010d92:	f1ba 0f00 	cmp.w	sl, #0
 8010d96:	d11a      	bne.n	8010dce <_strtod_l+0xa46>
 8010d98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010d9c:	b9eb      	cbnz	r3, 8010dda <_strtod_l+0xa52>
 8010d9e:	2200      	movs	r2, #0
 8010da0:	4b3f      	ldr	r3, [pc, #252]	; (8010ea0 <_strtod_l+0xb18>)
 8010da2:	4630      	mov	r0, r6
 8010da4:	4639      	mov	r1, r7
 8010da6:	f7ef feb1 	bl	8000b0c <__aeabi_dcmplt>
 8010daa:	b9c8      	cbnz	r0, 8010de0 <_strtod_l+0xa58>
 8010dac:	4630      	mov	r0, r6
 8010dae:	4639      	mov	r1, r7
 8010db0:	2200      	movs	r2, #0
 8010db2:	4b3e      	ldr	r3, [pc, #248]	; (8010eac <_strtod_l+0xb24>)
 8010db4:	f7ef fc38 	bl	8000628 <__aeabi_dmul>
 8010db8:	4606      	mov	r6, r0
 8010dba:	460f      	mov	r7, r1
 8010dbc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8010dc0:	9618      	str	r6, [sp, #96]	; 0x60
 8010dc2:	9319      	str	r3, [sp, #100]	; 0x64
 8010dc4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8010dc8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010dcc:	e79c      	b.n	8010d08 <_strtod_l+0x980>
 8010dce:	f1ba 0f01 	cmp.w	sl, #1
 8010dd2:	d102      	bne.n	8010dda <_strtod_l+0xa52>
 8010dd4:	2d00      	cmp	r5, #0
 8010dd6:	f43f ad8e 	beq.w	80108f6 <_strtod_l+0x56e>
 8010dda:	2200      	movs	r2, #0
 8010ddc:	4b34      	ldr	r3, [pc, #208]	; (8010eb0 <_strtod_l+0xb28>)
 8010dde:	e78f      	b.n	8010d00 <_strtod_l+0x978>
 8010de0:	2600      	movs	r6, #0
 8010de2:	4f32      	ldr	r7, [pc, #200]	; (8010eac <_strtod_l+0xb24>)
 8010de4:	e7ea      	b.n	8010dbc <_strtod_l+0xa34>
 8010de6:	4b31      	ldr	r3, [pc, #196]	; (8010eac <_strtod_l+0xb24>)
 8010de8:	4630      	mov	r0, r6
 8010dea:	4639      	mov	r1, r7
 8010dec:	2200      	movs	r2, #0
 8010dee:	f7ef fc1b 	bl	8000628 <__aeabi_dmul>
 8010df2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010df4:	4606      	mov	r6, r0
 8010df6:	460f      	mov	r7, r1
 8010df8:	b933      	cbnz	r3, 8010e08 <_strtod_l+0xa80>
 8010dfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010dfe:	9010      	str	r0, [sp, #64]	; 0x40
 8010e00:	9311      	str	r3, [sp, #68]	; 0x44
 8010e02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010e06:	e7df      	b.n	8010dc8 <_strtod_l+0xa40>
 8010e08:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8010e0c:	e7f9      	b.n	8010e02 <_strtod_l+0xa7a>
 8010e0e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8010e12:	9b04      	ldr	r3, [sp, #16]
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d1ab      	bne.n	8010d70 <_strtod_l+0x9e8>
 8010e18:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010e1c:	0d1b      	lsrs	r3, r3, #20
 8010e1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010e20:	051b      	lsls	r3, r3, #20
 8010e22:	429a      	cmp	r2, r3
 8010e24:	465d      	mov	r5, fp
 8010e26:	d1a3      	bne.n	8010d70 <_strtod_l+0x9e8>
 8010e28:	4639      	mov	r1, r7
 8010e2a:	4630      	mov	r0, r6
 8010e2c:	f7ef feac 	bl	8000b88 <__aeabi_d2iz>
 8010e30:	f7ef fb90 	bl	8000554 <__aeabi_i2d>
 8010e34:	460b      	mov	r3, r1
 8010e36:	4602      	mov	r2, r0
 8010e38:	4639      	mov	r1, r7
 8010e3a:	4630      	mov	r0, r6
 8010e3c:	f7ef fa3c 	bl	80002b8 <__aeabi_dsub>
 8010e40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010e42:	4606      	mov	r6, r0
 8010e44:	460f      	mov	r7, r1
 8010e46:	b933      	cbnz	r3, 8010e56 <_strtod_l+0xace>
 8010e48:	f1ba 0f00 	cmp.w	sl, #0
 8010e4c:	d103      	bne.n	8010e56 <_strtod_l+0xace>
 8010e4e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8010e52:	2d00      	cmp	r5, #0
 8010e54:	d06d      	beq.n	8010f32 <_strtod_l+0xbaa>
 8010e56:	a30a      	add	r3, pc, #40	; (adr r3, 8010e80 <_strtod_l+0xaf8>)
 8010e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e5c:	4630      	mov	r0, r6
 8010e5e:	4639      	mov	r1, r7
 8010e60:	f7ef fe54 	bl	8000b0c <__aeabi_dcmplt>
 8010e64:	2800      	cmp	r0, #0
 8010e66:	f47f acb8 	bne.w	80107da <_strtod_l+0x452>
 8010e6a:	a307      	add	r3, pc, #28	; (adr r3, 8010e88 <_strtod_l+0xb00>)
 8010e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e70:	4630      	mov	r0, r6
 8010e72:	4639      	mov	r1, r7
 8010e74:	f7ef fe68 	bl	8000b48 <__aeabi_dcmpgt>
 8010e78:	2800      	cmp	r0, #0
 8010e7a:	f43f af79 	beq.w	8010d70 <_strtod_l+0x9e8>
 8010e7e:	e4ac      	b.n	80107da <_strtod_l+0x452>
 8010e80:	94a03595 	.word	0x94a03595
 8010e84:	3fdfffff 	.word	0x3fdfffff
 8010e88:	35afe535 	.word	0x35afe535
 8010e8c:	3fe00000 	.word	0x3fe00000
 8010e90:	000fffff 	.word	0x000fffff
 8010e94:	7ff00000 	.word	0x7ff00000
 8010e98:	7fefffff 	.word	0x7fefffff
 8010e9c:	39500000 	.word	0x39500000
 8010ea0:	3ff00000 	.word	0x3ff00000
 8010ea4:	7fe00000 	.word	0x7fe00000
 8010ea8:	7c9fffff 	.word	0x7c9fffff
 8010eac:	3fe00000 	.word	0x3fe00000
 8010eb0:	bff00000 	.word	0xbff00000
 8010eb4:	9b04      	ldr	r3, [sp, #16]
 8010eb6:	b333      	cbz	r3, 8010f06 <_strtod_l+0xb7e>
 8010eb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010eba:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010ebe:	d822      	bhi.n	8010f06 <_strtod_l+0xb7e>
 8010ec0:	a327      	add	r3, pc, #156	; (adr r3, 8010f60 <_strtod_l+0xbd8>)
 8010ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ec6:	4630      	mov	r0, r6
 8010ec8:	4639      	mov	r1, r7
 8010eca:	f7ef fe29 	bl	8000b20 <__aeabi_dcmple>
 8010ece:	b1a0      	cbz	r0, 8010efa <_strtod_l+0xb72>
 8010ed0:	4639      	mov	r1, r7
 8010ed2:	4630      	mov	r0, r6
 8010ed4:	f7ef fe80 	bl	8000bd8 <__aeabi_d2uiz>
 8010ed8:	2800      	cmp	r0, #0
 8010eda:	bf08      	it	eq
 8010edc:	2001      	moveq	r0, #1
 8010ede:	f7ef fb29 	bl	8000534 <__aeabi_ui2d>
 8010ee2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010ee4:	4606      	mov	r6, r0
 8010ee6:	460f      	mov	r7, r1
 8010ee8:	bb03      	cbnz	r3, 8010f2c <_strtod_l+0xba4>
 8010eea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010eee:	9012      	str	r0, [sp, #72]	; 0x48
 8010ef0:	9313      	str	r3, [sp, #76]	; 0x4c
 8010ef2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8010ef6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010efa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010efc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010efe:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8010f02:	1a9b      	subs	r3, r3, r2
 8010f04:	930b      	str	r3, [sp, #44]	; 0x2c
 8010f06:	ed9d 0b08 	vldr	d0, [sp, #32]
 8010f0a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8010f0e:	f002 f83b 	bl	8012f88 <__ulp>
 8010f12:	4650      	mov	r0, sl
 8010f14:	ec53 2b10 	vmov	r2, r3, d0
 8010f18:	4659      	mov	r1, fp
 8010f1a:	f7ef fb85 	bl	8000628 <__aeabi_dmul>
 8010f1e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010f22:	f7ef f9cb 	bl	80002bc <__adddf3>
 8010f26:	4682      	mov	sl, r0
 8010f28:	468b      	mov	fp, r1
 8010f2a:	e772      	b.n	8010e12 <_strtod_l+0xa8a>
 8010f2c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8010f30:	e7df      	b.n	8010ef2 <_strtod_l+0xb6a>
 8010f32:	a30d      	add	r3, pc, #52	; (adr r3, 8010f68 <_strtod_l+0xbe0>)
 8010f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f38:	f7ef fde8 	bl	8000b0c <__aeabi_dcmplt>
 8010f3c:	e79c      	b.n	8010e78 <_strtod_l+0xaf0>
 8010f3e:	2300      	movs	r3, #0
 8010f40:	930d      	str	r3, [sp, #52]	; 0x34
 8010f42:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010f44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010f46:	6013      	str	r3, [r2, #0]
 8010f48:	f7ff ba61 	b.w	801040e <_strtod_l+0x86>
 8010f4c:	2b65      	cmp	r3, #101	; 0x65
 8010f4e:	f04f 0200 	mov.w	r2, #0
 8010f52:	f43f ab4e 	beq.w	80105f2 <_strtod_l+0x26a>
 8010f56:	2101      	movs	r1, #1
 8010f58:	4614      	mov	r4, r2
 8010f5a:	9104      	str	r1, [sp, #16]
 8010f5c:	f7ff bacb 	b.w	80104f6 <_strtod_l+0x16e>
 8010f60:	ffc00000 	.word	0xffc00000
 8010f64:	41dfffff 	.word	0x41dfffff
 8010f68:	94a03595 	.word	0x94a03595
 8010f6c:	3fcfffff 	.word	0x3fcfffff

08010f70 <_strtod_r>:
 8010f70:	4b05      	ldr	r3, [pc, #20]	; (8010f88 <_strtod_r+0x18>)
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	b410      	push	{r4}
 8010f76:	6a1b      	ldr	r3, [r3, #32]
 8010f78:	4c04      	ldr	r4, [pc, #16]	; (8010f8c <_strtod_r+0x1c>)
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	bf08      	it	eq
 8010f7e:	4623      	moveq	r3, r4
 8010f80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010f84:	f7ff ba00 	b.w	8010388 <_strtod_l>
 8010f88:	2000000c 	.word	0x2000000c
 8010f8c:	20000070 	.word	0x20000070

08010f90 <_strtol_l.isra.0>:
 8010f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f94:	4680      	mov	r8, r0
 8010f96:	4689      	mov	r9, r1
 8010f98:	4692      	mov	sl, r2
 8010f9a:	461e      	mov	r6, r3
 8010f9c:	460f      	mov	r7, r1
 8010f9e:	463d      	mov	r5, r7
 8010fa0:	9808      	ldr	r0, [sp, #32]
 8010fa2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010fa6:	f001 fc67 	bl	8012878 <__locale_ctype_ptr_l>
 8010faa:	4420      	add	r0, r4
 8010fac:	7843      	ldrb	r3, [r0, #1]
 8010fae:	f013 0308 	ands.w	r3, r3, #8
 8010fb2:	d132      	bne.n	801101a <_strtol_l.isra.0+0x8a>
 8010fb4:	2c2d      	cmp	r4, #45	; 0x2d
 8010fb6:	d132      	bne.n	801101e <_strtol_l.isra.0+0x8e>
 8010fb8:	787c      	ldrb	r4, [r7, #1]
 8010fba:	1cbd      	adds	r5, r7, #2
 8010fbc:	2201      	movs	r2, #1
 8010fbe:	2e00      	cmp	r6, #0
 8010fc0:	d05d      	beq.n	801107e <_strtol_l.isra.0+0xee>
 8010fc2:	2e10      	cmp	r6, #16
 8010fc4:	d109      	bne.n	8010fda <_strtol_l.isra.0+0x4a>
 8010fc6:	2c30      	cmp	r4, #48	; 0x30
 8010fc8:	d107      	bne.n	8010fda <_strtol_l.isra.0+0x4a>
 8010fca:	782b      	ldrb	r3, [r5, #0]
 8010fcc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010fd0:	2b58      	cmp	r3, #88	; 0x58
 8010fd2:	d14f      	bne.n	8011074 <_strtol_l.isra.0+0xe4>
 8010fd4:	786c      	ldrb	r4, [r5, #1]
 8010fd6:	2610      	movs	r6, #16
 8010fd8:	3502      	adds	r5, #2
 8010fda:	2a00      	cmp	r2, #0
 8010fdc:	bf14      	ite	ne
 8010fde:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8010fe2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8010fe6:	2700      	movs	r7, #0
 8010fe8:	fbb1 fcf6 	udiv	ip, r1, r6
 8010fec:	4638      	mov	r0, r7
 8010fee:	fb06 1e1c 	mls	lr, r6, ip, r1
 8010ff2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8010ff6:	2b09      	cmp	r3, #9
 8010ff8:	d817      	bhi.n	801102a <_strtol_l.isra.0+0x9a>
 8010ffa:	461c      	mov	r4, r3
 8010ffc:	42a6      	cmp	r6, r4
 8010ffe:	dd23      	ble.n	8011048 <_strtol_l.isra.0+0xb8>
 8011000:	1c7b      	adds	r3, r7, #1
 8011002:	d007      	beq.n	8011014 <_strtol_l.isra.0+0x84>
 8011004:	4584      	cmp	ip, r0
 8011006:	d31c      	bcc.n	8011042 <_strtol_l.isra.0+0xb2>
 8011008:	d101      	bne.n	801100e <_strtol_l.isra.0+0x7e>
 801100a:	45a6      	cmp	lr, r4
 801100c:	db19      	blt.n	8011042 <_strtol_l.isra.0+0xb2>
 801100e:	fb00 4006 	mla	r0, r0, r6, r4
 8011012:	2701      	movs	r7, #1
 8011014:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011018:	e7eb      	b.n	8010ff2 <_strtol_l.isra.0+0x62>
 801101a:	462f      	mov	r7, r5
 801101c:	e7bf      	b.n	8010f9e <_strtol_l.isra.0+0xe>
 801101e:	2c2b      	cmp	r4, #43	; 0x2b
 8011020:	bf04      	itt	eq
 8011022:	1cbd      	addeq	r5, r7, #2
 8011024:	787c      	ldrbeq	r4, [r7, #1]
 8011026:	461a      	mov	r2, r3
 8011028:	e7c9      	b.n	8010fbe <_strtol_l.isra.0+0x2e>
 801102a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 801102e:	2b19      	cmp	r3, #25
 8011030:	d801      	bhi.n	8011036 <_strtol_l.isra.0+0xa6>
 8011032:	3c37      	subs	r4, #55	; 0x37
 8011034:	e7e2      	b.n	8010ffc <_strtol_l.isra.0+0x6c>
 8011036:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 801103a:	2b19      	cmp	r3, #25
 801103c:	d804      	bhi.n	8011048 <_strtol_l.isra.0+0xb8>
 801103e:	3c57      	subs	r4, #87	; 0x57
 8011040:	e7dc      	b.n	8010ffc <_strtol_l.isra.0+0x6c>
 8011042:	f04f 37ff 	mov.w	r7, #4294967295
 8011046:	e7e5      	b.n	8011014 <_strtol_l.isra.0+0x84>
 8011048:	1c7b      	adds	r3, r7, #1
 801104a:	d108      	bne.n	801105e <_strtol_l.isra.0+0xce>
 801104c:	2322      	movs	r3, #34	; 0x22
 801104e:	f8c8 3000 	str.w	r3, [r8]
 8011052:	4608      	mov	r0, r1
 8011054:	f1ba 0f00 	cmp.w	sl, #0
 8011058:	d107      	bne.n	801106a <_strtol_l.isra.0+0xda>
 801105a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801105e:	b102      	cbz	r2, 8011062 <_strtol_l.isra.0+0xd2>
 8011060:	4240      	negs	r0, r0
 8011062:	f1ba 0f00 	cmp.w	sl, #0
 8011066:	d0f8      	beq.n	801105a <_strtol_l.isra.0+0xca>
 8011068:	b10f      	cbz	r7, 801106e <_strtol_l.isra.0+0xde>
 801106a:	f105 39ff 	add.w	r9, r5, #4294967295
 801106e:	f8ca 9000 	str.w	r9, [sl]
 8011072:	e7f2      	b.n	801105a <_strtol_l.isra.0+0xca>
 8011074:	2430      	movs	r4, #48	; 0x30
 8011076:	2e00      	cmp	r6, #0
 8011078:	d1af      	bne.n	8010fda <_strtol_l.isra.0+0x4a>
 801107a:	2608      	movs	r6, #8
 801107c:	e7ad      	b.n	8010fda <_strtol_l.isra.0+0x4a>
 801107e:	2c30      	cmp	r4, #48	; 0x30
 8011080:	d0a3      	beq.n	8010fca <_strtol_l.isra.0+0x3a>
 8011082:	260a      	movs	r6, #10
 8011084:	e7a9      	b.n	8010fda <_strtol_l.isra.0+0x4a>
	...

08011088 <_strtol_r>:
 8011088:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801108a:	4c06      	ldr	r4, [pc, #24]	; (80110a4 <_strtol_r+0x1c>)
 801108c:	4d06      	ldr	r5, [pc, #24]	; (80110a8 <_strtol_r+0x20>)
 801108e:	6824      	ldr	r4, [r4, #0]
 8011090:	6a24      	ldr	r4, [r4, #32]
 8011092:	2c00      	cmp	r4, #0
 8011094:	bf08      	it	eq
 8011096:	462c      	moveq	r4, r5
 8011098:	9400      	str	r4, [sp, #0]
 801109a:	f7ff ff79 	bl	8010f90 <_strtol_l.isra.0>
 801109e:	b003      	add	sp, #12
 80110a0:	bd30      	pop	{r4, r5, pc}
 80110a2:	bf00      	nop
 80110a4:	2000000c 	.word	0x2000000c
 80110a8:	20000070 	.word	0x20000070

080110ac <_vsiprintf_r>:
 80110ac:	b500      	push	{lr}
 80110ae:	b09b      	sub	sp, #108	; 0x6c
 80110b0:	9100      	str	r1, [sp, #0]
 80110b2:	9104      	str	r1, [sp, #16]
 80110b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80110b8:	9105      	str	r1, [sp, #20]
 80110ba:	9102      	str	r1, [sp, #8]
 80110bc:	4905      	ldr	r1, [pc, #20]	; (80110d4 <_vsiprintf_r+0x28>)
 80110be:	9103      	str	r1, [sp, #12]
 80110c0:	4669      	mov	r1, sp
 80110c2:	f002 f9a5 	bl	8013410 <_svfiprintf_r>
 80110c6:	9b00      	ldr	r3, [sp, #0]
 80110c8:	2200      	movs	r2, #0
 80110ca:	701a      	strb	r2, [r3, #0]
 80110cc:	b01b      	add	sp, #108	; 0x6c
 80110ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80110d2:	bf00      	nop
 80110d4:	ffff0208 	.word	0xffff0208

080110d8 <vsiprintf>:
 80110d8:	4613      	mov	r3, r2
 80110da:	460a      	mov	r2, r1
 80110dc:	4601      	mov	r1, r0
 80110de:	4802      	ldr	r0, [pc, #8]	; (80110e8 <vsiprintf+0x10>)
 80110e0:	6800      	ldr	r0, [r0, #0]
 80110e2:	f7ff bfe3 	b.w	80110ac <_vsiprintf_r>
 80110e6:	bf00      	nop
 80110e8:	2000000c 	.word	0x2000000c

080110ec <__swbuf_r>:
 80110ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110ee:	460e      	mov	r6, r1
 80110f0:	4614      	mov	r4, r2
 80110f2:	4605      	mov	r5, r0
 80110f4:	b118      	cbz	r0, 80110fe <__swbuf_r+0x12>
 80110f6:	6983      	ldr	r3, [r0, #24]
 80110f8:	b90b      	cbnz	r3, 80110fe <__swbuf_r+0x12>
 80110fa:	f001 f80d 	bl	8012118 <__sinit>
 80110fe:	4b21      	ldr	r3, [pc, #132]	; (8011184 <__swbuf_r+0x98>)
 8011100:	429c      	cmp	r4, r3
 8011102:	d12a      	bne.n	801115a <__swbuf_r+0x6e>
 8011104:	686c      	ldr	r4, [r5, #4]
 8011106:	69a3      	ldr	r3, [r4, #24]
 8011108:	60a3      	str	r3, [r4, #8]
 801110a:	89a3      	ldrh	r3, [r4, #12]
 801110c:	071a      	lsls	r2, r3, #28
 801110e:	d52e      	bpl.n	801116e <__swbuf_r+0x82>
 8011110:	6923      	ldr	r3, [r4, #16]
 8011112:	b363      	cbz	r3, 801116e <__swbuf_r+0x82>
 8011114:	6923      	ldr	r3, [r4, #16]
 8011116:	6820      	ldr	r0, [r4, #0]
 8011118:	1ac0      	subs	r0, r0, r3
 801111a:	6963      	ldr	r3, [r4, #20]
 801111c:	b2f6      	uxtb	r6, r6
 801111e:	4283      	cmp	r3, r0
 8011120:	4637      	mov	r7, r6
 8011122:	dc04      	bgt.n	801112e <__swbuf_r+0x42>
 8011124:	4621      	mov	r1, r4
 8011126:	4628      	mov	r0, r5
 8011128:	f000 ff8c 	bl	8012044 <_fflush_r>
 801112c:	bb28      	cbnz	r0, 801117a <__swbuf_r+0x8e>
 801112e:	68a3      	ldr	r3, [r4, #8]
 8011130:	3b01      	subs	r3, #1
 8011132:	60a3      	str	r3, [r4, #8]
 8011134:	6823      	ldr	r3, [r4, #0]
 8011136:	1c5a      	adds	r2, r3, #1
 8011138:	6022      	str	r2, [r4, #0]
 801113a:	701e      	strb	r6, [r3, #0]
 801113c:	6963      	ldr	r3, [r4, #20]
 801113e:	3001      	adds	r0, #1
 8011140:	4283      	cmp	r3, r0
 8011142:	d004      	beq.n	801114e <__swbuf_r+0x62>
 8011144:	89a3      	ldrh	r3, [r4, #12]
 8011146:	07db      	lsls	r3, r3, #31
 8011148:	d519      	bpl.n	801117e <__swbuf_r+0x92>
 801114a:	2e0a      	cmp	r6, #10
 801114c:	d117      	bne.n	801117e <__swbuf_r+0x92>
 801114e:	4621      	mov	r1, r4
 8011150:	4628      	mov	r0, r5
 8011152:	f000 ff77 	bl	8012044 <_fflush_r>
 8011156:	b190      	cbz	r0, 801117e <__swbuf_r+0x92>
 8011158:	e00f      	b.n	801117a <__swbuf_r+0x8e>
 801115a:	4b0b      	ldr	r3, [pc, #44]	; (8011188 <__swbuf_r+0x9c>)
 801115c:	429c      	cmp	r4, r3
 801115e:	d101      	bne.n	8011164 <__swbuf_r+0x78>
 8011160:	68ac      	ldr	r4, [r5, #8]
 8011162:	e7d0      	b.n	8011106 <__swbuf_r+0x1a>
 8011164:	4b09      	ldr	r3, [pc, #36]	; (801118c <__swbuf_r+0xa0>)
 8011166:	429c      	cmp	r4, r3
 8011168:	bf08      	it	eq
 801116a:	68ec      	ldreq	r4, [r5, #12]
 801116c:	e7cb      	b.n	8011106 <__swbuf_r+0x1a>
 801116e:	4621      	mov	r1, r4
 8011170:	4628      	mov	r0, r5
 8011172:	f000 f81f 	bl	80111b4 <__swsetup_r>
 8011176:	2800      	cmp	r0, #0
 8011178:	d0cc      	beq.n	8011114 <__swbuf_r+0x28>
 801117a:	f04f 37ff 	mov.w	r7, #4294967295
 801117e:	4638      	mov	r0, r7
 8011180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011182:	bf00      	nop
 8011184:	08014818 	.word	0x08014818
 8011188:	08014838 	.word	0x08014838
 801118c:	080147f8 	.word	0x080147f8

08011190 <_write_r>:
 8011190:	b538      	push	{r3, r4, r5, lr}
 8011192:	4c07      	ldr	r4, [pc, #28]	; (80111b0 <_write_r+0x20>)
 8011194:	4605      	mov	r5, r0
 8011196:	4608      	mov	r0, r1
 8011198:	4611      	mov	r1, r2
 801119a:	2200      	movs	r2, #0
 801119c:	6022      	str	r2, [r4, #0]
 801119e:	461a      	mov	r2, r3
 80111a0:	f7f1 fa69 	bl	8002676 <_write>
 80111a4:	1c43      	adds	r3, r0, #1
 80111a6:	d102      	bne.n	80111ae <_write_r+0x1e>
 80111a8:	6823      	ldr	r3, [r4, #0]
 80111aa:	b103      	cbz	r3, 80111ae <_write_r+0x1e>
 80111ac:	602b      	str	r3, [r5, #0]
 80111ae:	bd38      	pop	{r3, r4, r5, pc}
 80111b0:	200050cc 	.word	0x200050cc

080111b4 <__swsetup_r>:
 80111b4:	4b32      	ldr	r3, [pc, #200]	; (8011280 <__swsetup_r+0xcc>)
 80111b6:	b570      	push	{r4, r5, r6, lr}
 80111b8:	681d      	ldr	r5, [r3, #0]
 80111ba:	4606      	mov	r6, r0
 80111bc:	460c      	mov	r4, r1
 80111be:	b125      	cbz	r5, 80111ca <__swsetup_r+0x16>
 80111c0:	69ab      	ldr	r3, [r5, #24]
 80111c2:	b913      	cbnz	r3, 80111ca <__swsetup_r+0x16>
 80111c4:	4628      	mov	r0, r5
 80111c6:	f000 ffa7 	bl	8012118 <__sinit>
 80111ca:	4b2e      	ldr	r3, [pc, #184]	; (8011284 <__swsetup_r+0xd0>)
 80111cc:	429c      	cmp	r4, r3
 80111ce:	d10f      	bne.n	80111f0 <__swsetup_r+0x3c>
 80111d0:	686c      	ldr	r4, [r5, #4]
 80111d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111d6:	b29a      	uxth	r2, r3
 80111d8:	0715      	lsls	r5, r2, #28
 80111da:	d42c      	bmi.n	8011236 <__swsetup_r+0x82>
 80111dc:	06d0      	lsls	r0, r2, #27
 80111de:	d411      	bmi.n	8011204 <__swsetup_r+0x50>
 80111e0:	2209      	movs	r2, #9
 80111e2:	6032      	str	r2, [r6, #0]
 80111e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111e8:	81a3      	strh	r3, [r4, #12]
 80111ea:	f04f 30ff 	mov.w	r0, #4294967295
 80111ee:	e03e      	b.n	801126e <__swsetup_r+0xba>
 80111f0:	4b25      	ldr	r3, [pc, #148]	; (8011288 <__swsetup_r+0xd4>)
 80111f2:	429c      	cmp	r4, r3
 80111f4:	d101      	bne.n	80111fa <__swsetup_r+0x46>
 80111f6:	68ac      	ldr	r4, [r5, #8]
 80111f8:	e7eb      	b.n	80111d2 <__swsetup_r+0x1e>
 80111fa:	4b24      	ldr	r3, [pc, #144]	; (801128c <__swsetup_r+0xd8>)
 80111fc:	429c      	cmp	r4, r3
 80111fe:	bf08      	it	eq
 8011200:	68ec      	ldreq	r4, [r5, #12]
 8011202:	e7e6      	b.n	80111d2 <__swsetup_r+0x1e>
 8011204:	0751      	lsls	r1, r2, #29
 8011206:	d512      	bpl.n	801122e <__swsetup_r+0x7a>
 8011208:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801120a:	b141      	cbz	r1, 801121e <__swsetup_r+0x6a>
 801120c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011210:	4299      	cmp	r1, r3
 8011212:	d002      	beq.n	801121a <__swsetup_r+0x66>
 8011214:	4630      	mov	r0, r6
 8011216:	f001 fff9 	bl	801320c <_free_r>
 801121a:	2300      	movs	r3, #0
 801121c:	6363      	str	r3, [r4, #52]	; 0x34
 801121e:	89a3      	ldrh	r3, [r4, #12]
 8011220:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011224:	81a3      	strh	r3, [r4, #12]
 8011226:	2300      	movs	r3, #0
 8011228:	6063      	str	r3, [r4, #4]
 801122a:	6923      	ldr	r3, [r4, #16]
 801122c:	6023      	str	r3, [r4, #0]
 801122e:	89a3      	ldrh	r3, [r4, #12]
 8011230:	f043 0308 	orr.w	r3, r3, #8
 8011234:	81a3      	strh	r3, [r4, #12]
 8011236:	6923      	ldr	r3, [r4, #16]
 8011238:	b94b      	cbnz	r3, 801124e <__swsetup_r+0x9a>
 801123a:	89a3      	ldrh	r3, [r4, #12]
 801123c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011240:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011244:	d003      	beq.n	801124e <__swsetup_r+0x9a>
 8011246:	4621      	mov	r1, r4
 8011248:	4630      	mov	r0, r6
 801124a:	f001 fb6d 	bl	8012928 <__smakebuf_r>
 801124e:	89a2      	ldrh	r2, [r4, #12]
 8011250:	f012 0301 	ands.w	r3, r2, #1
 8011254:	d00c      	beq.n	8011270 <__swsetup_r+0xbc>
 8011256:	2300      	movs	r3, #0
 8011258:	60a3      	str	r3, [r4, #8]
 801125a:	6963      	ldr	r3, [r4, #20]
 801125c:	425b      	negs	r3, r3
 801125e:	61a3      	str	r3, [r4, #24]
 8011260:	6923      	ldr	r3, [r4, #16]
 8011262:	b953      	cbnz	r3, 801127a <__swsetup_r+0xc6>
 8011264:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011268:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801126c:	d1ba      	bne.n	80111e4 <__swsetup_r+0x30>
 801126e:	bd70      	pop	{r4, r5, r6, pc}
 8011270:	0792      	lsls	r2, r2, #30
 8011272:	bf58      	it	pl
 8011274:	6963      	ldrpl	r3, [r4, #20]
 8011276:	60a3      	str	r3, [r4, #8]
 8011278:	e7f2      	b.n	8011260 <__swsetup_r+0xac>
 801127a:	2000      	movs	r0, #0
 801127c:	e7f7      	b.n	801126e <__swsetup_r+0xba>
 801127e:	bf00      	nop
 8011280:	2000000c 	.word	0x2000000c
 8011284:	08014818 	.word	0x08014818
 8011288:	08014838 	.word	0x08014838
 801128c:	080147f8 	.word	0x080147f8

08011290 <_close_r>:
 8011290:	b538      	push	{r3, r4, r5, lr}
 8011292:	4c06      	ldr	r4, [pc, #24]	; (80112ac <_close_r+0x1c>)
 8011294:	2300      	movs	r3, #0
 8011296:	4605      	mov	r5, r0
 8011298:	4608      	mov	r0, r1
 801129a:	6023      	str	r3, [r4, #0]
 801129c:	f7f2 ff19 	bl	80040d2 <_close>
 80112a0:	1c43      	adds	r3, r0, #1
 80112a2:	d102      	bne.n	80112aa <_close_r+0x1a>
 80112a4:	6823      	ldr	r3, [r4, #0]
 80112a6:	b103      	cbz	r3, 80112aa <_close_r+0x1a>
 80112a8:	602b      	str	r3, [r5, #0]
 80112aa:	bd38      	pop	{r3, r4, r5, pc}
 80112ac:	200050cc 	.word	0x200050cc

080112b0 <quorem>:
 80112b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112b4:	6903      	ldr	r3, [r0, #16]
 80112b6:	690c      	ldr	r4, [r1, #16]
 80112b8:	42a3      	cmp	r3, r4
 80112ba:	4680      	mov	r8, r0
 80112bc:	f2c0 8082 	blt.w	80113c4 <quorem+0x114>
 80112c0:	3c01      	subs	r4, #1
 80112c2:	f101 0714 	add.w	r7, r1, #20
 80112c6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80112ca:	f100 0614 	add.w	r6, r0, #20
 80112ce:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80112d2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80112d6:	eb06 030c 	add.w	r3, r6, ip
 80112da:	3501      	adds	r5, #1
 80112dc:	eb07 090c 	add.w	r9, r7, ip
 80112e0:	9301      	str	r3, [sp, #4]
 80112e2:	fbb0 f5f5 	udiv	r5, r0, r5
 80112e6:	b395      	cbz	r5, 801134e <quorem+0x9e>
 80112e8:	f04f 0a00 	mov.w	sl, #0
 80112ec:	4638      	mov	r0, r7
 80112ee:	46b6      	mov	lr, r6
 80112f0:	46d3      	mov	fp, sl
 80112f2:	f850 2b04 	ldr.w	r2, [r0], #4
 80112f6:	b293      	uxth	r3, r2
 80112f8:	fb05 a303 	mla	r3, r5, r3, sl
 80112fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011300:	b29b      	uxth	r3, r3
 8011302:	ebab 0303 	sub.w	r3, fp, r3
 8011306:	0c12      	lsrs	r2, r2, #16
 8011308:	f8de b000 	ldr.w	fp, [lr]
 801130c:	fb05 a202 	mla	r2, r5, r2, sl
 8011310:	fa13 f38b 	uxtah	r3, r3, fp
 8011314:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8011318:	fa1f fb82 	uxth.w	fp, r2
 801131c:	f8de 2000 	ldr.w	r2, [lr]
 8011320:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8011324:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011328:	b29b      	uxth	r3, r3
 801132a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801132e:	4581      	cmp	r9, r0
 8011330:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8011334:	f84e 3b04 	str.w	r3, [lr], #4
 8011338:	d2db      	bcs.n	80112f2 <quorem+0x42>
 801133a:	f856 300c 	ldr.w	r3, [r6, ip]
 801133e:	b933      	cbnz	r3, 801134e <quorem+0x9e>
 8011340:	9b01      	ldr	r3, [sp, #4]
 8011342:	3b04      	subs	r3, #4
 8011344:	429e      	cmp	r6, r3
 8011346:	461a      	mov	r2, r3
 8011348:	d330      	bcc.n	80113ac <quorem+0xfc>
 801134a:	f8c8 4010 	str.w	r4, [r8, #16]
 801134e:	4640      	mov	r0, r8
 8011350:	f001 fda2 	bl	8012e98 <__mcmp>
 8011354:	2800      	cmp	r0, #0
 8011356:	db25      	blt.n	80113a4 <quorem+0xf4>
 8011358:	3501      	adds	r5, #1
 801135a:	4630      	mov	r0, r6
 801135c:	f04f 0c00 	mov.w	ip, #0
 8011360:	f857 2b04 	ldr.w	r2, [r7], #4
 8011364:	f8d0 e000 	ldr.w	lr, [r0]
 8011368:	b293      	uxth	r3, r2
 801136a:	ebac 0303 	sub.w	r3, ip, r3
 801136e:	0c12      	lsrs	r2, r2, #16
 8011370:	fa13 f38e 	uxtah	r3, r3, lr
 8011374:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8011378:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801137c:	b29b      	uxth	r3, r3
 801137e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011382:	45b9      	cmp	r9, r7
 8011384:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011388:	f840 3b04 	str.w	r3, [r0], #4
 801138c:	d2e8      	bcs.n	8011360 <quorem+0xb0>
 801138e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8011392:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8011396:	b92a      	cbnz	r2, 80113a4 <quorem+0xf4>
 8011398:	3b04      	subs	r3, #4
 801139a:	429e      	cmp	r6, r3
 801139c:	461a      	mov	r2, r3
 801139e:	d30b      	bcc.n	80113b8 <quorem+0x108>
 80113a0:	f8c8 4010 	str.w	r4, [r8, #16]
 80113a4:	4628      	mov	r0, r5
 80113a6:	b003      	add	sp, #12
 80113a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113ac:	6812      	ldr	r2, [r2, #0]
 80113ae:	3b04      	subs	r3, #4
 80113b0:	2a00      	cmp	r2, #0
 80113b2:	d1ca      	bne.n	801134a <quorem+0x9a>
 80113b4:	3c01      	subs	r4, #1
 80113b6:	e7c5      	b.n	8011344 <quorem+0x94>
 80113b8:	6812      	ldr	r2, [r2, #0]
 80113ba:	3b04      	subs	r3, #4
 80113bc:	2a00      	cmp	r2, #0
 80113be:	d1ef      	bne.n	80113a0 <quorem+0xf0>
 80113c0:	3c01      	subs	r4, #1
 80113c2:	e7ea      	b.n	801139a <quorem+0xea>
 80113c4:	2000      	movs	r0, #0
 80113c6:	e7ee      	b.n	80113a6 <quorem+0xf6>

080113c8 <_dtoa_r>:
 80113c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113cc:	ec57 6b10 	vmov	r6, r7, d0
 80113d0:	b097      	sub	sp, #92	; 0x5c
 80113d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80113d4:	9106      	str	r1, [sp, #24]
 80113d6:	4604      	mov	r4, r0
 80113d8:	920b      	str	r2, [sp, #44]	; 0x2c
 80113da:	9312      	str	r3, [sp, #72]	; 0x48
 80113dc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80113e0:	e9cd 6700 	strd	r6, r7, [sp]
 80113e4:	b93d      	cbnz	r5, 80113f6 <_dtoa_r+0x2e>
 80113e6:	2010      	movs	r0, #16
 80113e8:	f001 fade 	bl	80129a8 <malloc>
 80113ec:	6260      	str	r0, [r4, #36]	; 0x24
 80113ee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80113f2:	6005      	str	r5, [r0, #0]
 80113f4:	60c5      	str	r5, [r0, #12]
 80113f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80113f8:	6819      	ldr	r1, [r3, #0]
 80113fa:	b151      	cbz	r1, 8011412 <_dtoa_r+0x4a>
 80113fc:	685a      	ldr	r2, [r3, #4]
 80113fe:	604a      	str	r2, [r1, #4]
 8011400:	2301      	movs	r3, #1
 8011402:	4093      	lsls	r3, r2
 8011404:	608b      	str	r3, [r1, #8]
 8011406:	4620      	mov	r0, r4
 8011408:	f001 fb27 	bl	8012a5a <_Bfree>
 801140c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801140e:	2200      	movs	r2, #0
 8011410:	601a      	str	r2, [r3, #0]
 8011412:	1e3b      	subs	r3, r7, #0
 8011414:	bfbb      	ittet	lt
 8011416:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801141a:	9301      	strlt	r3, [sp, #4]
 801141c:	2300      	movge	r3, #0
 801141e:	2201      	movlt	r2, #1
 8011420:	bfac      	ite	ge
 8011422:	f8c8 3000 	strge.w	r3, [r8]
 8011426:	f8c8 2000 	strlt.w	r2, [r8]
 801142a:	4baf      	ldr	r3, [pc, #700]	; (80116e8 <_dtoa_r+0x320>)
 801142c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011430:	ea33 0308 	bics.w	r3, r3, r8
 8011434:	d114      	bne.n	8011460 <_dtoa_r+0x98>
 8011436:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011438:	f242 730f 	movw	r3, #9999	; 0x270f
 801143c:	6013      	str	r3, [r2, #0]
 801143e:	9b00      	ldr	r3, [sp, #0]
 8011440:	b923      	cbnz	r3, 801144c <_dtoa_r+0x84>
 8011442:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8011446:	2800      	cmp	r0, #0
 8011448:	f000 8542 	beq.w	8011ed0 <_dtoa_r+0xb08>
 801144c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801144e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80116fc <_dtoa_r+0x334>
 8011452:	2b00      	cmp	r3, #0
 8011454:	f000 8544 	beq.w	8011ee0 <_dtoa_r+0xb18>
 8011458:	f10b 0303 	add.w	r3, fp, #3
 801145c:	f000 bd3e 	b.w	8011edc <_dtoa_r+0xb14>
 8011460:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011464:	2200      	movs	r2, #0
 8011466:	2300      	movs	r3, #0
 8011468:	4630      	mov	r0, r6
 801146a:	4639      	mov	r1, r7
 801146c:	f7ef fb44 	bl	8000af8 <__aeabi_dcmpeq>
 8011470:	4681      	mov	r9, r0
 8011472:	b168      	cbz	r0, 8011490 <_dtoa_r+0xc8>
 8011474:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011476:	2301      	movs	r3, #1
 8011478:	6013      	str	r3, [r2, #0]
 801147a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801147c:	2b00      	cmp	r3, #0
 801147e:	f000 8524 	beq.w	8011eca <_dtoa_r+0xb02>
 8011482:	4b9a      	ldr	r3, [pc, #616]	; (80116ec <_dtoa_r+0x324>)
 8011484:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011486:	f103 3bff 	add.w	fp, r3, #4294967295
 801148a:	6013      	str	r3, [r2, #0]
 801148c:	f000 bd28 	b.w	8011ee0 <_dtoa_r+0xb18>
 8011490:	aa14      	add	r2, sp, #80	; 0x50
 8011492:	a915      	add	r1, sp, #84	; 0x54
 8011494:	ec47 6b10 	vmov	d0, r6, r7
 8011498:	4620      	mov	r0, r4
 801149a:	f001 fdeb 	bl	8013074 <__d2b>
 801149e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80114a2:	9004      	str	r0, [sp, #16]
 80114a4:	2d00      	cmp	r5, #0
 80114a6:	d07c      	beq.n	80115a2 <_dtoa_r+0x1da>
 80114a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80114ac:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80114b0:	46b2      	mov	sl, r6
 80114b2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80114b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80114ba:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80114be:	2200      	movs	r2, #0
 80114c0:	4b8b      	ldr	r3, [pc, #556]	; (80116f0 <_dtoa_r+0x328>)
 80114c2:	4650      	mov	r0, sl
 80114c4:	4659      	mov	r1, fp
 80114c6:	f7ee fef7 	bl	80002b8 <__aeabi_dsub>
 80114ca:	a381      	add	r3, pc, #516	; (adr r3, 80116d0 <_dtoa_r+0x308>)
 80114cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114d0:	f7ef f8aa 	bl	8000628 <__aeabi_dmul>
 80114d4:	a380      	add	r3, pc, #512	; (adr r3, 80116d8 <_dtoa_r+0x310>)
 80114d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114da:	f7ee feef 	bl	80002bc <__adddf3>
 80114de:	4606      	mov	r6, r0
 80114e0:	4628      	mov	r0, r5
 80114e2:	460f      	mov	r7, r1
 80114e4:	f7ef f836 	bl	8000554 <__aeabi_i2d>
 80114e8:	a37d      	add	r3, pc, #500	; (adr r3, 80116e0 <_dtoa_r+0x318>)
 80114ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114ee:	f7ef f89b 	bl	8000628 <__aeabi_dmul>
 80114f2:	4602      	mov	r2, r0
 80114f4:	460b      	mov	r3, r1
 80114f6:	4630      	mov	r0, r6
 80114f8:	4639      	mov	r1, r7
 80114fa:	f7ee fedf 	bl	80002bc <__adddf3>
 80114fe:	4606      	mov	r6, r0
 8011500:	460f      	mov	r7, r1
 8011502:	f7ef fb41 	bl	8000b88 <__aeabi_d2iz>
 8011506:	2200      	movs	r2, #0
 8011508:	4682      	mov	sl, r0
 801150a:	2300      	movs	r3, #0
 801150c:	4630      	mov	r0, r6
 801150e:	4639      	mov	r1, r7
 8011510:	f7ef fafc 	bl	8000b0c <__aeabi_dcmplt>
 8011514:	b148      	cbz	r0, 801152a <_dtoa_r+0x162>
 8011516:	4650      	mov	r0, sl
 8011518:	f7ef f81c 	bl	8000554 <__aeabi_i2d>
 801151c:	4632      	mov	r2, r6
 801151e:	463b      	mov	r3, r7
 8011520:	f7ef faea 	bl	8000af8 <__aeabi_dcmpeq>
 8011524:	b908      	cbnz	r0, 801152a <_dtoa_r+0x162>
 8011526:	f10a 3aff 	add.w	sl, sl, #4294967295
 801152a:	f1ba 0f16 	cmp.w	sl, #22
 801152e:	d859      	bhi.n	80115e4 <_dtoa_r+0x21c>
 8011530:	4970      	ldr	r1, [pc, #448]	; (80116f4 <_dtoa_r+0x32c>)
 8011532:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8011536:	e9dd 2300 	ldrd	r2, r3, [sp]
 801153a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801153e:	f7ef fb03 	bl	8000b48 <__aeabi_dcmpgt>
 8011542:	2800      	cmp	r0, #0
 8011544:	d050      	beq.n	80115e8 <_dtoa_r+0x220>
 8011546:	f10a 3aff 	add.w	sl, sl, #4294967295
 801154a:	2300      	movs	r3, #0
 801154c:	930f      	str	r3, [sp, #60]	; 0x3c
 801154e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011550:	1b5d      	subs	r5, r3, r5
 8011552:	f1b5 0801 	subs.w	r8, r5, #1
 8011556:	bf49      	itett	mi
 8011558:	f1c5 0301 	rsbmi	r3, r5, #1
 801155c:	2300      	movpl	r3, #0
 801155e:	9305      	strmi	r3, [sp, #20]
 8011560:	f04f 0800 	movmi.w	r8, #0
 8011564:	bf58      	it	pl
 8011566:	9305      	strpl	r3, [sp, #20]
 8011568:	f1ba 0f00 	cmp.w	sl, #0
 801156c:	db3e      	blt.n	80115ec <_dtoa_r+0x224>
 801156e:	2300      	movs	r3, #0
 8011570:	44d0      	add	r8, sl
 8011572:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8011576:	9307      	str	r3, [sp, #28]
 8011578:	9b06      	ldr	r3, [sp, #24]
 801157a:	2b09      	cmp	r3, #9
 801157c:	f200 8090 	bhi.w	80116a0 <_dtoa_r+0x2d8>
 8011580:	2b05      	cmp	r3, #5
 8011582:	bfc4      	itt	gt
 8011584:	3b04      	subgt	r3, #4
 8011586:	9306      	strgt	r3, [sp, #24]
 8011588:	9b06      	ldr	r3, [sp, #24]
 801158a:	f1a3 0302 	sub.w	r3, r3, #2
 801158e:	bfcc      	ite	gt
 8011590:	2500      	movgt	r5, #0
 8011592:	2501      	movle	r5, #1
 8011594:	2b03      	cmp	r3, #3
 8011596:	f200 808f 	bhi.w	80116b8 <_dtoa_r+0x2f0>
 801159a:	e8df f003 	tbb	[pc, r3]
 801159e:	7f7d      	.short	0x7f7d
 80115a0:	7131      	.short	0x7131
 80115a2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80115a6:	441d      	add	r5, r3
 80115a8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80115ac:	2820      	cmp	r0, #32
 80115ae:	dd13      	ble.n	80115d8 <_dtoa_r+0x210>
 80115b0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80115b4:	9b00      	ldr	r3, [sp, #0]
 80115b6:	fa08 f800 	lsl.w	r8, r8, r0
 80115ba:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80115be:	fa23 f000 	lsr.w	r0, r3, r0
 80115c2:	ea48 0000 	orr.w	r0, r8, r0
 80115c6:	f7ee ffb5 	bl	8000534 <__aeabi_ui2d>
 80115ca:	2301      	movs	r3, #1
 80115cc:	4682      	mov	sl, r0
 80115ce:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80115d2:	3d01      	subs	r5, #1
 80115d4:	9313      	str	r3, [sp, #76]	; 0x4c
 80115d6:	e772      	b.n	80114be <_dtoa_r+0xf6>
 80115d8:	9b00      	ldr	r3, [sp, #0]
 80115da:	f1c0 0020 	rsb	r0, r0, #32
 80115de:	fa03 f000 	lsl.w	r0, r3, r0
 80115e2:	e7f0      	b.n	80115c6 <_dtoa_r+0x1fe>
 80115e4:	2301      	movs	r3, #1
 80115e6:	e7b1      	b.n	801154c <_dtoa_r+0x184>
 80115e8:	900f      	str	r0, [sp, #60]	; 0x3c
 80115ea:	e7b0      	b.n	801154e <_dtoa_r+0x186>
 80115ec:	9b05      	ldr	r3, [sp, #20]
 80115ee:	eba3 030a 	sub.w	r3, r3, sl
 80115f2:	9305      	str	r3, [sp, #20]
 80115f4:	f1ca 0300 	rsb	r3, sl, #0
 80115f8:	9307      	str	r3, [sp, #28]
 80115fa:	2300      	movs	r3, #0
 80115fc:	930e      	str	r3, [sp, #56]	; 0x38
 80115fe:	e7bb      	b.n	8011578 <_dtoa_r+0x1b0>
 8011600:	2301      	movs	r3, #1
 8011602:	930a      	str	r3, [sp, #40]	; 0x28
 8011604:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011606:	2b00      	cmp	r3, #0
 8011608:	dd59      	ble.n	80116be <_dtoa_r+0x2f6>
 801160a:	9302      	str	r3, [sp, #8]
 801160c:	4699      	mov	r9, r3
 801160e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011610:	2200      	movs	r2, #0
 8011612:	6072      	str	r2, [r6, #4]
 8011614:	2204      	movs	r2, #4
 8011616:	f102 0014 	add.w	r0, r2, #20
 801161a:	4298      	cmp	r0, r3
 801161c:	6871      	ldr	r1, [r6, #4]
 801161e:	d953      	bls.n	80116c8 <_dtoa_r+0x300>
 8011620:	4620      	mov	r0, r4
 8011622:	f001 f9e6 	bl	80129f2 <_Balloc>
 8011626:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011628:	6030      	str	r0, [r6, #0]
 801162a:	f1b9 0f0e 	cmp.w	r9, #14
 801162e:	f8d3 b000 	ldr.w	fp, [r3]
 8011632:	f200 80e6 	bhi.w	8011802 <_dtoa_r+0x43a>
 8011636:	2d00      	cmp	r5, #0
 8011638:	f000 80e3 	beq.w	8011802 <_dtoa_r+0x43a>
 801163c:	ed9d 7b00 	vldr	d7, [sp]
 8011640:	f1ba 0f00 	cmp.w	sl, #0
 8011644:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8011648:	dd74      	ble.n	8011734 <_dtoa_r+0x36c>
 801164a:	4a2a      	ldr	r2, [pc, #168]	; (80116f4 <_dtoa_r+0x32c>)
 801164c:	f00a 030f 	and.w	r3, sl, #15
 8011650:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011654:	ed93 7b00 	vldr	d7, [r3]
 8011658:	ea4f 162a 	mov.w	r6, sl, asr #4
 801165c:	06f0      	lsls	r0, r6, #27
 801165e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8011662:	d565      	bpl.n	8011730 <_dtoa_r+0x368>
 8011664:	4b24      	ldr	r3, [pc, #144]	; (80116f8 <_dtoa_r+0x330>)
 8011666:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801166a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801166e:	f7ef f905 	bl	800087c <__aeabi_ddiv>
 8011672:	e9cd 0100 	strd	r0, r1, [sp]
 8011676:	f006 060f 	and.w	r6, r6, #15
 801167a:	2503      	movs	r5, #3
 801167c:	4f1e      	ldr	r7, [pc, #120]	; (80116f8 <_dtoa_r+0x330>)
 801167e:	e04c      	b.n	801171a <_dtoa_r+0x352>
 8011680:	2301      	movs	r3, #1
 8011682:	930a      	str	r3, [sp, #40]	; 0x28
 8011684:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011686:	4453      	add	r3, sl
 8011688:	f103 0901 	add.w	r9, r3, #1
 801168c:	9302      	str	r3, [sp, #8]
 801168e:	464b      	mov	r3, r9
 8011690:	2b01      	cmp	r3, #1
 8011692:	bfb8      	it	lt
 8011694:	2301      	movlt	r3, #1
 8011696:	e7ba      	b.n	801160e <_dtoa_r+0x246>
 8011698:	2300      	movs	r3, #0
 801169a:	e7b2      	b.n	8011602 <_dtoa_r+0x23a>
 801169c:	2300      	movs	r3, #0
 801169e:	e7f0      	b.n	8011682 <_dtoa_r+0x2ba>
 80116a0:	2501      	movs	r5, #1
 80116a2:	2300      	movs	r3, #0
 80116a4:	9306      	str	r3, [sp, #24]
 80116a6:	950a      	str	r5, [sp, #40]	; 0x28
 80116a8:	f04f 33ff 	mov.w	r3, #4294967295
 80116ac:	9302      	str	r3, [sp, #8]
 80116ae:	4699      	mov	r9, r3
 80116b0:	2200      	movs	r2, #0
 80116b2:	2312      	movs	r3, #18
 80116b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80116b6:	e7aa      	b.n	801160e <_dtoa_r+0x246>
 80116b8:	2301      	movs	r3, #1
 80116ba:	930a      	str	r3, [sp, #40]	; 0x28
 80116bc:	e7f4      	b.n	80116a8 <_dtoa_r+0x2e0>
 80116be:	2301      	movs	r3, #1
 80116c0:	9302      	str	r3, [sp, #8]
 80116c2:	4699      	mov	r9, r3
 80116c4:	461a      	mov	r2, r3
 80116c6:	e7f5      	b.n	80116b4 <_dtoa_r+0x2ec>
 80116c8:	3101      	adds	r1, #1
 80116ca:	6071      	str	r1, [r6, #4]
 80116cc:	0052      	lsls	r2, r2, #1
 80116ce:	e7a2      	b.n	8011616 <_dtoa_r+0x24e>
 80116d0:	636f4361 	.word	0x636f4361
 80116d4:	3fd287a7 	.word	0x3fd287a7
 80116d8:	8b60c8b3 	.word	0x8b60c8b3
 80116dc:	3fc68a28 	.word	0x3fc68a28
 80116e0:	509f79fb 	.word	0x509f79fb
 80116e4:	3fd34413 	.word	0x3fd34413
 80116e8:	7ff00000 	.word	0x7ff00000
 80116ec:	0801498c 	.word	0x0801498c
 80116f0:	3ff80000 	.word	0x3ff80000
 80116f4:	08014890 	.word	0x08014890
 80116f8:	08014868 	.word	0x08014868
 80116fc:	080147f1 	.word	0x080147f1
 8011700:	07f1      	lsls	r1, r6, #31
 8011702:	d508      	bpl.n	8011716 <_dtoa_r+0x34e>
 8011704:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8011708:	e9d7 2300 	ldrd	r2, r3, [r7]
 801170c:	f7ee ff8c 	bl	8000628 <__aeabi_dmul>
 8011710:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011714:	3501      	adds	r5, #1
 8011716:	1076      	asrs	r6, r6, #1
 8011718:	3708      	adds	r7, #8
 801171a:	2e00      	cmp	r6, #0
 801171c:	d1f0      	bne.n	8011700 <_dtoa_r+0x338>
 801171e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011722:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011726:	f7ef f8a9 	bl	800087c <__aeabi_ddiv>
 801172a:	e9cd 0100 	strd	r0, r1, [sp]
 801172e:	e01a      	b.n	8011766 <_dtoa_r+0x39e>
 8011730:	2502      	movs	r5, #2
 8011732:	e7a3      	b.n	801167c <_dtoa_r+0x2b4>
 8011734:	f000 80a0 	beq.w	8011878 <_dtoa_r+0x4b0>
 8011738:	f1ca 0600 	rsb	r6, sl, #0
 801173c:	4b9f      	ldr	r3, [pc, #636]	; (80119bc <_dtoa_r+0x5f4>)
 801173e:	4fa0      	ldr	r7, [pc, #640]	; (80119c0 <_dtoa_r+0x5f8>)
 8011740:	f006 020f 	and.w	r2, r6, #15
 8011744:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801174c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8011750:	f7ee ff6a 	bl	8000628 <__aeabi_dmul>
 8011754:	e9cd 0100 	strd	r0, r1, [sp]
 8011758:	1136      	asrs	r6, r6, #4
 801175a:	2300      	movs	r3, #0
 801175c:	2502      	movs	r5, #2
 801175e:	2e00      	cmp	r6, #0
 8011760:	d17f      	bne.n	8011862 <_dtoa_r+0x49a>
 8011762:	2b00      	cmp	r3, #0
 8011764:	d1e1      	bne.n	801172a <_dtoa_r+0x362>
 8011766:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011768:	2b00      	cmp	r3, #0
 801176a:	f000 8087 	beq.w	801187c <_dtoa_r+0x4b4>
 801176e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011772:	2200      	movs	r2, #0
 8011774:	4b93      	ldr	r3, [pc, #588]	; (80119c4 <_dtoa_r+0x5fc>)
 8011776:	4630      	mov	r0, r6
 8011778:	4639      	mov	r1, r7
 801177a:	f7ef f9c7 	bl	8000b0c <__aeabi_dcmplt>
 801177e:	2800      	cmp	r0, #0
 8011780:	d07c      	beq.n	801187c <_dtoa_r+0x4b4>
 8011782:	f1b9 0f00 	cmp.w	r9, #0
 8011786:	d079      	beq.n	801187c <_dtoa_r+0x4b4>
 8011788:	9b02      	ldr	r3, [sp, #8]
 801178a:	2b00      	cmp	r3, #0
 801178c:	dd35      	ble.n	80117fa <_dtoa_r+0x432>
 801178e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8011792:	9308      	str	r3, [sp, #32]
 8011794:	4639      	mov	r1, r7
 8011796:	2200      	movs	r2, #0
 8011798:	4b8b      	ldr	r3, [pc, #556]	; (80119c8 <_dtoa_r+0x600>)
 801179a:	4630      	mov	r0, r6
 801179c:	f7ee ff44 	bl	8000628 <__aeabi_dmul>
 80117a0:	e9cd 0100 	strd	r0, r1, [sp]
 80117a4:	9f02      	ldr	r7, [sp, #8]
 80117a6:	3501      	adds	r5, #1
 80117a8:	4628      	mov	r0, r5
 80117aa:	f7ee fed3 	bl	8000554 <__aeabi_i2d>
 80117ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80117b2:	f7ee ff39 	bl	8000628 <__aeabi_dmul>
 80117b6:	2200      	movs	r2, #0
 80117b8:	4b84      	ldr	r3, [pc, #528]	; (80119cc <_dtoa_r+0x604>)
 80117ba:	f7ee fd7f 	bl	80002bc <__adddf3>
 80117be:	4605      	mov	r5, r0
 80117c0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80117c4:	2f00      	cmp	r7, #0
 80117c6:	d15d      	bne.n	8011884 <_dtoa_r+0x4bc>
 80117c8:	2200      	movs	r2, #0
 80117ca:	4b81      	ldr	r3, [pc, #516]	; (80119d0 <_dtoa_r+0x608>)
 80117cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80117d0:	f7ee fd72 	bl	80002b8 <__aeabi_dsub>
 80117d4:	462a      	mov	r2, r5
 80117d6:	4633      	mov	r3, r6
 80117d8:	e9cd 0100 	strd	r0, r1, [sp]
 80117dc:	f7ef f9b4 	bl	8000b48 <__aeabi_dcmpgt>
 80117e0:	2800      	cmp	r0, #0
 80117e2:	f040 8288 	bne.w	8011cf6 <_dtoa_r+0x92e>
 80117e6:	462a      	mov	r2, r5
 80117e8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80117ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80117f0:	f7ef f98c 	bl	8000b0c <__aeabi_dcmplt>
 80117f4:	2800      	cmp	r0, #0
 80117f6:	f040 827c 	bne.w	8011cf2 <_dtoa_r+0x92a>
 80117fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80117fe:	e9cd 2300 	strd	r2, r3, [sp]
 8011802:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011804:	2b00      	cmp	r3, #0
 8011806:	f2c0 8150 	blt.w	8011aaa <_dtoa_r+0x6e2>
 801180a:	f1ba 0f0e 	cmp.w	sl, #14
 801180e:	f300 814c 	bgt.w	8011aaa <_dtoa_r+0x6e2>
 8011812:	4b6a      	ldr	r3, [pc, #424]	; (80119bc <_dtoa_r+0x5f4>)
 8011814:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011818:	ed93 7b00 	vldr	d7, [r3]
 801181c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801181e:	2b00      	cmp	r3, #0
 8011820:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011824:	f280 80d8 	bge.w	80119d8 <_dtoa_r+0x610>
 8011828:	f1b9 0f00 	cmp.w	r9, #0
 801182c:	f300 80d4 	bgt.w	80119d8 <_dtoa_r+0x610>
 8011830:	f040 825e 	bne.w	8011cf0 <_dtoa_r+0x928>
 8011834:	2200      	movs	r2, #0
 8011836:	4b66      	ldr	r3, [pc, #408]	; (80119d0 <_dtoa_r+0x608>)
 8011838:	ec51 0b17 	vmov	r0, r1, d7
 801183c:	f7ee fef4 	bl	8000628 <__aeabi_dmul>
 8011840:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011844:	f7ef f976 	bl	8000b34 <__aeabi_dcmpge>
 8011848:	464f      	mov	r7, r9
 801184a:	464e      	mov	r6, r9
 801184c:	2800      	cmp	r0, #0
 801184e:	f040 8234 	bne.w	8011cba <_dtoa_r+0x8f2>
 8011852:	2331      	movs	r3, #49	; 0x31
 8011854:	f10b 0501 	add.w	r5, fp, #1
 8011858:	f88b 3000 	strb.w	r3, [fp]
 801185c:	f10a 0a01 	add.w	sl, sl, #1
 8011860:	e22f      	b.n	8011cc2 <_dtoa_r+0x8fa>
 8011862:	07f2      	lsls	r2, r6, #31
 8011864:	d505      	bpl.n	8011872 <_dtoa_r+0x4aa>
 8011866:	e9d7 2300 	ldrd	r2, r3, [r7]
 801186a:	f7ee fedd 	bl	8000628 <__aeabi_dmul>
 801186e:	3501      	adds	r5, #1
 8011870:	2301      	movs	r3, #1
 8011872:	1076      	asrs	r6, r6, #1
 8011874:	3708      	adds	r7, #8
 8011876:	e772      	b.n	801175e <_dtoa_r+0x396>
 8011878:	2502      	movs	r5, #2
 801187a:	e774      	b.n	8011766 <_dtoa_r+0x39e>
 801187c:	f8cd a020 	str.w	sl, [sp, #32]
 8011880:	464f      	mov	r7, r9
 8011882:	e791      	b.n	80117a8 <_dtoa_r+0x3e0>
 8011884:	4b4d      	ldr	r3, [pc, #308]	; (80119bc <_dtoa_r+0x5f4>)
 8011886:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801188a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801188e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011890:	2b00      	cmp	r3, #0
 8011892:	d047      	beq.n	8011924 <_dtoa_r+0x55c>
 8011894:	4602      	mov	r2, r0
 8011896:	460b      	mov	r3, r1
 8011898:	2000      	movs	r0, #0
 801189a:	494e      	ldr	r1, [pc, #312]	; (80119d4 <_dtoa_r+0x60c>)
 801189c:	f7ee ffee 	bl	800087c <__aeabi_ddiv>
 80118a0:	462a      	mov	r2, r5
 80118a2:	4633      	mov	r3, r6
 80118a4:	f7ee fd08 	bl	80002b8 <__aeabi_dsub>
 80118a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80118ac:	465d      	mov	r5, fp
 80118ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80118b2:	f7ef f969 	bl	8000b88 <__aeabi_d2iz>
 80118b6:	4606      	mov	r6, r0
 80118b8:	f7ee fe4c 	bl	8000554 <__aeabi_i2d>
 80118bc:	4602      	mov	r2, r0
 80118be:	460b      	mov	r3, r1
 80118c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80118c4:	f7ee fcf8 	bl	80002b8 <__aeabi_dsub>
 80118c8:	3630      	adds	r6, #48	; 0x30
 80118ca:	f805 6b01 	strb.w	r6, [r5], #1
 80118ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80118d2:	e9cd 0100 	strd	r0, r1, [sp]
 80118d6:	f7ef f919 	bl	8000b0c <__aeabi_dcmplt>
 80118da:	2800      	cmp	r0, #0
 80118dc:	d163      	bne.n	80119a6 <_dtoa_r+0x5de>
 80118de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80118e2:	2000      	movs	r0, #0
 80118e4:	4937      	ldr	r1, [pc, #220]	; (80119c4 <_dtoa_r+0x5fc>)
 80118e6:	f7ee fce7 	bl	80002b8 <__aeabi_dsub>
 80118ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80118ee:	f7ef f90d 	bl	8000b0c <__aeabi_dcmplt>
 80118f2:	2800      	cmp	r0, #0
 80118f4:	f040 80b7 	bne.w	8011a66 <_dtoa_r+0x69e>
 80118f8:	eba5 030b 	sub.w	r3, r5, fp
 80118fc:	429f      	cmp	r7, r3
 80118fe:	f77f af7c 	ble.w	80117fa <_dtoa_r+0x432>
 8011902:	2200      	movs	r2, #0
 8011904:	4b30      	ldr	r3, [pc, #192]	; (80119c8 <_dtoa_r+0x600>)
 8011906:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801190a:	f7ee fe8d 	bl	8000628 <__aeabi_dmul>
 801190e:	2200      	movs	r2, #0
 8011910:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011914:	4b2c      	ldr	r3, [pc, #176]	; (80119c8 <_dtoa_r+0x600>)
 8011916:	e9dd 0100 	ldrd	r0, r1, [sp]
 801191a:	f7ee fe85 	bl	8000628 <__aeabi_dmul>
 801191e:	e9cd 0100 	strd	r0, r1, [sp]
 8011922:	e7c4      	b.n	80118ae <_dtoa_r+0x4e6>
 8011924:	462a      	mov	r2, r5
 8011926:	4633      	mov	r3, r6
 8011928:	f7ee fe7e 	bl	8000628 <__aeabi_dmul>
 801192c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011930:	eb0b 0507 	add.w	r5, fp, r7
 8011934:	465e      	mov	r6, fp
 8011936:	e9dd 0100 	ldrd	r0, r1, [sp]
 801193a:	f7ef f925 	bl	8000b88 <__aeabi_d2iz>
 801193e:	4607      	mov	r7, r0
 8011940:	f7ee fe08 	bl	8000554 <__aeabi_i2d>
 8011944:	3730      	adds	r7, #48	; 0x30
 8011946:	4602      	mov	r2, r0
 8011948:	460b      	mov	r3, r1
 801194a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801194e:	f7ee fcb3 	bl	80002b8 <__aeabi_dsub>
 8011952:	f806 7b01 	strb.w	r7, [r6], #1
 8011956:	42ae      	cmp	r6, r5
 8011958:	e9cd 0100 	strd	r0, r1, [sp]
 801195c:	f04f 0200 	mov.w	r2, #0
 8011960:	d126      	bne.n	80119b0 <_dtoa_r+0x5e8>
 8011962:	4b1c      	ldr	r3, [pc, #112]	; (80119d4 <_dtoa_r+0x60c>)
 8011964:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011968:	f7ee fca8 	bl	80002bc <__adddf3>
 801196c:	4602      	mov	r2, r0
 801196e:	460b      	mov	r3, r1
 8011970:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011974:	f7ef f8e8 	bl	8000b48 <__aeabi_dcmpgt>
 8011978:	2800      	cmp	r0, #0
 801197a:	d174      	bne.n	8011a66 <_dtoa_r+0x69e>
 801197c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011980:	2000      	movs	r0, #0
 8011982:	4914      	ldr	r1, [pc, #80]	; (80119d4 <_dtoa_r+0x60c>)
 8011984:	f7ee fc98 	bl	80002b8 <__aeabi_dsub>
 8011988:	4602      	mov	r2, r0
 801198a:	460b      	mov	r3, r1
 801198c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011990:	f7ef f8bc 	bl	8000b0c <__aeabi_dcmplt>
 8011994:	2800      	cmp	r0, #0
 8011996:	f43f af30 	beq.w	80117fa <_dtoa_r+0x432>
 801199a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801199e:	2b30      	cmp	r3, #48	; 0x30
 80119a0:	f105 32ff 	add.w	r2, r5, #4294967295
 80119a4:	d002      	beq.n	80119ac <_dtoa_r+0x5e4>
 80119a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80119aa:	e04a      	b.n	8011a42 <_dtoa_r+0x67a>
 80119ac:	4615      	mov	r5, r2
 80119ae:	e7f4      	b.n	801199a <_dtoa_r+0x5d2>
 80119b0:	4b05      	ldr	r3, [pc, #20]	; (80119c8 <_dtoa_r+0x600>)
 80119b2:	f7ee fe39 	bl	8000628 <__aeabi_dmul>
 80119b6:	e9cd 0100 	strd	r0, r1, [sp]
 80119ba:	e7bc      	b.n	8011936 <_dtoa_r+0x56e>
 80119bc:	08014890 	.word	0x08014890
 80119c0:	08014868 	.word	0x08014868
 80119c4:	3ff00000 	.word	0x3ff00000
 80119c8:	40240000 	.word	0x40240000
 80119cc:	401c0000 	.word	0x401c0000
 80119d0:	40140000 	.word	0x40140000
 80119d4:	3fe00000 	.word	0x3fe00000
 80119d8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80119dc:	465d      	mov	r5, fp
 80119de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80119e2:	4630      	mov	r0, r6
 80119e4:	4639      	mov	r1, r7
 80119e6:	f7ee ff49 	bl	800087c <__aeabi_ddiv>
 80119ea:	f7ef f8cd 	bl	8000b88 <__aeabi_d2iz>
 80119ee:	4680      	mov	r8, r0
 80119f0:	f7ee fdb0 	bl	8000554 <__aeabi_i2d>
 80119f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80119f8:	f7ee fe16 	bl	8000628 <__aeabi_dmul>
 80119fc:	4602      	mov	r2, r0
 80119fe:	460b      	mov	r3, r1
 8011a00:	4630      	mov	r0, r6
 8011a02:	4639      	mov	r1, r7
 8011a04:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8011a08:	f7ee fc56 	bl	80002b8 <__aeabi_dsub>
 8011a0c:	f805 6b01 	strb.w	r6, [r5], #1
 8011a10:	eba5 060b 	sub.w	r6, r5, fp
 8011a14:	45b1      	cmp	r9, r6
 8011a16:	4602      	mov	r2, r0
 8011a18:	460b      	mov	r3, r1
 8011a1a:	d139      	bne.n	8011a90 <_dtoa_r+0x6c8>
 8011a1c:	f7ee fc4e 	bl	80002bc <__adddf3>
 8011a20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011a24:	4606      	mov	r6, r0
 8011a26:	460f      	mov	r7, r1
 8011a28:	f7ef f88e 	bl	8000b48 <__aeabi_dcmpgt>
 8011a2c:	b9c8      	cbnz	r0, 8011a62 <_dtoa_r+0x69a>
 8011a2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011a32:	4630      	mov	r0, r6
 8011a34:	4639      	mov	r1, r7
 8011a36:	f7ef f85f 	bl	8000af8 <__aeabi_dcmpeq>
 8011a3a:	b110      	cbz	r0, 8011a42 <_dtoa_r+0x67a>
 8011a3c:	f018 0f01 	tst.w	r8, #1
 8011a40:	d10f      	bne.n	8011a62 <_dtoa_r+0x69a>
 8011a42:	9904      	ldr	r1, [sp, #16]
 8011a44:	4620      	mov	r0, r4
 8011a46:	f001 f808 	bl	8012a5a <_Bfree>
 8011a4a:	2300      	movs	r3, #0
 8011a4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011a4e:	702b      	strb	r3, [r5, #0]
 8011a50:	f10a 0301 	add.w	r3, sl, #1
 8011a54:	6013      	str	r3, [r2, #0]
 8011a56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	f000 8241 	beq.w	8011ee0 <_dtoa_r+0xb18>
 8011a5e:	601d      	str	r5, [r3, #0]
 8011a60:	e23e      	b.n	8011ee0 <_dtoa_r+0xb18>
 8011a62:	f8cd a020 	str.w	sl, [sp, #32]
 8011a66:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011a6a:	2a39      	cmp	r2, #57	; 0x39
 8011a6c:	f105 33ff 	add.w	r3, r5, #4294967295
 8011a70:	d108      	bne.n	8011a84 <_dtoa_r+0x6bc>
 8011a72:	459b      	cmp	fp, r3
 8011a74:	d10a      	bne.n	8011a8c <_dtoa_r+0x6c4>
 8011a76:	9b08      	ldr	r3, [sp, #32]
 8011a78:	3301      	adds	r3, #1
 8011a7a:	9308      	str	r3, [sp, #32]
 8011a7c:	2330      	movs	r3, #48	; 0x30
 8011a7e:	f88b 3000 	strb.w	r3, [fp]
 8011a82:	465b      	mov	r3, fp
 8011a84:	781a      	ldrb	r2, [r3, #0]
 8011a86:	3201      	adds	r2, #1
 8011a88:	701a      	strb	r2, [r3, #0]
 8011a8a:	e78c      	b.n	80119a6 <_dtoa_r+0x5de>
 8011a8c:	461d      	mov	r5, r3
 8011a8e:	e7ea      	b.n	8011a66 <_dtoa_r+0x69e>
 8011a90:	2200      	movs	r2, #0
 8011a92:	4b9b      	ldr	r3, [pc, #620]	; (8011d00 <_dtoa_r+0x938>)
 8011a94:	f7ee fdc8 	bl	8000628 <__aeabi_dmul>
 8011a98:	2200      	movs	r2, #0
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	4606      	mov	r6, r0
 8011a9e:	460f      	mov	r7, r1
 8011aa0:	f7ef f82a 	bl	8000af8 <__aeabi_dcmpeq>
 8011aa4:	2800      	cmp	r0, #0
 8011aa6:	d09a      	beq.n	80119de <_dtoa_r+0x616>
 8011aa8:	e7cb      	b.n	8011a42 <_dtoa_r+0x67a>
 8011aaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011aac:	2a00      	cmp	r2, #0
 8011aae:	f000 808b 	beq.w	8011bc8 <_dtoa_r+0x800>
 8011ab2:	9a06      	ldr	r2, [sp, #24]
 8011ab4:	2a01      	cmp	r2, #1
 8011ab6:	dc6e      	bgt.n	8011b96 <_dtoa_r+0x7ce>
 8011ab8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8011aba:	2a00      	cmp	r2, #0
 8011abc:	d067      	beq.n	8011b8e <_dtoa_r+0x7c6>
 8011abe:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011ac2:	9f07      	ldr	r7, [sp, #28]
 8011ac4:	9d05      	ldr	r5, [sp, #20]
 8011ac6:	9a05      	ldr	r2, [sp, #20]
 8011ac8:	2101      	movs	r1, #1
 8011aca:	441a      	add	r2, r3
 8011acc:	4620      	mov	r0, r4
 8011ace:	9205      	str	r2, [sp, #20]
 8011ad0:	4498      	add	r8, r3
 8011ad2:	f001 f8a0 	bl	8012c16 <__i2b>
 8011ad6:	4606      	mov	r6, r0
 8011ad8:	2d00      	cmp	r5, #0
 8011ada:	dd0c      	ble.n	8011af6 <_dtoa_r+0x72e>
 8011adc:	f1b8 0f00 	cmp.w	r8, #0
 8011ae0:	dd09      	ble.n	8011af6 <_dtoa_r+0x72e>
 8011ae2:	4545      	cmp	r5, r8
 8011ae4:	9a05      	ldr	r2, [sp, #20]
 8011ae6:	462b      	mov	r3, r5
 8011ae8:	bfa8      	it	ge
 8011aea:	4643      	movge	r3, r8
 8011aec:	1ad2      	subs	r2, r2, r3
 8011aee:	9205      	str	r2, [sp, #20]
 8011af0:	1aed      	subs	r5, r5, r3
 8011af2:	eba8 0803 	sub.w	r8, r8, r3
 8011af6:	9b07      	ldr	r3, [sp, #28]
 8011af8:	b1eb      	cbz	r3, 8011b36 <_dtoa_r+0x76e>
 8011afa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d067      	beq.n	8011bd0 <_dtoa_r+0x808>
 8011b00:	b18f      	cbz	r7, 8011b26 <_dtoa_r+0x75e>
 8011b02:	4631      	mov	r1, r6
 8011b04:	463a      	mov	r2, r7
 8011b06:	4620      	mov	r0, r4
 8011b08:	f001 f924 	bl	8012d54 <__pow5mult>
 8011b0c:	9a04      	ldr	r2, [sp, #16]
 8011b0e:	4601      	mov	r1, r0
 8011b10:	4606      	mov	r6, r0
 8011b12:	4620      	mov	r0, r4
 8011b14:	f001 f888 	bl	8012c28 <__multiply>
 8011b18:	9904      	ldr	r1, [sp, #16]
 8011b1a:	9008      	str	r0, [sp, #32]
 8011b1c:	4620      	mov	r0, r4
 8011b1e:	f000 ff9c 	bl	8012a5a <_Bfree>
 8011b22:	9b08      	ldr	r3, [sp, #32]
 8011b24:	9304      	str	r3, [sp, #16]
 8011b26:	9b07      	ldr	r3, [sp, #28]
 8011b28:	1bda      	subs	r2, r3, r7
 8011b2a:	d004      	beq.n	8011b36 <_dtoa_r+0x76e>
 8011b2c:	9904      	ldr	r1, [sp, #16]
 8011b2e:	4620      	mov	r0, r4
 8011b30:	f001 f910 	bl	8012d54 <__pow5mult>
 8011b34:	9004      	str	r0, [sp, #16]
 8011b36:	2101      	movs	r1, #1
 8011b38:	4620      	mov	r0, r4
 8011b3a:	f001 f86c 	bl	8012c16 <__i2b>
 8011b3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011b40:	4607      	mov	r7, r0
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	f000 81d0 	beq.w	8011ee8 <_dtoa_r+0xb20>
 8011b48:	461a      	mov	r2, r3
 8011b4a:	4601      	mov	r1, r0
 8011b4c:	4620      	mov	r0, r4
 8011b4e:	f001 f901 	bl	8012d54 <__pow5mult>
 8011b52:	9b06      	ldr	r3, [sp, #24]
 8011b54:	2b01      	cmp	r3, #1
 8011b56:	4607      	mov	r7, r0
 8011b58:	dc40      	bgt.n	8011bdc <_dtoa_r+0x814>
 8011b5a:	9b00      	ldr	r3, [sp, #0]
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d139      	bne.n	8011bd4 <_dtoa_r+0x80c>
 8011b60:	9b01      	ldr	r3, [sp, #4]
 8011b62:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d136      	bne.n	8011bd8 <_dtoa_r+0x810>
 8011b6a:	9b01      	ldr	r3, [sp, #4]
 8011b6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011b70:	0d1b      	lsrs	r3, r3, #20
 8011b72:	051b      	lsls	r3, r3, #20
 8011b74:	b12b      	cbz	r3, 8011b82 <_dtoa_r+0x7ba>
 8011b76:	9b05      	ldr	r3, [sp, #20]
 8011b78:	3301      	adds	r3, #1
 8011b7a:	9305      	str	r3, [sp, #20]
 8011b7c:	f108 0801 	add.w	r8, r8, #1
 8011b80:	2301      	movs	r3, #1
 8011b82:	9307      	str	r3, [sp, #28]
 8011b84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d12a      	bne.n	8011be0 <_dtoa_r+0x818>
 8011b8a:	2001      	movs	r0, #1
 8011b8c:	e030      	b.n	8011bf0 <_dtoa_r+0x828>
 8011b8e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011b90:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011b94:	e795      	b.n	8011ac2 <_dtoa_r+0x6fa>
 8011b96:	9b07      	ldr	r3, [sp, #28]
 8011b98:	f109 37ff 	add.w	r7, r9, #4294967295
 8011b9c:	42bb      	cmp	r3, r7
 8011b9e:	bfbf      	itttt	lt
 8011ba0:	9b07      	ldrlt	r3, [sp, #28]
 8011ba2:	9707      	strlt	r7, [sp, #28]
 8011ba4:	1afa      	sublt	r2, r7, r3
 8011ba6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8011ba8:	bfbb      	ittet	lt
 8011baa:	189b      	addlt	r3, r3, r2
 8011bac:	930e      	strlt	r3, [sp, #56]	; 0x38
 8011bae:	1bdf      	subge	r7, r3, r7
 8011bb0:	2700      	movlt	r7, #0
 8011bb2:	f1b9 0f00 	cmp.w	r9, #0
 8011bb6:	bfb5      	itete	lt
 8011bb8:	9b05      	ldrlt	r3, [sp, #20]
 8011bba:	9d05      	ldrge	r5, [sp, #20]
 8011bbc:	eba3 0509 	sublt.w	r5, r3, r9
 8011bc0:	464b      	movge	r3, r9
 8011bc2:	bfb8      	it	lt
 8011bc4:	2300      	movlt	r3, #0
 8011bc6:	e77e      	b.n	8011ac6 <_dtoa_r+0x6fe>
 8011bc8:	9f07      	ldr	r7, [sp, #28]
 8011bca:	9d05      	ldr	r5, [sp, #20]
 8011bcc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8011bce:	e783      	b.n	8011ad8 <_dtoa_r+0x710>
 8011bd0:	9a07      	ldr	r2, [sp, #28]
 8011bd2:	e7ab      	b.n	8011b2c <_dtoa_r+0x764>
 8011bd4:	2300      	movs	r3, #0
 8011bd6:	e7d4      	b.n	8011b82 <_dtoa_r+0x7ba>
 8011bd8:	9b00      	ldr	r3, [sp, #0]
 8011bda:	e7d2      	b.n	8011b82 <_dtoa_r+0x7ba>
 8011bdc:	2300      	movs	r3, #0
 8011bde:	9307      	str	r3, [sp, #28]
 8011be0:	693b      	ldr	r3, [r7, #16]
 8011be2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8011be6:	6918      	ldr	r0, [r3, #16]
 8011be8:	f000 ffc7 	bl	8012b7a <__hi0bits>
 8011bec:	f1c0 0020 	rsb	r0, r0, #32
 8011bf0:	4440      	add	r0, r8
 8011bf2:	f010 001f 	ands.w	r0, r0, #31
 8011bf6:	d047      	beq.n	8011c88 <_dtoa_r+0x8c0>
 8011bf8:	f1c0 0320 	rsb	r3, r0, #32
 8011bfc:	2b04      	cmp	r3, #4
 8011bfe:	dd3b      	ble.n	8011c78 <_dtoa_r+0x8b0>
 8011c00:	9b05      	ldr	r3, [sp, #20]
 8011c02:	f1c0 001c 	rsb	r0, r0, #28
 8011c06:	4403      	add	r3, r0
 8011c08:	9305      	str	r3, [sp, #20]
 8011c0a:	4405      	add	r5, r0
 8011c0c:	4480      	add	r8, r0
 8011c0e:	9b05      	ldr	r3, [sp, #20]
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	dd05      	ble.n	8011c20 <_dtoa_r+0x858>
 8011c14:	461a      	mov	r2, r3
 8011c16:	9904      	ldr	r1, [sp, #16]
 8011c18:	4620      	mov	r0, r4
 8011c1a:	f001 f8e9 	bl	8012df0 <__lshift>
 8011c1e:	9004      	str	r0, [sp, #16]
 8011c20:	f1b8 0f00 	cmp.w	r8, #0
 8011c24:	dd05      	ble.n	8011c32 <_dtoa_r+0x86a>
 8011c26:	4639      	mov	r1, r7
 8011c28:	4642      	mov	r2, r8
 8011c2a:	4620      	mov	r0, r4
 8011c2c:	f001 f8e0 	bl	8012df0 <__lshift>
 8011c30:	4607      	mov	r7, r0
 8011c32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011c34:	b353      	cbz	r3, 8011c8c <_dtoa_r+0x8c4>
 8011c36:	4639      	mov	r1, r7
 8011c38:	9804      	ldr	r0, [sp, #16]
 8011c3a:	f001 f92d 	bl	8012e98 <__mcmp>
 8011c3e:	2800      	cmp	r0, #0
 8011c40:	da24      	bge.n	8011c8c <_dtoa_r+0x8c4>
 8011c42:	2300      	movs	r3, #0
 8011c44:	220a      	movs	r2, #10
 8011c46:	9904      	ldr	r1, [sp, #16]
 8011c48:	4620      	mov	r0, r4
 8011c4a:	f000 ff1d 	bl	8012a88 <__multadd>
 8011c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c50:	9004      	str	r0, [sp, #16]
 8011c52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	f000 814d 	beq.w	8011ef6 <_dtoa_r+0xb2e>
 8011c5c:	2300      	movs	r3, #0
 8011c5e:	4631      	mov	r1, r6
 8011c60:	220a      	movs	r2, #10
 8011c62:	4620      	mov	r0, r4
 8011c64:	f000 ff10 	bl	8012a88 <__multadd>
 8011c68:	9b02      	ldr	r3, [sp, #8]
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	4606      	mov	r6, r0
 8011c6e:	dc4f      	bgt.n	8011d10 <_dtoa_r+0x948>
 8011c70:	9b06      	ldr	r3, [sp, #24]
 8011c72:	2b02      	cmp	r3, #2
 8011c74:	dd4c      	ble.n	8011d10 <_dtoa_r+0x948>
 8011c76:	e011      	b.n	8011c9c <_dtoa_r+0x8d4>
 8011c78:	d0c9      	beq.n	8011c0e <_dtoa_r+0x846>
 8011c7a:	9a05      	ldr	r2, [sp, #20]
 8011c7c:	331c      	adds	r3, #28
 8011c7e:	441a      	add	r2, r3
 8011c80:	9205      	str	r2, [sp, #20]
 8011c82:	441d      	add	r5, r3
 8011c84:	4498      	add	r8, r3
 8011c86:	e7c2      	b.n	8011c0e <_dtoa_r+0x846>
 8011c88:	4603      	mov	r3, r0
 8011c8a:	e7f6      	b.n	8011c7a <_dtoa_r+0x8b2>
 8011c8c:	f1b9 0f00 	cmp.w	r9, #0
 8011c90:	dc38      	bgt.n	8011d04 <_dtoa_r+0x93c>
 8011c92:	9b06      	ldr	r3, [sp, #24]
 8011c94:	2b02      	cmp	r3, #2
 8011c96:	dd35      	ble.n	8011d04 <_dtoa_r+0x93c>
 8011c98:	f8cd 9008 	str.w	r9, [sp, #8]
 8011c9c:	9b02      	ldr	r3, [sp, #8]
 8011c9e:	b963      	cbnz	r3, 8011cba <_dtoa_r+0x8f2>
 8011ca0:	4639      	mov	r1, r7
 8011ca2:	2205      	movs	r2, #5
 8011ca4:	4620      	mov	r0, r4
 8011ca6:	f000 feef 	bl	8012a88 <__multadd>
 8011caa:	4601      	mov	r1, r0
 8011cac:	4607      	mov	r7, r0
 8011cae:	9804      	ldr	r0, [sp, #16]
 8011cb0:	f001 f8f2 	bl	8012e98 <__mcmp>
 8011cb4:	2800      	cmp	r0, #0
 8011cb6:	f73f adcc 	bgt.w	8011852 <_dtoa_r+0x48a>
 8011cba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011cbc:	465d      	mov	r5, fp
 8011cbe:	ea6f 0a03 	mvn.w	sl, r3
 8011cc2:	f04f 0900 	mov.w	r9, #0
 8011cc6:	4639      	mov	r1, r7
 8011cc8:	4620      	mov	r0, r4
 8011cca:	f000 fec6 	bl	8012a5a <_Bfree>
 8011cce:	2e00      	cmp	r6, #0
 8011cd0:	f43f aeb7 	beq.w	8011a42 <_dtoa_r+0x67a>
 8011cd4:	f1b9 0f00 	cmp.w	r9, #0
 8011cd8:	d005      	beq.n	8011ce6 <_dtoa_r+0x91e>
 8011cda:	45b1      	cmp	r9, r6
 8011cdc:	d003      	beq.n	8011ce6 <_dtoa_r+0x91e>
 8011cde:	4649      	mov	r1, r9
 8011ce0:	4620      	mov	r0, r4
 8011ce2:	f000 feba 	bl	8012a5a <_Bfree>
 8011ce6:	4631      	mov	r1, r6
 8011ce8:	4620      	mov	r0, r4
 8011cea:	f000 feb6 	bl	8012a5a <_Bfree>
 8011cee:	e6a8      	b.n	8011a42 <_dtoa_r+0x67a>
 8011cf0:	2700      	movs	r7, #0
 8011cf2:	463e      	mov	r6, r7
 8011cf4:	e7e1      	b.n	8011cba <_dtoa_r+0x8f2>
 8011cf6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8011cfa:	463e      	mov	r6, r7
 8011cfc:	e5a9      	b.n	8011852 <_dtoa_r+0x48a>
 8011cfe:	bf00      	nop
 8011d00:	40240000 	.word	0x40240000
 8011d04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011d06:	f8cd 9008 	str.w	r9, [sp, #8]
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	f000 80fa 	beq.w	8011f04 <_dtoa_r+0xb3c>
 8011d10:	2d00      	cmp	r5, #0
 8011d12:	dd05      	ble.n	8011d20 <_dtoa_r+0x958>
 8011d14:	4631      	mov	r1, r6
 8011d16:	462a      	mov	r2, r5
 8011d18:	4620      	mov	r0, r4
 8011d1a:	f001 f869 	bl	8012df0 <__lshift>
 8011d1e:	4606      	mov	r6, r0
 8011d20:	9b07      	ldr	r3, [sp, #28]
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d04c      	beq.n	8011dc0 <_dtoa_r+0x9f8>
 8011d26:	6871      	ldr	r1, [r6, #4]
 8011d28:	4620      	mov	r0, r4
 8011d2a:	f000 fe62 	bl	80129f2 <_Balloc>
 8011d2e:	6932      	ldr	r2, [r6, #16]
 8011d30:	3202      	adds	r2, #2
 8011d32:	4605      	mov	r5, r0
 8011d34:	0092      	lsls	r2, r2, #2
 8011d36:	f106 010c 	add.w	r1, r6, #12
 8011d3a:	300c      	adds	r0, #12
 8011d3c:	f000 fe4e 	bl	80129dc <memcpy>
 8011d40:	2201      	movs	r2, #1
 8011d42:	4629      	mov	r1, r5
 8011d44:	4620      	mov	r0, r4
 8011d46:	f001 f853 	bl	8012df0 <__lshift>
 8011d4a:	9b00      	ldr	r3, [sp, #0]
 8011d4c:	f8cd b014 	str.w	fp, [sp, #20]
 8011d50:	f003 0301 	and.w	r3, r3, #1
 8011d54:	46b1      	mov	r9, r6
 8011d56:	9307      	str	r3, [sp, #28]
 8011d58:	4606      	mov	r6, r0
 8011d5a:	4639      	mov	r1, r7
 8011d5c:	9804      	ldr	r0, [sp, #16]
 8011d5e:	f7ff faa7 	bl	80112b0 <quorem>
 8011d62:	4649      	mov	r1, r9
 8011d64:	4605      	mov	r5, r0
 8011d66:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8011d6a:	9804      	ldr	r0, [sp, #16]
 8011d6c:	f001 f894 	bl	8012e98 <__mcmp>
 8011d70:	4632      	mov	r2, r6
 8011d72:	9000      	str	r0, [sp, #0]
 8011d74:	4639      	mov	r1, r7
 8011d76:	4620      	mov	r0, r4
 8011d78:	f001 f8a8 	bl	8012ecc <__mdiff>
 8011d7c:	68c3      	ldr	r3, [r0, #12]
 8011d7e:	4602      	mov	r2, r0
 8011d80:	bb03      	cbnz	r3, 8011dc4 <_dtoa_r+0x9fc>
 8011d82:	4601      	mov	r1, r0
 8011d84:	9008      	str	r0, [sp, #32]
 8011d86:	9804      	ldr	r0, [sp, #16]
 8011d88:	f001 f886 	bl	8012e98 <__mcmp>
 8011d8c:	9a08      	ldr	r2, [sp, #32]
 8011d8e:	4603      	mov	r3, r0
 8011d90:	4611      	mov	r1, r2
 8011d92:	4620      	mov	r0, r4
 8011d94:	9308      	str	r3, [sp, #32]
 8011d96:	f000 fe60 	bl	8012a5a <_Bfree>
 8011d9a:	9b08      	ldr	r3, [sp, #32]
 8011d9c:	b9a3      	cbnz	r3, 8011dc8 <_dtoa_r+0xa00>
 8011d9e:	9a06      	ldr	r2, [sp, #24]
 8011da0:	b992      	cbnz	r2, 8011dc8 <_dtoa_r+0xa00>
 8011da2:	9a07      	ldr	r2, [sp, #28]
 8011da4:	b982      	cbnz	r2, 8011dc8 <_dtoa_r+0xa00>
 8011da6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8011daa:	d029      	beq.n	8011e00 <_dtoa_r+0xa38>
 8011dac:	9b00      	ldr	r3, [sp, #0]
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	dd01      	ble.n	8011db6 <_dtoa_r+0x9ee>
 8011db2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8011db6:	9b05      	ldr	r3, [sp, #20]
 8011db8:	1c5d      	adds	r5, r3, #1
 8011dba:	f883 8000 	strb.w	r8, [r3]
 8011dbe:	e782      	b.n	8011cc6 <_dtoa_r+0x8fe>
 8011dc0:	4630      	mov	r0, r6
 8011dc2:	e7c2      	b.n	8011d4a <_dtoa_r+0x982>
 8011dc4:	2301      	movs	r3, #1
 8011dc6:	e7e3      	b.n	8011d90 <_dtoa_r+0x9c8>
 8011dc8:	9a00      	ldr	r2, [sp, #0]
 8011dca:	2a00      	cmp	r2, #0
 8011dcc:	db04      	blt.n	8011dd8 <_dtoa_r+0xa10>
 8011dce:	d125      	bne.n	8011e1c <_dtoa_r+0xa54>
 8011dd0:	9a06      	ldr	r2, [sp, #24]
 8011dd2:	bb1a      	cbnz	r2, 8011e1c <_dtoa_r+0xa54>
 8011dd4:	9a07      	ldr	r2, [sp, #28]
 8011dd6:	bb0a      	cbnz	r2, 8011e1c <_dtoa_r+0xa54>
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	ddec      	ble.n	8011db6 <_dtoa_r+0x9ee>
 8011ddc:	2201      	movs	r2, #1
 8011dde:	9904      	ldr	r1, [sp, #16]
 8011de0:	4620      	mov	r0, r4
 8011de2:	f001 f805 	bl	8012df0 <__lshift>
 8011de6:	4639      	mov	r1, r7
 8011de8:	9004      	str	r0, [sp, #16]
 8011dea:	f001 f855 	bl	8012e98 <__mcmp>
 8011dee:	2800      	cmp	r0, #0
 8011df0:	dc03      	bgt.n	8011dfa <_dtoa_r+0xa32>
 8011df2:	d1e0      	bne.n	8011db6 <_dtoa_r+0x9ee>
 8011df4:	f018 0f01 	tst.w	r8, #1
 8011df8:	d0dd      	beq.n	8011db6 <_dtoa_r+0x9ee>
 8011dfa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8011dfe:	d1d8      	bne.n	8011db2 <_dtoa_r+0x9ea>
 8011e00:	9b05      	ldr	r3, [sp, #20]
 8011e02:	9a05      	ldr	r2, [sp, #20]
 8011e04:	1c5d      	adds	r5, r3, #1
 8011e06:	2339      	movs	r3, #57	; 0x39
 8011e08:	7013      	strb	r3, [r2, #0]
 8011e0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011e0e:	2b39      	cmp	r3, #57	; 0x39
 8011e10:	f105 32ff 	add.w	r2, r5, #4294967295
 8011e14:	d04f      	beq.n	8011eb6 <_dtoa_r+0xaee>
 8011e16:	3301      	adds	r3, #1
 8011e18:	7013      	strb	r3, [r2, #0]
 8011e1a:	e754      	b.n	8011cc6 <_dtoa_r+0x8fe>
 8011e1c:	9a05      	ldr	r2, [sp, #20]
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	f102 0501 	add.w	r5, r2, #1
 8011e24:	dd06      	ble.n	8011e34 <_dtoa_r+0xa6c>
 8011e26:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8011e2a:	d0e9      	beq.n	8011e00 <_dtoa_r+0xa38>
 8011e2c:	f108 0801 	add.w	r8, r8, #1
 8011e30:	9b05      	ldr	r3, [sp, #20]
 8011e32:	e7c2      	b.n	8011dba <_dtoa_r+0x9f2>
 8011e34:	9a02      	ldr	r2, [sp, #8]
 8011e36:	f805 8c01 	strb.w	r8, [r5, #-1]
 8011e3a:	eba5 030b 	sub.w	r3, r5, fp
 8011e3e:	4293      	cmp	r3, r2
 8011e40:	d021      	beq.n	8011e86 <_dtoa_r+0xabe>
 8011e42:	2300      	movs	r3, #0
 8011e44:	220a      	movs	r2, #10
 8011e46:	9904      	ldr	r1, [sp, #16]
 8011e48:	4620      	mov	r0, r4
 8011e4a:	f000 fe1d 	bl	8012a88 <__multadd>
 8011e4e:	45b1      	cmp	r9, r6
 8011e50:	9004      	str	r0, [sp, #16]
 8011e52:	f04f 0300 	mov.w	r3, #0
 8011e56:	f04f 020a 	mov.w	r2, #10
 8011e5a:	4649      	mov	r1, r9
 8011e5c:	4620      	mov	r0, r4
 8011e5e:	d105      	bne.n	8011e6c <_dtoa_r+0xaa4>
 8011e60:	f000 fe12 	bl	8012a88 <__multadd>
 8011e64:	4681      	mov	r9, r0
 8011e66:	4606      	mov	r6, r0
 8011e68:	9505      	str	r5, [sp, #20]
 8011e6a:	e776      	b.n	8011d5a <_dtoa_r+0x992>
 8011e6c:	f000 fe0c 	bl	8012a88 <__multadd>
 8011e70:	4631      	mov	r1, r6
 8011e72:	4681      	mov	r9, r0
 8011e74:	2300      	movs	r3, #0
 8011e76:	220a      	movs	r2, #10
 8011e78:	4620      	mov	r0, r4
 8011e7a:	f000 fe05 	bl	8012a88 <__multadd>
 8011e7e:	4606      	mov	r6, r0
 8011e80:	e7f2      	b.n	8011e68 <_dtoa_r+0xaa0>
 8011e82:	f04f 0900 	mov.w	r9, #0
 8011e86:	2201      	movs	r2, #1
 8011e88:	9904      	ldr	r1, [sp, #16]
 8011e8a:	4620      	mov	r0, r4
 8011e8c:	f000 ffb0 	bl	8012df0 <__lshift>
 8011e90:	4639      	mov	r1, r7
 8011e92:	9004      	str	r0, [sp, #16]
 8011e94:	f001 f800 	bl	8012e98 <__mcmp>
 8011e98:	2800      	cmp	r0, #0
 8011e9a:	dcb6      	bgt.n	8011e0a <_dtoa_r+0xa42>
 8011e9c:	d102      	bne.n	8011ea4 <_dtoa_r+0xadc>
 8011e9e:	f018 0f01 	tst.w	r8, #1
 8011ea2:	d1b2      	bne.n	8011e0a <_dtoa_r+0xa42>
 8011ea4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011ea8:	2b30      	cmp	r3, #48	; 0x30
 8011eaa:	f105 32ff 	add.w	r2, r5, #4294967295
 8011eae:	f47f af0a 	bne.w	8011cc6 <_dtoa_r+0x8fe>
 8011eb2:	4615      	mov	r5, r2
 8011eb4:	e7f6      	b.n	8011ea4 <_dtoa_r+0xadc>
 8011eb6:	4593      	cmp	fp, r2
 8011eb8:	d105      	bne.n	8011ec6 <_dtoa_r+0xafe>
 8011eba:	2331      	movs	r3, #49	; 0x31
 8011ebc:	f10a 0a01 	add.w	sl, sl, #1
 8011ec0:	f88b 3000 	strb.w	r3, [fp]
 8011ec4:	e6ff      	b.n	8011cc6 <_dtoa_r+0x8fe>
 8011ec6:	4615      	mov	r5, r2
 8011ec8:	e79f      	b.n	8011e0a <_dtoa_r+0xa42>
 8011eca:	f8df b064 	ldr.w	fp, [pc, #100]	; 8011f30 <_dtoa_r+0xb68>
 8011ece:	e007      	b.n	8011ee0 <_dtoa_r+0xb18>
 8011ed0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011ed2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8011f34 <_dtoa_r+0xb6c>
 8011ed6:	b11b      	cbz	r3, 8011ee0 <_dtoa_r+0xb18>
 8011ed8:	f10b 0308 	add.w	r3, fp, #8
 8011edc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011ede:	6013      	str	r3, [r2, #0]
 8011ee0:	4658      	mov	r0, fp
 8011ee2:	b017      	add	sp, #92	; 0x5c
 8011ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ee8:	9b06      	ldr	r3, [sp, #24]
 8011eea:	2b01      	cmp	r3, #1
 8011eec:	f77f ae35 	ble.w	8011b5a <_dtoa_r+0x792>
 8011ef0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011ef2:	9307      	str	r3, [sp, #28]
 8011ef4:	e649      	b.n	8011b8a <_dtoa_r+0x7c2>
 8011ef6:	9b02      	ldr	r3, [sp, #8]
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	dc03      	bgt.n	8011f04 <_dtoa_r+0xb3c>
 8011efc:	9b06      	ldr	r3, [sp, #24]
 8011efe:	2b02      	cmp	r3, #2
 8011f00:	f73f aecc 	bgt.w	8011c9c <_dtoa_r+0x8d4>
 8011f04:	465d      	mov	r5, fp
 8011f06:	4639      	mov	r1, r7
 8011f08:	9804      	ldr	r0, [sp, #16]
 8011f0a:	f7ff f9d1 	bl	80112b0 <quorem>
 8011f0e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8011f12:	f805 8b01 	strb.w	r8, [r5], #1
 8011f16:	9a02      	ldr	r2, [sp, #8]
 8011f18:	eba5 030b 	sub.w	r3, r5, fp
 8011f1c:	429a      	cmp	r2, r3
 8011f1e:	ddb0      	ble.n	8011e82 <_dtoa_r+0xaba>
 8011f20:	2300      	movs	r3, #0
 8011f22:	220a      	movs	r2, #10
 8011f24:	9904      	ldr	r1, [sp, #16]
 8011f26:	4620      	mov	r0, r4
 8011f28:	f000 fdae 	bl	8012a88 <__multadd>
 8011f2c:	9004      	str	r0, [sp, #16]
 8011f2e:	e7ea      	b.n	8011f06 <_dtoa_r+0xb3e>
 8011f30:	0801498b 	.word	0x0801498b
 8011f34:	080147e8 	.word	0x080147e8

08011f38 <__sflush_r>:
 8011f38:	898a      	ldrh	r2, [r1, #12]
 8011f3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f3e:	4605      	mov	r5, r0
 8011f40:	0710      	lsls	r0, r2, #28
 8011f42:	460c      	mov	r4, r1
 8011f44:	d458      	bmi.n	8011ff8 <__sflush_r+0xc0>
 8011f46:	684b      	ldr	r3, [r1, #4]
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	dc05      	bgt.n	8011f58 <__sflush_r+0x20>
 8011f4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	dc02      	bgt.n	8011f58 <__sflush_r+0x20>
 8011f52:	2000      	movs	r0, #0
 8011f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011f5a:	2e00      	cmp	r6, #0
 8011f5c:	d0f9      	beq.n	8011f52 <__sflush_r+0x1a>
 8011f5e:	2300      	movs	r3, #0
 8011f60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011f64:	682f      	ldr	r7, [r5, #0]
 8011f66:	6a21      	ldr	r1, [r4, #32]
 8011f68:	602b      	str	r3, [r5, #0]
 8011f6a:	d032      	beq.n	8011fd2 <__sflush_r+0x9a>
 8011f6c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011f6e:	89a3      	ldrh	r3, [r4, #12]
 8011f70:	075a      	lsls	r2, r3, #29
 8011f72:	d505      	bpl.n	8011f80 <__sflush_r+0x48>
 8011f74:	6863      	ldr	r3, [r4, #4]
 8011f76:	1ac0      	subs	r0, r0, r3
 8011f78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011f7a:	b10b      	cbz	r3, 8011f80 <__sflush_r+0x48>
 8011f7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011f7e:	1ac0      	subs	r0, r0, r3
 8011f80:	2300      	movs	r3, #0
 8011f82:	4602      	mov	r2, r0
 8011f84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011f86:	6a21      	ldr	r1, [r4, #32]
 8011f88:	4628      	mov	r0, r5
 8011f8a:	47b0      	blx	r6
 8011f8c:	1c43      	adds	r3, r0, #1
 8011f8e:	89a3      	ldrh	r3, [r4, #12]
 8011f90:	d106      	bne.n	8011fa0 <__sflush_r+0x68>
 8011f92:	6829      	ldr	r1, [r5, #0]
 8011f94:	291d      	cmp	r1, #29
 8011f96:	d848      	bhi.n	801202a <__sflush_r+0xf2>
 8011f98:	4a29      	ldr	r2, [pc, #164]	; (8012040 <__sflush_r+0x108>)
 8011f9a:	40ca      	lsrs	r2, r1
 8011f9c:	07d6      	lsls	r6, r2, #31
 8011f9e:	d544      	bpl.n	801202a <__sflush_r+0xf2>
 8011fa0:	2200      	movs	r2, #0
 8011fa2:	6062      	str	r2, [r4, #4]
 8011fa4:	04d9      	lsls	r1, r3, #19
 8011fa6:	6922      	ldr	r2, [r4, #16]
 8011fa8:	6022      	str	r2, [r4, #0]
 8011faa:	d504      	bpl.n	8011fb6 <__sflush_r+0x7e>
 8011fac:	1c42      	adds	r2, r0, #1
 8011fae:	d101      	bne.n	8011fb4 <__sflush_r+0x7c>
 8011fb0:	682b      	ldr	r3, [r5, #0]
 8011fb2:	b903      	cbnz	r3, 8011fb6 <__sflush_r+0x7e>
 8011fb4:	6560      	str	r0, [r4, #84]	; 0x54
 8011fb6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011fb8:	602f      	str	r7, [r5, #0]
 8011fba:	2900      	cmp	r1, #0
 8011fbc:	d0c9      	beq.n	8011f52 <__sflush_r+0x1a>
 8011fbe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011fc2:	4299      	cmp	r1, r3
 8011fc4:	d002      	beq.n	8011fcc <__sflush_r+0x94>
 8011fc6:	4628      	mov	r0, r5
 8011fc8:	f001 f920 	bl	801320c <_free_r>
 8011fcc:	2000      	movs	r0, #0
 8011fce:	6360      	str	r0, [r4, #52]	; 0x34
 8011fd0:	e7c0      	b.n	8011f54 <__sflush_r+0x1c>
 8011fd2:	2301      	movs	r3, #1
 8011fd4:	4628      	mov	r0, r5
 8011fd6:	47b0      	blx	r6
 8011fd8:	1c41      	adds	r1, r0, #1
 8011fda:	d1c8      	bne.n	8011f6e <__sflush_r+0x36>
 8011fdc:	682b      	ldr	r3, [r5, #0]
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d0c5      	beq.n	8011f6e <__sflush_r+0x36>
 8011fe2:	2b1d      	cmp	r3, #29
 8011fe4:	d001      	beq.n	8011fea <__sflush_r+0xb2>
 8011fe6:	2b16      	cmp	r3, #22
 8011fe8:	d101      	bne.n	8011fee <__sflush_r+0xb6>
 8011fea:	602f      	str	r7, [r5, #0]
 8011fec:	e7b1      	b.n	8011f52 <__sflush_r+0x1a>
 8011fee:	89a3      	ldrh	r3, [r4, #12]
 8011ff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011ff4:	81a3      	strh	r3, [r4, #12]
 8011ff6:	e7ad      	b.n	8011f54 <__sflush_r+0x1c>
 8011ff8:	690f      	ldr	r7, [r1, #16]
 8011ffa:	2f00      	cmp	r7, #0
 8011ffc:	d0a9      	beq.n	8011f52 <__sflush_r+0x1a>
 8011ffe:	0793      	lsls	r3, r2, #30
 8012000:	680e      	ldr	r6, [r1, #0]
 8012002:	bf08      	it	eq
 8012004:	694b      	ldreq	r3, [r1, #20]
 8012006:	600f      	str	r7, [r1, #0]
 8012008:	bf18      	it	ne
 801200a:	2300      	movne	r3, #0
 801200c:	eba6 0807 	sub.w	r8, r6, r7
 8012010:	608b      	str	r3, [r1, #8]
 8012012:	f1b8 0f00 	cmp.w	r8, #0
 8012016:	dd9c      	ble.n	8011f52 <__sflush_r+0x1a>
 8012018:	4643      	mov	r3, r8
 801201a:	463a      	mov	r2, r7
 801201c:	6a21      	ldr	r1, [r4, #32]
 801201e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012020:	4628      	mov	r0, r5
 8012022:	47b0      	blx	r6
 8012024:	2800      	cmp	r0, #0
 8012026:	dc06      	bgt.n	8012036 <__sflush_r+0xfe>
 8012028:	89a3      	ldrh	r3, [r4, #12]
 801202a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801202e:	81a3      	strh	r3, [r4, #12]
 8012030:	f04f 30ff 	mov.w	r0, #4294967295
 8012034:	e78e      	b.n	8011f54 <__sflush_r+0x1c>
 8012036:	4407      	add	r7, r0
 8012038:	eba8 0800 	sub.w	r8, r8, r0
 801203c:	e7e9      	b.n	8012012 <__sflush_r+0xda>
 801203e:	bf00      	nop
 8012040:	20400001 	.word	0x20400001

08012044 <_fflush_r>:
 8012044:	b538      	push	{r3, r4, r5, lr}
 8012046:	690b      	ldr	r3, [r1, #16]
 8012048:	4605      	mov	r5, r0
 801204a:	460c      	mov	r4, r1
 801204c:	b1db      	cbz	r3, 8012086 <_fflush_r+0x42>
 801204e:	b118      	cbz	r0, 8012058 <_fflush_r+0x14>
 8012050:	6983      	ldr	r3, [r0, #24]
 8012052:	b90b      	cbnz	r3, 8012058 <_fflush_r+0x14>
 8012054:	f000 f860 	bl	8012118 <__sinit>
 8012058:	4b0c      	ldr	r3, [pc, #48]	; (801208c <_fflush_r+0x48>)
 801205a:	429c      	cmp	r4, r3
 801205c:	d109      	bne.n	8012072 <_fflush_r+0x2e>
 801205e:	686c      	ldr	r4, [r5, #4]
 8012060:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012064:	b17b      	cbz	r3, 8012086 <_fflush_r+0x42>
 8012066:	4621      	mov	r1, r4
 8012068:	4628      	mov	r0, r5
 801206a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801206e:	f7ff bf63 	b.w	8011f38 <__sflush_r>
 8012072:	4b07      	ldr	r3, [pc, #28]	; (8012090 <_fflush_r+0x4c>)
 8012074:	429c      	cmp	r4, r3
 8012076:	d101      	bne.n	801207c <_fflush_r+0x38>
 8012078:	68ac      	ldr	r4, [r5, #8]
 801207a:	e7f1      	b.n	8012060 <_fflush_r+0x1c>
 801207c:	4b05      	ldr	r3, [pc, #20]	; (8012094 <_fflush_r+0x50>)
 801207e:	429c      	cmp	r4, r3
 8012080:	bf08      	it	eq
 8012082:	68ec      	ldreq	r4, [r5, #12]
 8012084:	e7ec      	b.n	8012060 <_fflush_r+0x1c>
 8012086:	2000      	movs	r0, #0
 8012088:	bd38      	pop	{r3, r4, r5, pc}
 801208a:	bf00      	nop
 801208c:	08014818 	.word	0x08014818
 8012090:	08014838 	.word	0x08014838
 8012094:	080147f8 	.word	0x080147f8

08012098 <std>:
 8012098:	2300      	movs	r3, #0
 801209a:	b510      	push	{r4, lr}
 801209c:	4604      	mov	r4, r0
 801209e:	e9c0 3300 	strd	r3, r3, [r0]
 80120a2:	6083      	str	r3, [r0, #8]
 80120a4:	8181      	strh	r1, [r0, #12]
 80120a6:	6643      	str	r3, [r0, #100]	; 0x64
 80120a8:	81c2      	strh	r2, [r0, #14]
 80120aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80120ae:	6183      	str	r3, [r0, #24]
 80120b0:	4619      	mov	r1, r3
 80120b2:	2208      	movs	r2, #8
 80120b4:	305c      	adds	r0, #92	; 0x5c
 80120b6:	f7fd f9b7 	bl	800f428 <memset>
 80120ba:	4b05      	ldr	r3, [pc, #20]	; (80120d0 <std+0x38>)
 80120bc:	6263      	str	r3, [r4, #36]	; 0x24
 80120be:	4b05      	ldr	r3, [pc, #20]	; (80120d4 <std+0x3c>)
 80120c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80120c2:	4b05      	ldr	r3, [pc, #20]	; (80120d8 <std+0x40>)
 80120c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80120c6:	4b05      	ldr	r3, [pc, #20]	; (80120dc <std+0x44>)
 80120c8:	6224      	str	r4, [r4, #32]
 80120ca:	6323      	str	r3, [r4, #48]	; 0x30
 80120cc:	bd10      	pop	{r4, pc}
 80120ce:	bf00      	nop
 80120d0:	080102b5 	.word	0x080102b5
 80120d4:	080102db 	.word	0x080102db
 80120d8:	08010313 	.word	0x08010313
 80120dc:	08010337 	.word	0x08010337

080120e0 <_cleanup_r>:
 80120e0:	4901      	ldr	r1, [pc, #4]	; (80120e8 <_cleanup_r+0x8>)
 80120e2:	f000 b885 	b.w	80121f0 <_fwalk_reent>
 80120e6:	bf00      	nop
 80120e8:	08012045 	.word	0x08012045

080120ec <__sfmoreglue>:
 80120ec:	b570      	push	{r4, r5, r6, lr}
 80120ee:	1e4a      	subs	r2, r1, #1
 80120f0:	2568      	movs	r5, #104	; 0x68
 80120f2:	4355      	muls	r5, r2
 80120f4:	460e      	mov	r6, r1
 80120f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80120fa:	f001 f8d5 	bl	80132a8 <_malloc_r>
 80120fe:	4604      	mov	r4, r0
 8012100:	b140      	cbz	r0, 8012114 <__sfmoreglue+0x28>
 8012102:	2100      	movs	r1, #0
 8012104:	e9c0 1600 	strd	r1, r6, [r0]
 8012108:	300c      	adds	r0, #12
 801210a:	60a0      	str	r0, [r4, #8]
 801210c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012110:	f7fd f98a 	bl	800f428 <memset>
 8012114:	4620      	mov	r0, r4
 8012116:	bd70      	pop	{r4, r5, r6, pc}

08012118 <__sinit>:
 8012118:	6983      	ldr	r3, [r0, #24]
 801211a:	b510      	push	{r4, lr}
 801211c:	4604      	mov	r4, r0
 801211e:	bb33      	cbnz	r3, 801216e <__sinit+0x56>
 8012120:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8012124:	6503      	str	r3, [r0, #80]	; 0x50
 8012126:	4b12      	ldr	r3, [pc, #72]	; (8012170 <__sinit+0x58>)
 8012128:	4a12      	ldr	r2, [pc, #72]	; (8012174 <__sinit+0x5c>)
 801212a:	681b      	ldr	r3, [r3, #0]
 801212c:	6282      	str	r2, [r0, #40]	; 0x28
 801212e:	4298      	cmp	r0, r3
 8012130:	bf04      	itt	eq
 8012132:	2301      	moveq	r3, #1
 8012134:	6183      	streq	r3, [r0, #24]
 8012136:	f000 f81f 	bl	8012178 <__sfp>
 801213a:	6060      	str	r0, [r4, #4]
 801213c:	4620      	mov	r0, r4
 801213e:	f000 f81b 	bl	8012178 <__sfp>
 8012142:	60a0      	str	r0, [r4, #8]
 8012144:	4620      	mov	r0, r4
 8012146:	f000 f817 	bl	8012178 <__sfp>
 801214a:	2200      	movs	r2, #0
 801214c:	60e0      	str	r0, [r4, #12]
 801214e:	2104      	movs	r1, #4
 8012150:	6860      	ldr	r0, [r4, #4]
 8012152:	f7ff ffa1 	bl	8012098 <std>
 8012156:	2201      	movs	r2, #1
 8012158:	2109      	movs	r1, #9
 801215a:	68a0      	ldr	r0, [r4, #8]
 801215c:	f7ff ff9c 	bl	8012098 <std>
 8012160:	2202      	movs	r2, #2
 8012162:	2112      	movs	r1, #18
 8012164:	68e0      	ldr	r0, [r4, #12]
 8012166:	f7ff ff97 	bl	8012098 <std>
 801216a:	2301      	movs	r3, #1
 801216c:	61a3      	str	r3, [r4, #24]
 801216e:	bd10      	pop	{r4, pc}
 8012170:	08014758 	.word	0x08014758
 8012174:	080120e1 	.word	0x080120e1

08012178 <__sfp>:
 8012178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801217a:	4b1b      	ldr	r3, [pc, #108]	; (80121e8 <__sfp+0x70>)
 801217c:	681e      	ldr	r6, [r3, #0]
 801217e:	69b3      	ldr	r3, [r6, #24]
 8012180:	4607      	mov	r7, r0
 8012182:	b913      	cbnz	r3, 801218a <__sfp+0x12>
 8012184:	4630      	mov	r0, r6
 8012186:	f7ff ffc7 	bl	8012118 <__sinit>
 801218a:	3648      	adds	r6, #72	; 0x48
 801218c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012190:	3b01      	subs	r3, #1
 8012192:	d503      	bpl.n	801219c <__sfp+0x24>
 8012194:	6833      	ldr	r3, [r6, #0]
 8012196:	b133      	cbz	r3, 80121a6 <__sfp+0x2e>
 8012198:	6836      	ldr	r6, [r6, #0]
 801219a:	e7f7      	b.n	801218c <__sfp+0x14>
 801219c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80121a0:	b16d      	cbz	r5, 80121be <__sfp+0x46>
 80121a2:	3468      	adds	r4, #104	; 0x68
 80121a4:	e7f4      	b.n	8012190 <__sfp+0x18>
 80121a6:	2104      	movs	r1, #4
 80121a8:	4638      	mov	r0, r7
 80121aa:	f7ff ff9f 	bl	80120ec <__sfmoreglue>
 80121ae:	6030      	str	r0, [r6, #0]
 80121b0:	2800      	cmp	r0, #0
 80121b2:	d1f1      	bne.n	8012198 <__sfp+0x20>
 80121b4:	230c      	movs	r3, #12
 80121b6:	603b      	str	r3, [r7, #0]
 80121b8:	4604      	mov	r4, r0
 80121ba:	4620      	mov	r0, r4
 80121bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121be:	4b0b      	ldr	r3, [pc, #44]	; (80121ec <__sfp+0x74>)
 80121c0:	6665      	str	r5, [r4, #100]	; 0x64
 80121c2:	e9c4 5500 	strd	r5, r5, [r4]
 80121c6:	60a5      	str	r5, [r4, #8]
 80121c8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80121cc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80121d0:	2208      	movs	r2, #8
 80121d2:	4629      	mov	r1, r5
 80121d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80121d8:	f7fd f926 	bl	800f428 <memset>
 80121dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80121e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80121e4:	e7e9      	b.n	80121ba <__sfp+0x42>
 80121e6:	bf00      	nop
 80121e8:	08014758 	.word	0x08014758
 80121ec:	ffff0001 	.word	0xffff0001

080121f0 <_fwalk_reent>:
 80121f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80121f4:	4680      	mov	r8, r0
 80121f6:	4689      	mov	r9, r1
 80121f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80121fc:	2600      	movs	r6, #0
 80121fe:	b914      	cbnz	r4, 8012206 <_fwalk_reent+0x16>
 8012200:	4630      	mov	r0, r6
 8012202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012206:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801220a:	3f01      	subs	r7, #1
 801220c:	d501      	bpl.n	8012212 <_fwalk_reent+0x22>
 801220e:	6824      	ldr	r4, [r4, #0]
 8012210:	e7f5      	b.n	80121fe <_fwalk_reent+0xe>
 8012212:	89ab      	ldrh	r3, [r5, #12]
 8012214:	2b01      	cmp	r3, #1
 8012216:	d907      	bls.n	8012228 <_fwalk_reent+0x38>
 8012218:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801221c:	3301      	adds	r3, #1
 801221e:	d003      	beq.n	8012228 <_fwalk_reent+0x38>
 8012220:	4629      	mov	r1, r5
 8012222:	4640      	mov	r0, r8
 8012224:	47c8      	blx	r9
 8012226:	4306      	orrs	r6, r0
 8012228:	3568      	adds	r5, #104	; 0x68
 801222a:	e7ee      	b.n	801220a <_fwalk_reent+0x1a>

0801222c <rshift>:
 801222c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801222e:	6906      	ldr	r6, [r0, #16]
 8012230:	114b      	asrs	r3, r1, #5
 8012232:	429e      	cmp	r6, r3
 8012234:	f100 0414 	add.w	r4, r0, #20
 8012238:	dd30      	ble.n	801229c <rshift+0x70>
 801223a:	f011 011f 	ands.w	r1, r1, #31
 801223e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8012242:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8012246:	d108      	bne.n	801225a <rshift+0x2e>
 8012248:	4621      	mov	r1, r4
 801224a:	42b2      	cmp	r2, r6
 801224c:	460b      	mov	r3, r1
 801224e:	d211      	bcs.n	8012274 <rshift+0x48>
 8012250:	f852 3b04 	ldr.w	r3, [r2], #4
 8012254:	f841 3b04 	str.w	r3, [r1], #4
 8012258:	e7f7      	b.n	801224a <rshift+0x1e>
 801225a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 801225e:	f1c1 0c20 	rsb	ip, r1, #32
 8012262:	40cd      	lsrs	r5, r1
 8012264:	3204      	adds	r2, #4
 8012266:	4623      	mov	r3, r4
 8012268:	42b2      	cmp	r2, r6
 801226a:	4617      	mov	r7, r2
 801226c:	d30c      	bcc.n	8012288 <rshift+0x5c>
 801226e:	601d      	str	r5, [r3, #0]
 8012270:	b105      	cbz	r5, 8012274 <rshift+0x48>
 8012272:	3304      	adds	r3, #4
 8012274:	1b1a      	subs	r2, r3, r4
 8012276:	42a3      	cmp	r3, r4
 8012278:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801227c:	bf08      	it	eq
 801227e:	2300      	moveq	r3, #0
 8012280:	6102      	str	r2, [r0, #16]
 8012282:	bf08      	it	eq
 8012284:	6143      	streq	r3, [r0, #20]
 8012286:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012288:	683f      	ldr	r7, [r7, #0]
 801228a:	fa07 f70c 	lsl.w	r7, r7, ip
 801228e:	433d      	orrs	r5, r7
 8012290:	f843 5b04 	str.w	r5, [r3], #4
 8012294:	f852 5b04 	ldr.w	r5, [r2], #4
 8012298:	40cd      	lsrs	r5, r1
 801229a:	e7e5      	b.n	8012268 <rshift+0x3c>
 801229c:	4623      	mov	r3, r4
 801229e:	e7e9      	b.n	8012274 <rshift+0x48>

080122a0 <__hexdig_fun>:
 80122a0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80122a4:	2b09      	cmp	r3, #9
 80122a6:	d802      	bhi.n	80122ae <__hexdig_fun+0xe>
 80122a8:	3820      	subs	r0, #32
 80122aa:	b2c0      	uxtb	r0, r0
 80122ac:	4770      	bx	lr
 80122ae:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80122b2:	2b05      	cmp	r3, #5
 80122b4:	d801      	bhi.n	80122ba <__hexdig_fun+0x1a>
 80122b6:	3847      	subs	r0, #71	; 0x47
 80122b8:	e7f7      	b.n	80122aa <__hexdig_fun+0xa>
 80122ba:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80122be:	2b05      	cmp	r3, #5
 80122c0:	d801      	bhi.n	80122c6 <__hexdig_fun+0x26>
 80122c2:	3827      	subs	r0, #39	; 0x27
 80122c4:	e7f1      	b.n	80122aa <__hexdig_fun+0xa>
 80122c6:	2000      	movs	r0, #0
 80122c8:	4770      	bx	lr

080122ca <__gethex>:
 80122ca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122ce:	b08b      	sub	sp, #44	; 0x2c
 80122d0:	468a      	mov	sl, r1
 80122d2:	9002      	str	r0, [sp, #8]
 80122d4:	9816      	ldr	r0, [sp, #88]	; 0x58
 80122d6:	9306      	str	r3, [sp, #24]
 80122d8:	4690      	mov	r8, r2
 80122da:	f000 fadf 	bl	801289c <__localeconv_l>
 80122de:	6803      	ldr	r3, [r0, #0]
 80122e0:	9303      	str	r3, [sp, #12]
 80122e2:	4618      	mov	r0, r3
 80122e4:	f7ed ff8c 	bl	8000200 <strlen>
 80122e8:	9b03      	ldr	r3, [sp, #12]
 80122ea:	9001      	str	r0, [sp, #4]
 80122ec:	4403      	add	r3, r0
 80122ee:	f04f 0b00 	mov.w	fp, #0
 80122f2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80122f6:	9307      	str	r3, [sp, #28]
 80122f8:	f8da 3000 	ldr.w	r3, [sl]
 80122fc:	3302      	adds	r3, #2
 80122fe:	461f      	mov	r7, r3
 8012300:	f813 0b01 	ldrb.w	r0, [r3], #1
 8012304:	2830      	cmp	r0, #48	; 0x30
 8012306:	d06c      	beq.n	80123e2 <__gethex+0x118>
 8012308:	f7ff ffca 	bl	80122a0 <__hexdig_fun>
 801230c:	4604      	mov	r4, r0
 801230e:	2800      	cmp	r0, #0
 8012310:	d16a      	bne.n	80123e8 <__gethex+0x11e>
 8012312:	9a01      	ldr	r2, [sp, #4]
 8012314:	9903      	ldr	r1, [sp, #12]
 8012316:	4638      	mov	r0, r7
 8012318:	f001 fe08 	bl	8013f2c <strncmp>
 801231c:	2800      	cmp	r0, #0
 801231e:	d166      	bne.n	80123ee <__gethex+0x124>
 8012320:	9b01      	ldr	r3, [sp, #4]
 8012322:	5cf8      	ldrb	r0, [r7, r3]
 8012324:	18fe      	adds	r6, r7, r3
 8012326:	f7ff ffbb 	bl	80122a0 <__hexdig_fun>
 801232a:	2800      	cmp	r0, #0
 801232c:	d062      	beq.n	80123f4 <__gethex+0x12a>
 801232e:	4633      	mov	r3, r6
 8012330:	7818      	ldrb	r0, [r3, #0]
 8012332:	2830      	cmp	r0, #48	; 0x30
 8012334:	461f      	mov	r7, r3
 8012336:	f103 0301 	add.w	r3, r3, #1
 801233a:	d0f9      	beq.n	8012330 <__gethex+0x66>
 801233c:	f7ff ffb0 	bl	80122a0 <__hexdig_fun>
 8012340:	fab0 f580 	clz	r5, r0
 8012344:	096d      	lsrs	r5, r5, #5
 8012346:	4634      	mov	r4, r6
 8012348:	f04f 0b01 	mov.w	fp, #1
 801234c:	463a      	mov	r2, r7
 801234e:	4616      	mov	r6, r2
 8012350:	3201      	adds	r2, #1
 8012352:	7830      	ldrb	r0, [r6, #0]
 8012354:	f7ff ffa4 	bl	80122a0 <__hexdig_fun>
 8012358:	2800      	cmp	r0, #0
 801235a:	d1f8      	bne.n	801234e <__gethex+0x84>
 801235c:	9a01      	ldr	r2, [sp, #4]
 801235e:	9903      	ldr	r1, [sp, #12]
 8012360:	4630      	mov	r0, r6
 8012362:	f001 fde3 	bl	8013f2c <strncmp>
 8012366:	b950      	cbnz	r0, 801237e <__gethex+0xb4>
 8012368:	b954      	cbnz	r4, 8012380 <__gethex+0xb6>
 801236a:	9b01      	ldr	r3, [sp, #4]
 801236c:	18f4      	adds	r4, r6, r3
 801236e:	4622      	mov	r2, r4
 8012370:	4616      	mov	r6, r2
 8012372:	3201      	adds	r2, #1
 8012374:	7830      	ldrb	r0, [r6, #0]
 8012376:	f7ff ff93 	bl	80122a0 <__hexdig_fun>
 801237a:	2800      	cmp	r0, #0
 801237c:	d1f8      	bne.n	8012370 <__gethex+0xa6>
 801237e:	b10c      	cbz	r4, 8012384 <__gethex+0xba>
 8012380:	1ba4      	subs	r4, r4, r6
 8012382:	00a4      	lsls	r4, r4, #2
 8012384:	7833      	ldrb	r3, [r6, #0]
 8012386:	2b50      	cmp	r3, #80	; 0x50
 8012388:	d001      	beq.n	801238e <__gethex+0xc4>
 801238a:	2b70      	cmp	r3, #112	; 0x70
 801238c:	d140      	bne.n	8012410 <__gethex+0x146>
 801238e:	7873      	ldrb	r3, [r6, #1]
 8012390:	2b2b      	cmp	r3, #43	; 0x2b
 8012392:	d031      	beq.n	80123f8 <__gethex+0x12e>
 8012394:	2b2d      	cmp	r3, #45	; 0x2d
 8012396:	d033      	beq.n	8012400 <__gethex+0x136>
 8012398:	1c71      	adds	r1, r6, #1
 801239a:	f04f 0900 	mov.w	r9, #0
 801239e:	7808      	ldrb	r0, [r1, #0]
 80123a0:	f7ff ff7e 	bl	80122a0 <__hexdig_fun>
 80123a4:	1e43      	subs	r3, r0, #1
 80123a6:	b2db      	uxtb	r3, r3
 80123a8:	2b18      	cmp	r3, #24
 80123aa:	d831      	bhi.n	8012410 <__gethex+0x146>
 80123ac:	f1a0 0210 	sub.w	r2, r0, #16
 80123b0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80123b4:	f7ff ff74 	bl	80122a0 <__hexdig_fun>
 80123b8:	1e43      	subs	r3, r0, #1
 80123ba:	b2db      	uxtb	r3, r3
 80123bc:	2b18      	cmp	r3, #24
 80123be:	d922      	bls.n	8012406 <__gethex+0x13c>
 80123c0:	f1b9 0f00 	cmp.w	r9, #0
 80123c4:	d000      	beq.n	80123c8 <__gethex+0xfe>
 80123c6:	4252      	negs	r2, r2
 80123c8:	4414      	add	r4, r2
 80123ca:	f8ca 1000 	str.w	r1, [sl]
 80123ce:	b30d      	cbz	r5, 8012414 <__gethex+0x14a>
 80123d0:	f1bb 0f00 	cmp.w	fp, #0
 80123d4:	bf0c      	ite	eq
 80123d6:	2706      	moveq	r7, #6
 80123d8:	2700      	movne	r7, #0
 80123da:	4638      	mov	r0, r7
 80123dc:	b00b      	add	sp, #44	; 0x2c
 80123de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123e2:	f10b 0b01 	add.w	fp, fp, #1
 80123e6:	e78a      	b.n	80122fe <__gethex+0x34>
 80123e8:	2500      	movs	r5, #0
 80123ea:	462c      	mov	r4, r5
 80123ec:	e7ae      	b.n	801234c <__gethex+0x82>
 80123ee:	463e      	mov	r6, r7
 80123f0:	2501      	movs	r5, #1
 80123f2:	e7c7      	b.n	8012384 <__gethex+0xba>
 80123f4:	4604      	mov	r4, r0
 80123f6:	e7fb      	b.n	80123f0 <__gethex+0x126>
 80123f8:	f04f 0900 	mov.w	r9, #0
 80123fc:	1cb1      	adds	r1, r6, #2
 80123fe:	e7ce      	b.n	801239e <__gethex+0xd4>
 8012400:	f04f 0901 	mov.w	r9, #1
 8012404:	e7fa      	b.n	80123fc <__gethex+0x132>
 8012406:	230a      	movs	r3, #10
 8012408:	fb03 0202 	mla	r2, r3, r2, r0
 801240c:	3a10      	subs	r2, #16
 801240e:	e7cf      	b.n	80123b0 <__gethex+0xe6>
 8012410:	4631      	mov	r1, r6
 8012412:	e7da      	b.n	80123ca <__gethex+0x100>
 8012414:	1bf3      	subs	r3, r6, r7
 8012416:	3b01      	subs	r3, #1
 8012418:	4629      	mov	r1, r5
 801241a:	2b07      	cmp	r3, #7
 801241c:	dc49      	bgt.n	80124b2 <__gethex+0x1e8>
 801241e:	9802      	ldr	r0, [sp, #8]
 8012420:	f000 fae7 	bl	80129f2 <_Balloc>
 8012424:	9b01      	ldr	r3, [sp, #4]
 8012426:	f100 0914 	add.w	r9, r0, #20
 801242a:	f04f 0b00 	mov.w	fp, #0
 801242e:	f1c3 0301 	rsb	r3, r3, #1
 8012432:	4605      	mov	r5, r0
 8012434:	f8cd 9010 	str.w	r9, [sp, #16]
 8012438:	46da      	mov	sl, fp
 801243a:	9308      	str	r3, [sp, #32]
 801243c:	42b7      	cmp	r7, r6
 801243e:	d33b      	bcc.n	80124b8 <__gethex+0x1ee>
 8012440:	9804      	ldr	r0, [sp, #16]
 8012442:	f840 ab04 	str.w	sl, [r0], #4
 8012446:	eba0 0009 	sub.w	r0, r0, r9
 801244a:	1080      	asrs	r0, r0, #2
 801244c:	6128      	str	r0, [r5, #16]
 801244e:	0147      	lsls	r7, r0, #5
 8012450:	4650      	mov	r0, sl
 8012452:	f000 fb92 	bl	8012b7a <__hi0bits>
 8012456:	f8d8 6000 	ldr.w	r6, [r8]
 801245a:	1a3f      	subs	r7, r7, r0
 801245c:	42b7      	cmp	r7, r6
 801245e:	dd64      	ble.n	801252a <__gethex+0x260>
 8012460:	1bbf      	subs	r7, r7, r6
 8012462:	4639      	mov	r1, r7
 8012464:	4628      	mov	r0, r5
 8012466:	f000 fea1 	bl	80131ac <__any_on>
 801246a:	4682      	mov	sl, r0
 801246c:	b178      	cbz	r0, 801248e <__gethex+0x1c4>
 801246e:	1e7b      	subs	r3, r7, #1
 8012470:	1159      	asrs	r1, r3, #5
 8012472:	f003 021f 	and.w	r2, r3, #31
 8012476:	f04f 0a01 	mov.w	sl, #1
 801247a:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801247e:	fa0a f202 	lsl.w	r2, sl, r2
 8012482:	420a      	tst	r2, r1
 8012484:	d003      	beq.n	801248e <__gethex+0x1c4>
 8012486:	4553      	cmp	r3, sl
 8012488:	dc46      	bgt.n	8012518 <__gethex+0x24e>
 801248a:	f04f 0a02 	mov.w	sl, #2
 801248e:	4639      	mov	r1, r7
 8012490:	4628      	mov	r0, r5
 8012492:	f7ff fecb 	bl	801222c <rshift>
 8012496:	443c      	add	r4, r7
 8012498:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801249c:	42a3      	cmp	r3, r4
 801249e:	da52      	bge.n	8012546 <__gethex+0x27c>
 80124a0:	4629      	mov	r1, r5
 80124a2:	9802      	ldr	r0, [sp, #8]
 80124a4:	f000 fad9 	bl	8012a5a <_Bfree>
 80124a8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80124aa:	2300      	movs	r3, #0
 80124ac:	6013      	str	r3, [r2, #0]
 80124ae:	27a3      	movs	r7, #163	; 0xa3
 80124b0:	e793      	b.n	80123da <__gethex+0x110>
 80124b2:	3101      	adds	r1, #1
 80124b4:	105b      	asrs	r3, r3, #1
 80124b6:	e7b0      	b.n	801241a <__gethex+0x150>
 80124b8:	1e73      	subs	r3, r6, #1
 80124ba:	9305      	str	r3, [sp, #20]
 80124bc:	9a07      	ldr	r2, [sp, #28]
 80124be:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80124c2:	4293      	cmp	r3, r2
 80124c4:	d018      	beq.n	80124f8 <__gethex+0x22e>
 80124c6:	f1bb 0f20 	cmp.w	fp, #32
 80124ca:	d107      	bne.n	80124dc <__gethex+0x212>
 80124cc:	9b04      	ldr	r3, [sp, #16]
 80124ce:	f8c3 a000 	str.w	sl, [r3]
 80124d2:	3304      	adds	r3, #4
 80124d4:	f04f 0a00 	mov.w	sl, #0
 80124d8:	9304      	str	r3, [sp, #16]
 80124da:	46d3      	mov	fp, sl
 80124dc:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80124e0:	f7ff fede 	bl	80122a0 <__hexdig_fun>
 80124e4:	f000 000f 	and.w	r0, r0, #15
 80124e8:	fa00 f00b 	lsl.w	r0, r0, fp
 80124ec:	ea4a 0a00 	orr.w	sl, sl, r0
 80124f0:	f10b 0b04 	add.w	fp, fp, #4
 80124f4:	9b05      	ldr	r3, [sp, #20]
 80124f6:	e00d      	b.n	8012514 <__gethex+0x24a>
 80124f8:	9b05      	ldr	r3, [sp, #20]
 80124fa:	9a08      	ldr	r2, [sp, #32]
 80124fc:	4413      	add	r3, r2
 80124fe:	42bb      	cmp	r3, r7
 8012500:	d3e1      	bcc.n	80124c6 <__gethex+0x1fc>
 8012502:	4618      	mov	r0, r3
 8012504:	9a01      	ldr	r2, [sp, #4]
 8012506:	9903      	ldr	r1, [sp, #12]
 8012508:	9309      	str	r3, [sp, #36]	; 0x24
 801250a:	f001 fd0f 	bl	8013f2c <strncmp>
 801250e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012510:	2800      	cmp	r0, #0
 8012512:	d1d8      	bne.n	80124c6 <__gethex+0x1fc>
 8012514:	461e      	mov	r6, r3
 8012516:	e791      	b.n	801243c <__gethex+0x172>
 8012518:	1eb9      	subs	r1, r7, #2
 801251a:	4628      	mov	r0, r5
 801251c:	f000 fe46 	bl	80131ac <__any_on>
 8012520:	2800      	cmp	r0, #0
 8012522:	d0b2      	beq.n	801248a <__gethex+0x1c0>
 8012524:	f04f 0a03 	mov.w	sl, #3
 8012528:	e7b1      	b.n	801248e <__gethex+0x1c4>
 801252a:	da09      	bge.n	8012540 <__gethex+0x276>
 801252c:	1bf7      	subs	r7, r6, r7
 801252e:	4629      	mov	r1, r5
 8012530:	463a      	mov	r2, r7
 8012532:	9802      	ldr	r0, [sp, #8]
 8012534:	f000 fc5c 	bl	8012df0 <__lshift>
 8012538:	1be4      	subs	r4, r4, r7
 801253a:	4605      	mov	r5, r0
 801253c:	f100 0914 	add.w	r9, r0, #20
 8012540:	f04f 0a00 	mov.w	sl, #0
 8012544:	e7a8      	b.n	8012498 <__gethex+0x1ce>
 8012546:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801254a:	42a0      	cmp	r0, r4
 801254c:	dd6a      	ble.n	8012624 <__gethex+0x35a>
 801254e:	1b04      	subs	r4, r0, r4
 8012550:	42a6      	cmp	r6, r4
 8012552:	dc2e      	bgt.n	80125b2 <__gethex+0x2e8>
 8012554:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012558:	2b02      	cmp	r3, #2
 801255a:	d022      	beq.n	80125a2 <__gethex+0x2d8>
 801255c:	2b03      	cmp	r3, #3
 801255e:	d024      	beq.n	80125aa <__gethex+0x2e0>
 8012560:	2b01      	cmp	r3, #1
 8012562:	d115      	bne.n	8012590 <__gethex+0x2c6>
 8012564:	42a6      	cmp	r6, r4
 8012566:	d113      	bne.n	8012590 <__gethex+0x2c6>
 8012568:	2e01      	cmp	r6, #1
 801256a:	dc0b      	bgt.n	8012584 <__gethex+0x2ba>
 801256c:	9a06      	ldr	r2, [sp, #24]
 801256e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012572:	6013      	str	r3, [r2, #0]
 8012574:	2301      	movs	r3, #1
 8012576:	612b      	str	r3, [r5, #16]
 8012578:	f8c9 3000 	str.w	r3, [r9]
 801257c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801257e:	2762      	movs	r7, #98	; 0x62
 8012580:	601d      	str	r5, [r3, #0]
 8012582:	e72a      	b.n	80123da <__gethex+0x110>
 8012584:	1e71      	subs	r1, r6, #1
 8012586:	4628      	mov	r0, r5
 8012588:	f000 fe10 	bl	80131ac <__any_on>
 801258c:	2800      	cmp	r0, #0
 801258e:	d1ed      	bne.n	801256c <__gethex+0x2a2>
 8012590:	4629      	mov	r1, r5
 8012592:	9802      	ldr	r0, [sp, #8]
 8012594:	f000 fa61 	bl	8012a5a <_Bfree>
 8012598:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801259a:	2300      	movs	r3, #0
 801259c:	6013      	str	r3, [r2, #0]
 801259e:	2750      	movs	r7, #80	; 0x50
 80125a0:	e71b      	b.n	80123da <__gethex+0x110>
 80125a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	d0e1      	beq.n	801256c <__gethex+0x2a2>
 80125a8:	e7f2      	b.n	8012590 <__gethex+0x2c6>
 80125aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d1dd      	bne.n	801256c <__gethex+0x2a2>
 80125b0:	e7ee      	b.n	8012590 <__gethex+0x2c6>
 80125b2:	1e67      	subs	r7, r4, #1
 80125b4:	f1ba 0f00 	cmp.w	sl, #0
 80125b8:	d131      	bne.n	801261e <__gethex+0x354>
 80125ba:	b127      	cbz	r7, 80125c6 <__gethex+0x2fc>
 80125bc:	4639      	mov	r1, r7
 80125be:	4628      	mov	r0, r5
 80125c0:	f000 fdf4 	bl	80131ac <__any_on>
 80125c4:	4682      	mov	sl, r0
 80125c6:	117a      	asrs	r2, r7, #5
 80125c8:	2301      	movs	r3, #1
 80125ca:	f007 071f 	and.w	r7, r7, #31
 80125ce:	fa03 f707 	lsl.w	r7, r3, r7
 80125d2:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80125d6:	4621      	mov	r1, r4
 80125d8:	421f      	tst	r7, r3
 80125da:	4628      	mov	r0, r5
 80125dc:	bf18      	it	ne
 80125de:	f04a 0a02 	orrne.w	sl, sl, #2
 80125e2:	1b36      	subs	r6, r6, r4
 80125e4:	f7ff fe22 	bl	801222c <rshift>
 80125e8:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80125ec:	2702      	movs	r7, #2
 80125ee:	f1ba 0f00 	cmp.w	sl, #0
 80125f2:	d048      	beq.n	8012686 <__gethex+0x3bc>
 80125f4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80125f8:	2b02      	cmp	r3, #2
 80125fa:	d015      	beq.n	8012628 <__gethex+0x35e>
 80125fc:	2b03      	cmp	r3, #3
 80125fe:	d017      	beq.n	8012630 <__gethex+0x366>
 8012600:	2b01      	cmp	r3, #1
 8012602:	d109      	bne.n	8012618 <__gethex+0x34e>
 8012604:	f01a 0f02 	tst.w	sl, #2
 8012608:	d006      	beq.n	8012618 <__gethex+0x34e>
 801260a:	f8d9 3000 	ldr.w	r3, [r9]
 801260e:	ea4a 0a03 	orr.w	sl, sl, r3
 8012612:	f01a 0f01 	tst.w	sl, #1
 8012616:	d10e      	bne.n	8012636 <__gethex+0x36c>
 8012618:	f047 0710 	orr.w	r7, r7, #16
 801261c:	e033      	b.n	8012686 <__gethex+0x3bc>
 801261e:	f04f 0a01 	mov.w	sl, #1
 8012622:	e7d0      	b.n	80125c6 <__gethex+0x2fc>
 8012624:	2701      	movs	r7, #1
 8012626:	e7e2      	b.n	80125ee <__gethex+0x324>
 8012628:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801262a:	f1c3 0301 	rsb	r3, r3, #1
 801262e:	9315      	str	r3, [sp, #84]	; 0x54
 8012630:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012632:	2b00      	cmp	r3, #0
 8012634:	d0f0      	beq.n	8012618 <__gethex+0x34e>
 8012636:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801263a:	f105 0314 	add.w	r3, r5, #20
 801263e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8012642:	eb03 010a 	add.w	r1, r3, sl
 8012646:	f04f 0c00 	mov.w	ip, #0
 801264a:	4618      	mov	r0, r3
 801264c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012650:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012654:	d01c      	beq.n	8012690 <__gethex+0x3c6>
 8012656:	3201      	adds	r2, #1
 8012658:	6002      	str	r2, [r0, #0]
 801265a:	2f02      	cmp	r7, #2
 801265c:	f105 0314 	add.w	r3, r5, #20
 8012660:	d138      	bne.n	80126d4 <__gethex+0x40a>
 8012662:	f8d8 2000 	ldr.w	r2, [r8]
 8012666:	3a01      	subs	r2, #1
 8012668:	42b2      	cmp	r2, r6
 801266a:	d10a      	bne.n	8012682 <__gethex+0x3b8>
 801266c:	1171      	asrs	r1, r6, #5
 801266e:	2201      	movs	r2, #1
 8012670:	f006 061f 	and.w	r6, r6, #31
 8012674:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012678:	fa02 f606 	lsl.w	r6, r2, r6
 801267c:	421e      	tst	r6, r3
 801267e:	bf18      	it	ne
 8012680:	4617      	movne	r7, r2
 8012682:	f047 0720 	orr.w	r7, r7, #32
 8012686:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012688:	601d      	str	r5, [r3, #0]
 801268a:	9b06      	ldr	r3, [sp, #24]
 801268c:	601c      	str	r4, [r3, #0]
 801268e:	e6a4      	b.n	80123da <__gethex+0x110>
 8012690:	4299      	cmp	r1, r3
 8012692:	f843 cc04 	str.w	ip, [r3, #-4]
 8012696:	d8d8      	bhi.n	801264a <__gethex+0x380>
 8012698:	68ab      	ldr	r3, [r5, #8]
 801269a:	4599      	cmp	r9, r3
 801269c:	db12      	blt.n	80126c4 <__gethex+0x3fa>
 801269e:	6869      	ldr	r1, [r5, #4]
 80126a0:	9802      	ldr	r0, [sp, #8]
 80126a2:	3101      	adds	r1, #1
 80126a4:	f000 f9a5 	bl	80129f2 <_Balloc>
 80126a8:	692a      	ldr	r2, [r5, #16]
 80126aa:	3202      	adds	r2, #2
 80126ac:	f105 010c 	add.w	r1, r5, #12
 80126b0:	4683      	mov	fp, r0
 80126b2:	0092      	lsls	r2, r2, #2
 80126b4:	300c      	adds	r0, #12
 80126b6:	f000 f991 	bl	80129dc <memcpy>
 80126ba:	4629      	mov	r1, r5
 80126bc:	9802      	ldr	r0, [sp, #8]
 80126be:	f000 f9cc 	bl	8012a5a <_Bfree>
 80126c2:	465d      	mov	r5, fp
 80126c4:	692b      	ldr	r3, [r5, #16]
 80126c6:	1c5a      	adds	r2, r3, #1
 80126c8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80126cc:	612a      	str	r2, [r5, #16]
 80126ce:	2201      	movs	r2, #1
 80126d0:	615a      	str	r2, [r3, #20]
 80126d2:	e7c2      	b.n	801265a <__gethex+0x390>
 80126d4:	692a      	ldr	r2, [r5, #16]
 80126d6:	454a      	cmp	r2, r9
 80126d8:	dd0b      	ble.n	80126f2 <__gethex+0x428>
 80126da:	2101      	movs	r1, #1
 80126dc:	4628      	mov	r0, r5
 80126de:	f7ff fda5 	bl	801222c <rshift>
 80126e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80126e6:	3401      	adds	r4, #1
 80126e8:	42a3      	cmp	r3, r4
 80126ea:	f6ff aed9 	blt.w	80124a0 <__gethex+0x1d6>
 80126ee:	2701      	movs	r7, #1
 80126f0:	e7c7      	b.n	8012682 <__gethex+0x3b8>
 80126f2:	f016 061f 	ands.w	r6, r6, #31
 80126f6:	d0fa      	beq.n	80126ee <__gethex+0x424>
 80126f8:	449a      	add	sl, r3
 80126fa:	f1c6 0620 	rsb	r6, r6, #32
 80126fe:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8012702:	f000 fa3a 	bl	8012b7a <__hi0bits>
 8012706:	42b0      	cmp	r0, r6
 8012708:	dbe7      	blt.n	80126da <__gethex+0x410>
 801270a:	e7f0      	b.n	80126ee <__gethex+0x424>

0801270c <L_shift>:
 801270c:	f1c2 0208 	rsb	r2, r2, #8
 8012710:	0092      	lsls	r2, r2, #2
 8012712:	b570      	push	{r4, r5, r6, lr}
 8012714:	f1c2 0620 	rsb	r6, r2, #32
 8012718:	6843      	ldr	r3, [r0, #4]
 801271a:	6804      	ldr	r4, [r0, #0]
 801271c:	fa03 f506 	lsl.w	r5, r3, r6
 8012720:	432c      	orrs	r4, r5
 8012722:	40d3      	lsrs	r3, r2
 8012724:	6004      	str	r4, [r0, #0]
 8012726:	f840 3f04 	str.w	r3, [r0, #4]!
 801272a:	4288      	cmp	r0, r1
 801272c:	d3f4      	bcc.n	8012718 <L_shift+0xc>
 801272e:	bd70      	pop	{r4, r5, r6, pc}

08012730 <__match>:
 8012730:	b530      	push	{r4, r5, lr}
 8012732:	6803      	ldr	r3, [r0, #0]
 8012734:	3301      	adds	r3, #1
 8012736:	f811 4b01 	ldrb.w	r4, [r1], #1
 801273a:	b914      	cbnz	r4, 8012742 <__match+0x12>
 801273c:	6003      	str	r3, [r0, #0]
 801273e:	2001      	movs	r0, #1
 8012740:	bd30      	pop	{r4, r5, pc}
 8012742:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012746:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801274a:	2d19      	cmp	r5, #25
 801274c:	bf98      	it	ls
 801274e:	3220      	addls	r2, #32
 8012750:	42a2      	cmp	r2, r4
 8012752:	d0f0      	beq.n	8012736 <__match+0x6>
 8012754:	2000      	movs	r0, #0
 8012756:	e7f3      	b.n	8012740 <__match+0x10>

08012758 <__hexnan>:
 8012758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801275c:	680b      	ldr	r3, [r1, #0]
 801275e:	6801      	ldr	r1, [r0, #0]
 8012760:	115f      	asrs	r7, r3, #5
 8012762:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8012766:	f013 031f 	ands.w	r3, r3, #31
 801276a:	b087      	sub	sp, #28
 801276c:	bf18      	it	ne
 801276e:	3704      	addne	r7, #4
 8012770:	2500      	movs	r5, #0
 8012772:	1f3e      	subs	r6, r7, #4
 8012774:	4682      	mov	sl, r0
 8012776:	4690      	mov	r8, r2
 8012778:	9301      	str	r3, [sp, #4]
 801277a:	f847 5c04 	str.w	r5, [r7, #-4]
 801277e:	46b1      	mov	r9, r6
 8012780:	4634      	mov	r4, r6
 8012782:	9502      	str	r5, [sp, #8]
 8012784:	46ab      	mov	fp, r5
 8012786:	784a      	ldrb	r2, [r1, #1]
 8012788:	1c4b      	adds	r3, r1, #1
 801278a:	9303      	str	r3, [sp, #12]
 801278c:	b342      	cbz	r2, 80127e0 <__hexnan+0x88>
 801278e:	4610      	mov	r0, r2
 8012790:	9105      	str	r1, [sp, #20]
 8012792:	9204      	str	r2, [sp, #16]
 8012794:	f7ff fd84 	bl	80122a0 <__hexdig_fun>
 8012798:	2800      	cmp	r0, #0
 801279a:	d143      	bne.n	8012824 <__hexnan+0xcc>
 801279c:	9a04      	ldr	r2, [sp, #16]
 801279e:	9905      	ldr	r1, [sp, #20]
 80127a0:	2a20      	cmp	r2, #32
 80127a2:	d818      	bhi.n	80127d6 <__hexnan+0x7e>
 80127a4:	9b02      	ldr	r3, [sp, #8]
 80127a6:	459b      	cmp	fp, r3
 80127a8:	dd13      	ble.n	80127d2 <__hexnan+0x7a>
 80127aa:	454c      	cmp	r4, r9
 80127ac:	d206      	bcs.n	80127bc <__hexnan+0x64>
 80127ae:	2d07      	cmp	r5, #7
 80127b0:	dc04      	bgt.n	80127bc <__hexnan+0x64>
 80127b2:	462a      	mov	r2, r5
 80127b4:	4649      	mov	r1, r9
 80127b6:	4620      	mov	r0, r4
 80127b8:	f7ff ffa8 	bl	801270c <L_shift>
 80127bc:	4544      	cmp	r4, r8
 80127be:	d944      	bls.n	801284a <__hexnan+0xf2>
 80127c0:	2300      	movs	r3, #0
 80127c2:	f1a4 0904 	sub.w	r9, r4, #4
 80127c6:	f844 3c04 	str.w	r3, [r4, #-4]
 80127ca:	f8cd b008 	str.w	fp, [sp, #8]
 80127ce:	464c      	mov	r4, r9
 80127d0:	461d      	mov	r5, r3
 80127d2:	9903      	ldr	r1, [sp, #12]
 80127d4:	e7d7      	b.n	8012786 <__hexnan+0x2e>
 80127d6:	2a29      	cmp	r2, #41	; 0x29
 80127d8:	d14a      	bne.n	8012870 <__hexnan+0x118>
 80127da:	3102      	adds	r1, #2
 80127dc:	f8ca 1000 	str.w	r1, [sl]
 80127e0:	f1bb 0f00 	cmp.w	fp, #0
 80127e4:	d044      	beq.n	8012870 <__hexnan+0x118>
 80127e6:	454c      	cmp	r4, r9
 80127e8:	d206      	bcs.n	80127f8 <__hexnan+0xa0>
 80127ea:	2d07      	cmp	r5, #7
 80127ec:	dc04      	bgt.n	80127f8 <__hexnan+0xa0>
 80127ee:	462a      	mov	r2, r5
 80127f0:	4649      	mov	r1, r9
 80127f2:	4620      	mov	r0, r4
 80127f4:	f7ff ff8a 	bl	801270c <L_shift>
 80127f8:	4544      	cmp	r4, r8
 80127fa:	d928      	bls.n	801284e <__hexnan+0xf6>
 80127fc:	4643      	mov	r3, r8
 80127fe:	f854 2b04 	ldr.w	r2, [r4], #4
 8012802:	f843 2b04 	str.w	r2, [r3], #4
 8012806:	42a6      	cmp	r6, r4
 8012808:	d2f9      	bcs.n	80127fe <__hexnan+0xa6>
 801280a:	2200      	movs	r2, #0
 801280c:	f843 2b04 	str.w	r2, [r3], #4
 8012810:	429e      	cmp	r6, r3
 8012812:	d2fb      	bcs.n	801280c <__hexnan+0xb4>
 8012814:	6833      	ldr	r3, [r6, #0]
 8012816:	b91b      	cbnz	r3, 8012820 <__hexnan+0xc8>
 8012818:	4546      	cmp	r6, r8
 801281a:	d127      	bne.n	801286c <__hexnan+0x114>
 801281c:	2301      	movs	r3, #1
 801281e:	6033      	str	r3, [r6, #0]
 8012820:	2005      	movs	r0, #5
 8012822:	e026      	b.n	8012872 <__hexnan+0x11a>
 8012824:	3501      	adds	r5, #1
 8012826:	2d08      	cmp	r5, #8
 8012828:	f10b 0b01 	add.w	fp, fp, #1
 801282c:	dd06      	ble.n	801283c <__hexnan+0xe4>
 801282e:	4544      	cmp	r4, r8
 8012830:	d9cf      	bls.n	80127d2 <__hexnan+0x7a>
 8012832:	2300      	movs	r3, #0
 8012834:	f844 3c04 	str.w	r3, [r4, #-4]
 8012838:	2501      	movs	r5, #1
 801283a:	3c04      	subs	r4, #4
 801283c:	6822      	ldr	r2, [r4, #0]
 801283e:	f000 000f 	and.w	r0, r0, #15
 8012842:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8012846:	6020      	str	r0, [r4, #0]
 8012848:	e7c3      	b.n	80127d2 <__hexnan+0x7a>
 801284a:	2508      	movs	r5, #8
 801284c:	e7c1      	b.n	80127d2 <__hexnan+0x7a>
 801284e:	9b01      	ldr	r3, [sp, #4]
 8012850:	2b00      	cmp	r3, #0
 8012852:	d0df      	beq.n	8012814 <__hexnan+0xbc>
 8012854:	f04f 32ff 	mov.w	r2, #4294967295
 8012858:	f1c3 0320 	rsb	r3, r3, #32
 801285c:	fa22 f303 	lsr.w	r3, r2, r3
 8012860:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8012864:	401a      	ands	r2, r3
 8012866:	f847 2c04 	str.w	r2, [r7, #-4]
 801286a:	e7d3      	b.n	8012814 <__hexnan+0xbc>
 801286c:	3e04      	subs	r6, #4
 801286e:	e7d1      	b.n	8012814 <__hexnan+0xbc>
 8012870:	2004      	movs	r0, #4
 8012872:	b007      	add	sp, #28
 8012874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012878 <__locale_ctype_ptr_l>:
 8012878:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 801287c:	4770      	bx	lr
	...

08012880 <__locale_ctype_ptr>:
 8012880:	4b04      	ldr	r3, [pc, #16]	; (8012894 <__locale_ctype_ptr+0x14>)
 8012882:	4a05      	ldr	r2, [pc, #20]	; (8012898 <__locale_ctype_ptr+0x18>)
 8012884:	681b      	ldr	r3, [r3, #0]
 8012886:	6a1b      	ldr	r3, [r3, #32]
 8012888:	2b00      	cmp	r3, #0
 801288a:	bf08      	it	eq
 801288c:	4613      	moveq	r3, r2
 801288e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8012892:	4770      	bx	lr
 8012894:	2000000c 	.word	0x2000000c
 8012898:	20000070 	.word	0x20000070

0801289c <__localeconv_l>:
 801289c:	30f0      	adds	r0, #240	; 0xf0
 801289e:	4770      	bx	lr

080128a0 <_localeconv_r>:
 80128a0:	4b04      	ldr	r3, [pc, #16]	; (80128b4 <_localeconv_r+0x14>)
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	6a18      	ldr	r0, [r3, #32]
 80128a6:	4b04      	ldr	r3, [pc, #16]	; (80128b8 <_localeconv_r+0x18>)
 80128a8:	2800      	cmp	r0, #0
 80128aa:	bf08      	it	eq
 80128ac:	4618      	moveq	r0, r3
 80128ae:	30f0      	adds	r0, #240	; 0xf0
 80128b0:	4770      	bx	lr
 80128b2:	bf00      	nop
 80128b4:	2000000c 	.word	0x2000000c
 80128b8:	20000070 	.word	0x20000070

080128bc <_lseek_r>:
 80128bc:	b538      	push	{r3, r4, r5, lr}
 80128be:	4c07      	ldr	r4, [pc, #28]	; (80128dc <_lseek_r+0x20>)
 80128c0:	4605      	mov	r5, r0
 80128c2:	4608      	mov	r0, r1
 80128c4:	4611      	mov	r1, r2
 80128c6:	2200      	movs	r2, #0
 80128c8:	6022      	str	r2, [r4, #0]
 80128ca:	461a      	mov	r2, r3
 80128cc:	f7f1 fc28 	bl	8004120 <_lseek>
 80128d0:	1c43      	adds	r3, r0, #1
 80128d2:	d102      	bne.n	80128da <_lseek_r+0x1e>
 80128d4:	6823      	ldr	r3, [r4, #0]
 80128d6:	b103      	cbz	r3, 80128da <_lseek_r+0x1e>
 80128d8:	602b      	str	r3, [r5, #0]
 80128da:	bd38      	pop	{r3, r4, r5, pc}
 80128dc:	200050cc 	.word	0x200050cc

080128e0 <__swhatbuf_r>:
 80128e0:	b570      	push	{r4, r5, r6, lr}
 80128e2:	460e      	mov	r6, r1
 80128e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128e8:	2900      	cmp	r1, #0
 80128ea:	b096      	sub	sp, #88	; 0x58
 80128ec:	4614      	mov	r4, r2
 80128ee:	461d      	mov	r5, r3
 80128f0:	da07      	bge.n	8012902 <__swhatbuf_r+0x22>
 80128f2:	2300      	movs	r3, #0
 80128f4:	602b      	str	r3, [r5, #0]
 80128f6:	89b3      	ldrh	r3, [r6, #12]
 80128f8:	061a      	lsls	r2, r3, #24
 80128fa:	d410      	bmi.n	801291e <__swhatbuf_r+0x3e>
 80128fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012900:	e00e      	b.n	8012920 <__swhatbuf_r+0x40>
 8012902:	466a      	mov	r2, sp
 8012904:	f001 fbf8 	bl	80140f8 <_fstat_r>
 8012908:	2800      	cmp	r0, #0
 801290a:	dbf2      	blt.n	80128f2 <__swhatbuf_r+0x12>
 801290c:	9a01      	ldr	r2, [sp, #4]
 801290e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012912:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012916:	425a      	negs	r2, r3
 8012918:	415a      	adcs	r2, r3
 801291a:	602a      	str	r2, [r5, #0]
 801291c:	e7ee      	b.n	80128fc <__swhatbuf_r+0x1c>
 801291e:	2340      	movs	r3, #64	; 0x40
 8012920:	2000      	movs	r0, #0
 8012922:	6023      	str	r3, [r4, #0]
 8012924:	b016      	add	sp, #88	; 0x58
 8012926:	bd70      	pop	{r4, r5, r6, pc}

08012928 <__smakebuf_r>:
 8012928:	898b      	ldrh	r3, [r1, #12]
 801292a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801292c:	079d      	lsls	r5, r3, #30
 801292e:	4606      	mov	r6, r0
 8012930:	460c      	mov	r4, r1
 8012932:	d507      	bpl.n	8012944 <__smakebuf_r+0x1c>
 8012934:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012938:	6023      	str	r3, [r4, #0]
 801293a:	6123      	str	r3, [r4, #16]
 801293c:	2301      	movs	r3, #1
 801293e:	6163      	str	r3, [r4, #20]
 8012940:	b002      	add	sp, #8
 8012942:	bd70      	pop	{r4, r5, r6, pc}
 8012944:	ab01      	add	r3, sp, #4
 8012946:	466a      	mov	r2, sp
 8012948:	f7ff ffca 	bl	80128e0 <__swhatbuf_r>
 801294c:	9900      	ldr	r1, [sp, #0]
 801294e:	4605      	mov	r5, r0
 8012950:	4630      	mov	r0, r6
 8012952:	f000 fca9 	bl	80132a8 <_malloc_r>
 8012956:	b948      	cbnz	r0, 801296c <__smakebuf_r+0x44>
 8012958:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801295c:	059a      	lsls	r2, r3, #22
 801295e:	d4ef      	bmi.n	8012940 <__smakebuf_r+0x18>
 8012960:	f023 0303 	bic.w	r3, r3, #3
 8012964:	f043 0302 	orr.w	r3, r3, #2
 8012968:	81a3      	strh	r3, [r4, #12]
 801296a:	e7e3      	b.n	8012934 <__smakebuf_r+0xc>
 801296c:	4b0d      	ldr	r3, [pc, #52]	; (80129a4 <__smakebuf_r+0x7c>)
 801296e:	62b3      	str	r3, [r6, #40]	; 0x28
 8012970:	89a3      	ldrh	r3, [r4, #12]
 8012972:	6020      	str	r0, [r4, #0]
 8012974:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012978:	81a3      	strh	r3, [r4, #12]
 801297a:	9b00      	ldr	r3, [sp, #0]
 801297c:	6163      	str	r3, [r4, #20]
 801297e:	9b01      	ldr	r3, [sp, #4]
 8012980:	6120      	str	r0, [r4, #16]
 8012982:	b15b      	cbz	r3, 801299c <__smakebuf_r+0x74>
 8012984:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012988:	4630      	mov	r0, r6
 801298a:	f001 fbc7 	bl	801411c <_isatty_r>
 801298e:	b128      	cbz	r0, 801299c <__smakebuf_r+0x74>
 8012990:	89a3      	ldrh	r3, [r4, #12]
 8012992:	f023 0303 	bic.w	r3, r3, #3
 8012996:	f043 0301 	orr.w	r3, r3, #1
 801299a:	81a3      	strh	r3, [r4, #12]
 801299c:	89a3      	ldrh	r3, [r4, #12]
 801299e:	431d      	orrs	r5, r3
 80129a0:	81a5      	strh	r5, [r4, #12]
 80129a2:	e7cd      	b.n	8012940 <__smakebuf_r+0x18>
 80129a4:	080120e1 	.word	0x080120e1

080129a8 <malloc>:
 80129a8:	4b02      	ldr	r3, [pc, #8]	; (80129b4 <malloc+0xc>)
 80129aa:	4601      	mov	r1, r0
 80129ac:	6818      	ldr	r0, [r3, #0]
 80129ae:	f000 bc7b 	b.w	80132a8 <_malloc_r>
 80129b2:	bf00      	nop
 80129b4:	2000000c 	.word	0x2000000c

080129b8 <__ascii_mbtowc>:
 80129b8:	b082      	sub	sp, #8
 80129ba:	b901      	cbnz	r1, 80129be <__ascii_mbtowc+0x6>
 80129bc:	a901      	add	r1, sp, #4
 80129be:	b142      	cbz	r2, 80129d2 <__ascii_mbtowc+0x1a>
 80129c0:	b14b      	cbz	r3, 80129d6 <__ascii_mbtowc+0x1e>
 80129c2:	7813      	ldrb	r3, [r2, #0]
 80129c4:	600b      	str	r3, [r1, #0]
 80129c6:	7812      	ldrb	r2, [r2, #0]
 80129c8:	1c10      	adds	r0, r2, #0
 80129ca:	bf18      	it	ne
 80129cc:	2001      	movne	r0, #1
 80129ce:	b002      	add	sp, #8
 80129d0:	4770      	bx	lr
 80129d2:	4610      	mov	r0, r2
 80129d4:	e7fb      	b.n	80129ce <__ascii_mbtowc+0x16>
 80129d6:	f06f 0001 	mvn.w	r0, #1
 80129da:	e7f8      	b.n	80129ce <__ascii_mbtowc+0x16>

080129dc <memcpy>:
 80129dc:	b510      	push	{r4, lr}
 80129de:	1e43      	subs	r3, r0, #1
 80129e0:	440a      	add	r2, r1
 80129e2:	4291      	cmp	r1, r2
 80129e4:	d100      	bne.n	80129e8 <memcpy+0xc>
 80129e6:	bd10      	pop	{r4, pc}
 80129e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80129ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80129f0:	e7f7      	b.n	80129e2 <memcpy+0x6>

080129f2 <_Balloc>:
 80129f2:	b570      	push	{r4, r5, r6, lr}
 80129f4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80129f6:	4604      	mov	r4, r0
 80129f8:	460e      	mov	r6, r1
 80129fa:	b93d      	cbnz	r5, 8012a0c <_Balloc+0x1a>
 80129fc:	2010      	movs	r0, #16
 80129fe:	f7ff ffd3 	bl	80129a8 <malloc>
 8012a02:	6260      	str	r0, [r4, #36]	; 0x24
 8012a04:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012a08:	6005      	str	r5, [r0, #0]
 8012a0a:	60c5      	str	r5, [r0, #12]
 8012a0c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8012a0e:	68eb      	ldr	r3, [r5, #12]
 8012a10:	b183      	cbz	r3, 8012a34 <_Balloc+0x42>
 8012a12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012a14:	68db      	ldr	r3, [r3, #12]
 8012a16:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012a1a:	b9b8      	cbnz	r0, 8012a4c <_Balloc+0x5a>
 8012a1c:	2101      	movs	r1, #1
 8012a1e:	fa01 f506 	lsl.w	r5, r1, r6
 8012a22:	1d6a      	adds	r2, r5, #5
 8012a24:	0092      	lsls	r2, r2, #2
 8012a26:	4620      	mov	r0, r4
 8012a28:	f000 fbe1 	bl	80131ee <_calloc_r>
 8012a2c:	b160      	cbz	r0, 8012a48 <_Balloc+0x56>
 8012a2e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8012a32:	e00e      	b.n	8012a52 <_Balloc+0x60>
 8012a34:	2221      	movs	r2, #33	; 0x21
 8012a36:	2104      	movs	r1, #4
 8012a38:	4620      	mov	r0, r4
 8012a3a:	f000 fbd8 	bl	80131ee <_calloc_r>
 8012a3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012a40:	60e8      	str	r0, [r5, #12]
 8012a42:	68db      	ldr	r3, [r3, #12]
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d1e4      	bne.n	8012a12 <_Balloc+0x20>
 8012a48:	2000      	movs	r0, #0
 8012a4a:	bd70      	pop	{r4, r5, r6, pc}
 8012a4c:	6802      	ldr	r2, [r0, #0]
 8012a4e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8012a52:	2300      	movs	r3, #0
 8012a54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012a58:	e7f7      	b.n	8012a4a <_Balloc+0x58>

08012a5a <_Bfree>:
 8012a5a:	b570      	push	{r4, r5, r6, lr}
 8012a5c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8012a5e:	4606      	mov	r6, r0
 8012a60:	460d      	mov	r5, r1
 8012a62:	b93c      	cbnz	r4, 8012a74 <_Bfree+0x1a>
 8012a64:	2010      	movs	r0, #16
 8012a66:	f7ff ff9f 	bl	80129a8 <malloc>
 8012a6a:	6270      	str	r0, [r6, #36]	; 0x24
 8012a6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012a70:	6004      	str	r4, [r0, #0]
 8012a72:	60c4      	str	r4, [r0, #12]
 8012a74:	b13d      	cbz	r5, 8012a86 <_Bfree+0x2c>
 8012a76:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8012a78:	686a      	ldr	r2, [r5, #4]
 8012a7a:	68db      	ldr	r3, [r3, #12]
 8012a7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012a80:	6029      	str	r1, [r5, #0]
 8012a82:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8012a86:	bd70      	pop	{r4, r5, r6, pc}

08012a88 <__multadd>:
 8012a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a8c:	690d      	ldr	r5, [r1, #16]
 8012a8e:	461f      	mov	r7, r3
 8012a90:	4606      	mov	r6, r0
 8012a92:	460c      	mov	r4, r1
 8012a94:	f101 0c14 	add.w	ip, r1, #20
 8012a98:	2300      	movs	r3, #0
 8012a9a:	f8dc 0000 	ldr.w	r0, [ip]
 8012a9e:	b281      	uxth	r1, r0
 8012aa0:	fb02 7101 	mla	r1, r2, r1, r7
 8012aa4:	0c0f      	lsrs	r7, r1, #16
 8012aa6:	0c00      	lsrs	r0, r0, #16
 8012aa8:	fb02 7000 	mla	r0, r2, r0, r7
 8012aac:	b289      	uxth	r1, r1
 8012aae:	3301      	adds	r3, #1
 8012ab0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8012ab4:	429d      	cmp	r5, r3
 8012ab6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8012aba:	f84c 1b04 	str.w	r1, [ip], #4
 8012abe:	dcec      	bgt.n	8012a9a <__multadd+0x12>
 8012ac0:	b1d7      	cbz	r7, 8012af8 <__multadd+0x70>
 8012ac2:	68a3      	ldr	r3, [r4, #8]
 8012ac4:	42ab      	cmp	r3, r5
 8012ac6:	dc12      	bgt.n	8012aee <__multadd+0x66>
 8012ac8:	6861      	ldr	r1, [r4, #4]
 8012aca:	4630      	mov	r0, r6
 8012acc:	3101      	adds	r1, #1
 8012ace:	f7ff ff90 	bl	80129f2 <_Balloc>
 8012ad2:	6922      	ldr	r2, [r4, #16]
 8012ad4:	3202      	adds	r2, #2
 8012ad6:	f104 010c 	add.w	r1, r4, #12
 8012ada:	4680      	mov	r8, r0
 8012adc:	0092      	lsls	r2, r2, #2
 8012ade:	300c      	adds	r0, #12
 8012ae0:	f7ff ff7c 	bl	80129dc <memcpy>
 8012ae4:	4621      	mov	r1, r4
 8012ae6:	4630      	mov	r0, r6
 8012ae8:	f7ff ffb7 	bl	8012a5a <_Bfree>
 8012aec:	4644      	mov	r4, r8
 8012aee:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012af2:	3501      	adds	r5, #1
 8012af4:	615f      	str	r7, [r3, #20]
 8012af6:	6125      	str	r5, [r4, #16]
 8012af8:	4620      	mov	r0, r4
 8012afa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08012afe <__s2b>:
 8012afe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b02:	460c      	mov	r4, r1
 8012b04:	4615      	mov	r5, r2
 8012b06:	461f      	mov	r7, r3
 8012b08:	2209      	movs	r2, #9
 8012b0a:	3308      	adds	r3, #8
 8012b0c:	4606      	mov	r6, r0
 8012b0e:	fb93 f3f2 	sdiv	r3, r3, r2
 8012b12:	2100      	movs	r1, #0
 8012b14:	2201      	movs	r2, #1
 8012b16:	429a      	cmp	r2, r3
 8012b18:	db20      	blt.n	8012b5c <__s2b+0x5e>
 8012b1a:	4630      	mov	r0, r6
 8012b1c:	f7ff ff69 	bl	80129f2 <_Balloc>
 8012b20:	9b08      	ldr	r3, [sp, #32]
 8012b22:	6143      	str	r3, [r0, #20]
 8012b24:	2d09      	cmp	r5, #9
 8012b26:	f04f 0301 	mov.w	r3, #1
 8012b2a:	6103      	str	r3, [r0, #16]
 8012b2c:	dd19      	ble.n	8012b62 <__s2b+0x64>
 8012b2e:	f104 0809 	add.w	r8, r4, #9
 8012b32:	46c1      	mov	r9, r8
 8012b34:	442c      	add	r4, r5
 8012b36:	f819 3b01 	ldrb.w	r3, [r9], #1
 8012b3a:	4601      	mov	r1, r0
 8012b3c:	3b30      	subs	r3, #48	; 0x30
 8012b3e:	220a      	movs	r2, #10
 8012b40:	4630      	mov	r0, r6
 8012b42:	f7ff ffa1 	bl	8012a88 <__multadd>
 8012b46:	45a1      	cmp	r9, r4
 8012b48:	d1f5      	bne.n	8012b36 <__s2b+0x38>
 8012b4a:	eb08 0405 	add.w	r4, r8, r5
 8012b4e:	3c08      	subs	r4, #8
 8012b50:	1b2d      	subs	r5, r5, r4
 8012b52:	1963      	adds	r3, r4, r5
 8012b54:	42bb      	cmp	r3, r7
 8012b56:	db07      	blt.n	8012b68 <__s2b+0x6a>
 8012b58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b5c:	0052      	lsls	r2, r2, #1
 8012b5e:	3101      	adds	r1, #1
 8012b60:	e7d9      	b.n	8012b16 <__s2b+0x18>
 8012b62:	340a      	adds	r4, #10
 8012b64:	2509      	movs	r5, #9
 8012b66:	e7f3      	b.n	8012b50 <__s2b+0x52>
 8012b68:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012b6c:	4601      	mov	r1, r0
 8012b6e:	3b30      	subs	r3, #48	; 0x30
 8012b70:	220a      	movs	r2, #10
 8012b72:	4630      	mov	r0, r6
 8012b74:	f7ff ff88 	bl	8012a88 <__multadd>
 8012b78:	e7eb      	b.n	8012b52 <__s2b+0x54>

08012b7a <__hi0bits>:
 8012b7a:	0c02      	lsrs	r2, r0, #16
 8012b7c:	0412      	lsls	r2, r2, #16
 8012b7e:	4603      	mov	r3, r0
 8012b80:	b9b2      	cbnz	r2, 8012bb0 <__hi0bits+0x36>
 8012b82:	0403      	lsls	r3, r0, #16
 8012b84:	2010      	movs	r0, #16
 8012b86:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8012b8a:	bf04      	itt	eq
 8012b8c:	021b      	lsleq	r3, r3, #8
 8012b8e:	3008      	addeq	r0, #8
 8012b90:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8012b94:	bf04      	itt	eq
 8012b96:	011b      	lsleq	r3, r3, #4
 8012b98:	3004      	addeq	r0, #4
 8012b9a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8012b9e:	bf04      	itt	eq
 8012ba0:	009b      	lsleq	r3, r3, #2
 8012ba2:	3002      	addeq	r0, #2
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	db06      	blt.n	8012bb6 <__hi0bits+0x3c>
 8012ba8:	005b      	lsls	r3, r3, #1
 8012baa:	d503      	bpl.n	8012bb4 <__hi0bits+0x3a>
 8012bac:	3001      	adds	r0, #1
 8012bae:	4770      	bx	lr
 8012bb0:	2000      	movs	r0, #0
 8012bb2:	e7e8      	b.n	8012b86 <__hi0bits+0xc>
 8012bb4:	2020      	movs	r0, #32
 8012bb6:	4770      	bx	lr

08012bb8 <__lo0bits>:
 8012bb8:	6803      	ldr	r3, [r0, #0]
 8012bba:	f013 0207 	ands.w	r2, r3, #7
 8012bbe:	4601      	mov	r1, r0
 8012bc0:	d00b      	beq.n	8012bda <__lo0bits+0x22>
 8012bc2:	07da      	lsls	r2, r3, #31
 8012bc4:	d423      	bmi.n	8012c0e <__lo0bits+0x56>
 8012bc6:	0798      	lsls	r0, r3, #30
 8012bc8:	bf49      	itett	mi
 8012bca:	085b      	lsrmi	r3, r3, #1
 8012bcc:	089b      	lsrpl	r3, r3, #2
 8012bce:	2001      	movmi	r0, #1
 8012bd0:	600b      	strmi	r3, [r1, #0]
 8012bd2:	bf5c      	itt	pl
 8012bd4:	600b      	strpl	r3, [r1, #0]
 8012bd6:	2002      	movpl	r0, #2
 8012bd8:	4770      	bx	lr
 8012bda:	b298      	uxth	r0, r3
 8012bdc:	b9a8      	cbnz	r0, 8012c0a <__lo0bits+0x52>
 8012bde:	0c1b      	lsrs	r3, r3, #16
 8012be0:	2010      	movs	r0, #16
 8012be2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8012be6:	bf04      	itt	eq
 8012be8:	0a1b      	lsreq	r3, r3, #8
 8012bea:	3008      	addeq	r0, #8
 8012bec:	071a      	lsls	r2, r3, #28
 8012bee:	bf04      	itt	eq
 8012bf0:	091b      	lsreq	r3, r3, #4
 8012bf2:	3004      	addeq	r0, #4
 8012bf4:	079a      	lsls	r2, r3, #30
 8012bf6:	bf04      	itt	eq
 8012bf8:	089b      	lsreq	r3, r3, #2
 8012bfa:	3002      	addeq	r0, #2
 8012bfc:	07da      	lsls	r2, r3, #31
 8012bfe:	d402      	bmi.n	8012c06 <__lo0bits+0x4e>
 8012c00:	085b      	lsrs	r3, r3, #1
 8012c02:	d006      	beq.n	8012c12 <__lo0bits+0x5a>
 8012c04:	3001      	adds	r0, #1
 8012c06:	600b      	str	r3, [r1, #0]
 8012c08:	4770      	bx	lr
 8012c0a:	4610      	mov	r0, r2
 8012c0c:	e7e9      	b.n	8012be2 <__lo0bits+0x2a>
 8012c0e:	2000      	movs	r0, #0
 8012c10:	4770      	bx	lr
 8012c12:	2020      	movs	r0, #32
 8012c14:	4770      	bx	lr

08012c16 <__i2b>:
 8012c16:	b510      	push	{r4, lr}
 8012c18:	460c      	mov	r4, r1
 8012c1a:	2101      	movs	r1, #1
 8012c1c:	f7ff fee9 	bl	80129f2 <_Balloc>
 8012c20:	2201      	movs	r2, #1
 8012c22:	6144      	str	r4, [r0, #20]
 8012c24:	6102      	str	r2, [r0, #16]
 8012c26:	bd10      	pop	{r4, pc}

08012c28 <__multiply>:
 8012c28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c2c:	4614      	mov	r4, r2
 8012c2e:	690a      	ldr	r2, [r1, #16]
 8012c30:	6923      	ldr	r3, [r4, #16]
 8012c32:	429a      	cmp	r2, r3
 8012c34:	bfb8      	it	lt
 8012c36:	460b      	movlt	r3, r1
 8012c38:	4688      	mov	r8, r1
 8012c3a:	bfbc      	itt	lt
 8012c3c:	46a0      	movlt	r8, r4
 8012c3e:	461c      	movlt	r4, r3
 8012c40:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012c44:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8012c48:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012c4c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012c50:	eb07 0609 	add.w	r6, r7, r9
 8012c54:	42b3      	cmp	r3, r6
 8012c56:	bfb8      	it	lt
 8012c58:	3101      	addlt	r1, #1
 8012c5a:	f7ff feca 	bl	80129f2 <_Balloc>
 8012c5e:	f100 0514 	add.w	r5, r0, #20
 8012c62:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8012c66:	462b      	mov	r3, r5
 8012c68:	2200      	movs	r2, #0
 8012c6a:	4573      	cmp	r3, lr
 8012c6c:	d316      	bcc.n	8012c9c <__multiply+0x74>
 8012c6e:	f104 0214 	add.w	r2, r4, #20
 8012c72:	f108 0114 	add.w	r1, r8, #20
 8012c76:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8012c7a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8012c7e:	9300      	str	r3, [sp, #0]
 8012c80:	9b00      	ldr	r3, [sp, #0]
 8012c82:	9201      	str	r2, [sp, #4]
 8012c84:	4293      	cmp	r3, r2
 8012c86:	d80c      	bhi.n	8012ca2 <__multiply+0x7a>
 8012c88:	2e00      	cmp	r6, #0
 8012c8a:	dd03      	ble.n	8012c94 <__multiply+0x6c>
 8012c8c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8012c90:	2b00      	cmp	r3, #0
 8012c92:	d05d      	beq.n	8012d50 <__multiply+0x128>
 8012c94:	6106      	str	r6, [r0, #16]
 8012c96:	b003      	add	sp, #12
 8012c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c9c:	f843 2b04 	str.w	r2, [r3], #4
 8012ca0:	e7e3      	b.n	8012c6a <__multiply+0x42>
 8012ca2:	f8b2 b000 	ldrh.w	fp, [r2]
 8012ca6:	f1bb 0f00 	cmp.w	fp, #0
 8012caa:	d023      	beq.n	8012cf4 <__multiply+0xcc>
 8012cac:	4689      	mov	r9, r1
 8012cae:	46ac      	mov	ip, r5
 8012cb0:	f04f 0800 	mov.w	r8, #0
 8012cb4:	f859 4b04 	ldr.w	r4, [r9], #4
 8012cb8:	f8dc a000 	ldr.w	sl, [ip]
 8012cbc:	b2a3      	uxth	r3, r4
 8012cbe:	fa1f fa8a 	uxth.w	sl, sl
 8012cc2:	fb0b a303 	mla	r3, fp, r3, sl
 8012cc6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8012cca:	f8dc 4000 	ldr.w	r4, [ip]
 8012cce:	4443      	add	r3, r8
 8012cd0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8012cd4:	fb0b 840a 	mla	r4, fp, sl, r8
 8012cd8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8012cdc:	46e2      	mov	sl, ip
 8012cde:	b29b      	uxth	r3, r3
 8012ce0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8012ce4:	454f      	cmp	r7, r9
 8012ce6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8012cea:	f84a 3b04 	str.w	r3, [sl], #4
 8012cee:	d82b      	bhi.n	8012d48 <__multiply+0x120>
 8012cf0:	f8cc 8004 	str.w	r8, [ip, #4]
 8012cf4:	9b01      	ldr	r3, [sp, #4]
 8012cf6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8012cfa:	3204      	adds	r2, #4
 8012cfc:	f1ba 0f00 	cmp.w	sl, #0
 8012d00:	d020      	beq.n	8012d44 <__multiply+0x11c>
 8012d02:	682b      	ldr	r3, [r5, #0]
 8012d04:	4689      	mov	r9, r1
 8012d06:	46a8      	mov	r8, r5
 8012d08:	f04f 0b00 	mov.w	fp, #0
 8012d0c:	f8b9 c000 	ldrh.w	ip, [r9]
 8012d10:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8012d14:	fb0a 440c 	mla	r4, sl, ip, r4
 8012d18:	445c      	add	r4, fp
 8012d1a:	46c4      	mov	ip, r8
 8012d1c:	b29b      	uxth	r3, r3
 8012d1e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8012d22:	f84c 3b04 	str.w	r3, [ip], #4
 8012d26:	f859 3b04 	ldr.w	r3, [r9], #4
 8012d2a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8012d2e:	0c1b      	lsrs	r3, r3, #16
 8012d30:	fb0a b303 	mla	r3, sl, r3, fp
 8012d34:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8012d38:	454f      	cmp	r7, r9
 8012d3a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8012d3e:	d805      	bhi.n	8012d4c <__multiply+0x124>
 8012d40:	f8c8 3004 	str.w	r3, [r8, #4]
 8012d44:	3504      	adds	r5, #4
 8012d46:	e79b      	b.n	8012c80 <__multiply+0x58>
 8012d48:	46d4      	mov	ip, sl
 8012d4a:	e7b3      	b.n	8012cb4 <__multiply+0x8c>
 8012d4c:	46e0      	mov	r8, ip
 8012d4e:	e7dd      	b.n	8012d0c <__multiply+0xe4>
 8012d50:	3e01      	subs	r6, #1
 8012d52:	e799      	b.n	8012c88 <__multiply+0x60>

08012d54 <__pow5mult>:
 8012d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012d58:	4615      	mov	r5, r2
 8012d5a:	f012 0203 	ands.w	r2, r2, #3
 8012d5e:	4606      	mov	r6, r0
 8012d60:	460f      	mov	r7, r1
 8012d62:	d007      	beq.n	8012d74 <__pow5mult+0x20>
 8012d64:	3a01      	subs	r2, #1
 8012d66:	4c21      	ldr	r4, [pc, #132]	; (8012dec <__pow5mult+0x98>)
 8012d68:	2300      	movs	r3, #0
 8012d6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012d6e:	f7ff fe8b 	bl	8012a88 <__multadd>
 8012d72:	4607      	mov	r7, r0
 8012d74:	10ad      	asrs	r5, r5, #2
 8012d76:	d035      	beq.n	8012de4 <__pow5mult+0x90>
 8012d78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012d7a:	b93c      	cbnz	r4, 8012d8c <__pow5mult+0x38>
 8012d7c:	2010      	movs	r0, #16
 8012d7e:	f7ff fe13 	bl	80129a8 <malloc>
 8012d82:	6270      	str	r0, [r6, #36]	; 0x24
 8012d84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012d88:	6004      	str	r4, [r0, #0]
 8012d8a:	60c4      	str	r4, [r0, #12]
 8012d8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012d90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012d94:	b94c      	cbnz	r4, 8012daa <__pow5mult+0x56>
 8012d96:	f240 2171 	movw	r1, #625	; 0x271
 8012d9a:	4630      	mov	r0, r6
 8012d9c:	f7ff ff3b 	bl	8012c16 <__i2b>
 8012da0:	2300      	movs	r3, #0
 8012da2:	f8c8 0008 	str.w	r0, [r8, #8]
 8012da6:	4604      	mov	r4, r0
 8012da8:	6003      	str	r3, [r0, #0]
 8012daa:	f04f 0800 	mov.w	r8, #0
 8012dae:	07eb      	lsls	r3, r5, #31
 8012db0:	d50a      	bpl.n	8012dc8 <__pow5mult+0x74>
 8012db2:	4639      	mov	r1, r7
 8012db4:	4622      	mov	r2, r4
 8012db6:	4630      	mov	r0, r6
 8012db8:	f7ff ff36 	bl	8012c28 <__multiply>
 8012dbc:	4639      	mov	r1, r7
 8012dbe:	4681      	mov	r9, r0
 8012dc0:	4630      	mov	r0, r6
 8012dc2:	f7ff fe4a 	bl	8012a5a <_Bfree>
 8012dc6:	464f      	mov	r7, r9
 8012dc8:	106d      	asrs	r5, r5, #1
 8012dca:	d00b      	beq.n	8012de4 <__pow5mult+0x90>
 8012dcc:	6820      	ldr	r0, [r4, #0]
 8012dce:	b938      	cbnz	r0, 8012de0 <__pow5mult+0x8c>
 8012dd0:	4622      	mov	r2, r4
 8012dd2:	4621      	mov	r1, r4
 8012dd4:	4630      	mov	r0, r6
 8012dd6:	f7ff ff27 	bl	8012c28 <__multiply>
 8012dda:	6020      	str	r0, [r4, #0]
 8012ddc:	f8c0 8000 	str.w	r8, [r0]
 8012de0:	4604      	mov	r4, r0
 8012de2:	e7e4      	b.n	8012dae <__pow5mult+0x5a>
 8012de4:	4638      	mov	r0, r7
 8012de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012dea:	bf00      	nop
 8012dec:	08014958 	.word	0x08014958

08012df0 <__lshift>:
 8012df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012df4:	460c      	mov	r4, r1
 8012df6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012dfa:	6923      	ldr	r3, [r4, #16]
 8012dfc:	6849      	ldr	r1, [r1, #4]
 8012dfe:	eb0a 0903 	add.w	r9, sl, r3
 8012e02:	68a3      	ldr	r3, [r4, #8]
 8012e04:	4607      	mov	r7, r0
 8012e06:	4616      	mov	r6, r2
 8012e08:	f109 0501 	add.w	r5, r9, #1
 8012e0c:	42ab      	cmp	r3, r5
 8012e0e:	db32      	blt.n	8012e76 <__lshift+0x86>
 8012e10:	4638      	mov	r0, r7
 8012e12:	f7ff fdee 	bl	80129f2 <_Balloc>
 8012e16:	2300      	movs	r3, #0
 8012e18:	4680      	mov	r8, r0
 8012e1a:	f100 0114 	add.w	r1, r0, #20
 8012e1e:	461a      	mov	r2, r3
 8012e20:	4553      	cmp	r3, sl
 8012e22:	db2b      	blt.n	8012e7c <__lshift+0x8c>
 8012e24:	6920      	ldr	r0, [r4, #16]
 8012e26:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012e2a:	f104 0314 	add.w	r3, r4, #20
 8012e2e:	f016 021f 	ands.w	r2, r6, #31
 8012e32:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012e36:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012e3a:	d025      	beq.n	8012e88 <__lshift+0x98>
 8012e3c:	f1c2 0e20 	rsb	lr, r2, #32
 8012e40:	2000      	movs	r0, #0
 8012e42:	681e      	ldr	r6, [r3, #0]
 8012e44:	468a      	mov	sl, r1
 8012e46:	4096      	lsls	r6, r2
 8012e48:	4330      	orrs	r0, r6
 8012e4a:	f84a 0b04 	str.w	r0, [sl], #4
 8012e4e:	f853 0b04 	ldr.w	r0, [r3], #4
 8012e52:	459c      	cmp	ip, r3
 8012e54:	fa20 f00e 	lsr.w	r0, r0, lr
 8012e58:	d814      	bhi.n	8012e84 <__lshift+0x94>
 8012e5a:	6048      	str	r0, [r1, #4]
 8012e5c:	b108      	cbz	r0, 8012e62 <__lshift+0x72>
 8012e5e:	f109 0502 	add.w	r5, r9, #2
 8012e62:	3d01      	subs	r5, #1
 8012e64:	4638      	mov	r0, r7
 8012e66:	f8c8 5010 	str.w	r5, [r8, #16]
 8012e6a:	4621      	mov	r1, r4
 8012e6c:	f7ff fdf5 	bl	8012a5a <_Bfree>
 8012e70:	4640      	mov	r0, r8
 8012e72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e76:	3101      	adds	r1, #1
 8012e78:	005b      	lsls	r3, r3, #1
 8012e7a:	e7c7      	b.n	8012e0c <__lshift+0x1c>
 8012e7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8012e80:	3301      	adds	r3, #1
 8012e82:	e7cd      	b.n	8012e20 <__lshift+0x30>
 8012e84:	4651      	mov	r1, sl
 8012e86:	e7dc      	b.n	8012e42 <__lshift+0x52>
 8012e88:	3904      	subs	r1, #4
 8012e8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8012e8e:	f841 2f04 	str.w	r2, [r1, #4]!
 8012e92:	459c      	cmp	ip, r3
 8012e94:	d8f9      	bhi.n	8012e8a <__lshift+0x9a>
 8012e96:	e7e4      	b.n	8012e62 <__lshift+0x72>

08012e98 <__mcmp>:
 8012e98:	6903      	ldr	r3, [r0, #16]
 8012e9a:	690a      	ldr	r2, [r1, #16]
 8012e9c:	1a9b      	subs	r3, r3, r2
 8012e9e:	b530      	push	{r4, r5, lr}
 8012ea0:	d10c      	bne.n	8012ebc <__mcmp+0x24>
 8012ea2:	0092      	lsls	r2, r2, #2
 8012ea4:	3014      	adds	r0, #20
 8012ea6:	3114      	adds	r1, #20
 8012ea8:	1884      	adds	r4, r0, r2
 8012eaa:	4411      	add	r1, r2
 8012eac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012eb0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012eb4:	4295      	cmp	r5, r2
 8012eb6:	d003      	beq.n	8012ec0 <__mcmp+0x28>
 8012eb8:	d305      	bcc.n	8012ec6 <__mcmp+0x2e>
 8012eba:	2301      	movs	r3, #1
 8012ebc:	4618      	mov	r0, r3
 8012ebe:	bd30      	pop	{r4, r5, pc}
 8012ec0:	42a0      	cmp	r0, r4
 8012ec2:	d3f3      	bcc.n	8012eac <__mcmp+0x14>
 8012ec4:	e7fa      	b.n	8012ebc <__mcmp+0x24>
 8012ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8012eca:	e7f7      	b.n	8012ebc <__mcmp+0x24>

08012ecc <__mdiff>:
 8012ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ed0:	460d      	mov	r5, r1
 8012ed2:	4607      	mov	r7, r0
 8012ed4:	4611      	mov	r1, r2
 8012ed6:	4628      	mov	r0, r5
 8012ed8:	4614      	mov	r4, r2
 8012eda:	f7ff ffdd 	bl	8012e98 <__mcmp>
 8012ede:	1e06      	subs	r6, r0, #0
 8012ee0:	d108      	bne.n	8012ef4 <__mdiff+0x28>
 8012ee2:	4631      	mov	r1, r6
 8012ee4:	4638      	mov	r0, r7
 8012ee6:	f7ff fd84 	bl	80129f2 <_Balloc>
 8012eea:	2301      	movs	r3, #1
 8012eec:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8012ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ef4:	bfa4      	itt	ge
 8012ef6:	4623      	movge	r3, r4
 8012ef8:	462c      	movge	r4, r5
 8012efa:	4638      	mov	r0, r7
 8012efc:	6861      	ldr	r1, [r4, #4]
 8012efe:	bfa6      	itte	ge
 8012f00:	461d      	movge	r5, r3
 8012f02:	2600      	movge	r6, #0
 8012f04:	2601      	movlt	r6, #1
 8012f06:	f7ff fd74 	bl	80129f2 <_Balloc>
 8012f0a:	692b      	ldr	r3, [r5, #16]
 8012f0c:	60c6      	str	r6, [r0, #12]
 8012f0e:	6926      	ldr	r6, [r4, #16]
 8012f10:	f105 0914 	add.w	r9, r5, #20
 8012f14:	f104 0214 	add.w	r2, r4, #20
 8012f18:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8012f1c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8012f20:	f100 0514 	add.w	r5, r0, #20
 8012f24:	f04f 0e00 	mov.w	lr, #0
 8012f28:	f852 ab04 	ldr.w	sl, [r2], #4
 8012f2c:	f859 4b04 	ldr.w	r4, [r9], #4
 8012f30:	fa1e f18a 	uxtah	r1, lr, sl
 8012f34:	b2a3      	uxth	r3, r4
 8012f36:	1ac9      	subs	r1, r1, r3
 8012f38:	0c23      	lsrs	r3, r4, #16
 8012f3a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8012f3e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8012f42:	b289      	uxth	r1, r1
 8012f44:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8012f48:	45c8      	cmp	r8, r9
 8012f4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8012f4e:	4694      	mov	ip, r2
 8012f50:	f845 3b04 	str.w	r3, [r5], #4
 8012f54:	d8e8      	bhi.n	8012f28 <__mdiff+0x5c>
 8012f56:	45bc      	cmp	ip, r7
 8012f58:	d304      	bcc.n	8012f64 <__mdiff+0x98>
 8012f5a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8012f5e:	b183      	cbz	r3, 8012f82 <__mdiff+0xb6>
 8012f60:	6106      	str	r6, [r0, #16]
 8012f62:	e7c5      	b.n	8012ef0 <__mdiff+0x24>
 8012f64:	f85c 1b04 	ldr.w	r1, [ip], #4
 8012f68:	fa1e f381 	uxtah	r3, lr, r1
 8012f6c:	141a      	asrs	r2, r3, #16
 8012f6e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8012f72:	b29b      	uxth	r3, r3
 8012f74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012f78:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8012f7c:	f845 3b04 	str.w	r3, [r5], #4
 8012f80:	e7e9      	b.n	8012f56 <__mdiff+0x8a>
 8012f82:	3e01      	subs	r6, #1
 8012f84:	e7e9      	b.n	8012f5a <__mdiff+0x8e>
	...

08012f88 <__ulp>:
 8012f88:	4b12      	ldr	r3, [pc, #72]	; (8012fd4 <__ulp+0x4c>)
 8012f8a:	ee10 2a90 	vmov	r2, s1
 8012f8e:	401a      	ands	r2, r3
 8012f90:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	dd04      	ble.n	8012fa2 <__ulp+0x1a>
 8012f98:	2000      	movs	r0, #0
 8012f9a:	4619      	mov	r1, r3
 8012f9c:	ec41 0b10 	vmov	d0, r0, r1
 8012fa0:	4770      	bx	lr
 8012fa2:	425b      	negs	r3, r3
 8012fa4:	151b      	asrs	r3, r3, #20
 8012fa6:	2b13      	cmp	r3, #19
 8012fa8:	f04f 0000 	mov.w	r0, #0
 8012fac:	f04f 0100 	mov.w	r1, #0
 8012fb0:	dc04      	bgt.n	8012fbc <__ulp+0x34>
 8012fb2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8012fb6:	fa42 f103 	asr.w	r1, r2, r3
 8012fba:	e7ef      	b.n	8012f9c <__ulp+0x14>
 8012fbc:	3b14      	subs	r3, #20
 8012fbe:	2b1e      	cmp	r3, #30
 8012fc0:	f04f 0201 	mov.w	r2, #1
 8012fc4:	bfda      	itte	le
 8012fc6:	f1c3 031f 	rsble	r3, r3, #31
 8012fca:	fa02 f303 	lslle.w	r3, r2, r3
 8012fce:	4613      	movgt	r3, r2
 8012fd0:	4618      	mov	r0, r3
 8012fd2:	e7e3      	b.n	8012f9c <__ulp+0x14>
 8012fd4:	7ff00000 	.word	0x7ff00000

08012fd8 <__b2d>:
 8012fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fda:	6905      	ldr	r5, [r0, #16]
 8012fdc:	f100 0714 	add.w	r7, r0, #20
 8012fe0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8012fe4:	1f2e      	subs	r6, r5, #4
 8012fe6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012fea:	4620      	mov	r0, r4
 8012fec:	f7ff fdc5 	bl	8012b7a <__hi0bits>
 8012ff0:	f1c0 0320 	rsb	r3, r0, #32
 8012ff4:	280a      	cmp	r0, #10
 8012ff6:	600b      	str	r3, [r1, #0]
 8012ff8:	f8df c074 	ldr.w	ip, [pc, #116]	; 8013070 <__b2d+0x98>
 8012ffc:	dc14      	bgt.n	8013028 <__b2d+0x50>
 8012ffe:	f1c0 0e0b 	rsb	lr, r0, #11
 8013002:	fa24 f10e 	lsr.w	r1, r4, lr
 8013006:	42b7      	cmp	r7, r6
 8013008:	ea41 030c 	orr.w	r3, r1, ip
 801300c:	bf34      	ite	cc
 801300e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8013012:	2100      	movcs	r1, #0
 8013014:	3015      	adds	r0, #21
 8013016:	fa04 f000 	lsl.w	r0, r4, r0
 801301a:	fa21 f10e 	lsr.w	r1, r1, lr
 801301e:	ea40 0201 	orr.w	r2, r0, r1
 8013022:	ec43 2b10 	vmov	d0, r2, r3
 8013026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013028:	42b7      	cmp	r7, r6
 801302a:	bf3a      	itte	cc
 801302c:	f1a5 0608 	subcc.w	r6, r5, #8
 8013030:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8013034:	2100      	movcs	r1, #0
 8013036:	380b      	subs	r0, #11
 8013038:	d015      	beq.n	8013066 <__b2d+0x8e>
 801303a:	4084      	lsls	r4, r0
 801303c:	f1c0 0520 	rsb	r5, r0, #32
 8013040:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8013044:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8013048:	42be      	cmp	r6, r7
 801304a:	fa21 fc05 	lsr.w	ip, r1, r5
 801304e:	ea44 030c 	orr.w	r3, r4, ip
 8013052:	bf8c      	ite	hi
 8013054:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8013058:	2400      	movls	r4, #0
 801305a:	fa01 f000 	lsl.w	r0, r1, r0
 801305e:	40ec      	lsrs	r4, r5
 8013060:	ea40 0204 	orr.w	r2, r0, r4
 8013064:	e7dd      	b.n	8013022 <__b2d+0x4a>
 8013066:	ea44 030c 	orr.w	r3, r4, ip
 801306a:	460a      	mov	r2, r1
 801306c:	e7d9      	b.n	8013022 <__b2d+0x4a>
 801306e:	bf00      	nop
 8013070:	3ff00000 	.word	0x3ff00000

08013074 <__d2b>:
 8013074:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013078:	460e      	mov	r6, r1
 801307a:	2101      	movs	r1, #1
 801307c:	ec59 8b10 	vmov	r8, r9, d0
 8013080:	4615      	mov	r5, r2
 8013082:	f7ff fcb6 	bl	80129f2 <_Balloc>
 8013086:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801308a:	4607      	mov	r7, r0
 801308c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013090:	bb34      	cbnz	r4, 80130e0 <__d2b+0x6c>
 8013092:	9301      	str	r3, [sp, #4]
 8013094:	f1b8 0300 	subs.w	r3, r8, #0
 8013098:	d027      	beq.n	80130ea <__d2b+0x76>
 801309a:	a802      	add	r0, sp, #8
 801309c:	f840 3d08 	str.w	r3, [r0, #-8]!
 80130a0:	f7ff fd8a 	bl	8012bb8 <__lo0bits>
 80130a4:	9900      	ldr	r1, [sp, #0]
 80130a6:	b1f0      	cbz	r0, 80130e6 <__d2b+0x72>
 80130a8:	9a01      	ldr	r2, [sp, #4]
 80130aa:	f1c0 0320 	rsb	r3, r0, #32
 80130ae:	fa02 f303 	lsl.w	r3, r2, r3
 80130b2:	430b      	orrs	r3, r1
 80130b4:	40c2      	lsrs	r2, r0
 80130b6:	617b      	str	r3, [r7, #20]
 80130b8:	9201      	str	r2, [sp, #4]
 80130ba:	9b01      	ldr	r3, [sp, #4]
 80130bc:	61bb      	str	r3, [r7, #24]
 80130be:	2b00      	cmp	r3, #0
 80130c0:	bf14      	ite	ne
 80130c2:	2102      	movne	r1, #2
 80130c4:	2101      	moveq	r1, #1
 80130c6:	6139      	str	r1, [r7, #16]
 80130c8:	b1c4      	cbz	r4, 80130fc <__d2b+0x88>
 80130ca:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80130ce:	4404      	add	r4, r0
 80130d0:	6034      	str	r4, [r6, #0]
 80130d2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80130d6:	6028      	str	r0, [r5, #0]
 80130d8:	4638      	mov	r0, r7
 80130da:	b003      	add	sp, #12
 80130dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80130e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80130e4:	e7d5      	b.n	8013092 <__d2b+0x1e>
 80130e6:	6179      	str	r1, [r7, #20]
 80130e8:	e7e7      	b.n	80130ba <__d2b+0x46>
 80130ea:	a801      	add	r0, sp, #4
 80130ec:	f7ff fd64 	bl	8012bb8 <__lo0bits>
 80130f0:	9b01      	ldr	r3, [sp, #4]
 80130f2:	617b      	str	r3, [r7, #20]
 80130f4:	2101      	movs	r1, #1
 80130f6:	6139      	str	r1, [r7, #16]
 80130f8:	3020      	adds	r0, #32
 80130fa:	e7e5      	b.n	80130c8 <__d2b+0x54>
 80130fc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8013100:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013104:	6030      	str	r0, [r6, #0]
 8013106:	6918      	ldr	r0, [r3, #16]
 8013108:	f7ff fd37 	bl	8012b7a <__hi0bits>
 801310c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8013110:	e7e1      	b.n	80130d6 <__d2b+0x62>

08013112 <__ratio>:
 8013112:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013116:	4688      	mov	r8, r1
 8013118:	4669      	mov	r1, sp
 801311a:	4681      	mov	r9, r0
 801311c:	f7ff ff5c 	bl	8012fd8 <__b2d>
 8013120:	a901      	add	r1, sp, #4
 8013122:	4640      	mov	r0, r8
 8013124:	ec57 6b10 	vmov	r6, r7, d0
 8013128:	f7ff ff56 	bl	8012fd8 <__b2d>
 801312c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013130:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8013134:	eba3 0c02 	sub.w	ip, r3, r2
 8013138:	e9dd 3200 	ldrd	r3, r2, [sp]
 801313c:	1a9b      	subs	r3, r3, r2
 801313e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8013142:	ec5b ab10 	vmov	sl, fp, d0
 8013146:	2b00      	cmp	r3, #0
 8013148:	bfce      	itee	gt
 801314a:	463a      	movgt	r2, r7
 801314c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013150:	465a      	movle	r2, fp
 8013152:	4659      	mov	r1, fp
 8013154:	463d      	mov	r5, r7
 8013156:	bfd4      	ite	le
 8013158:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 801315c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8013160:	4630      	mov	r0, r6
 8013162:	ee10 2a10 	vmov	r2, s0
 8013166:	460b      	mov	r3, r1
 8013168:	4629      	mov	r1, r5
 801316a:	f7ed fb87 	bl	800087c <__aeabi_ddiv>
 801316e:	ec41 0b10 	vmov	d0, r0, r1
 8013172:	b003      	add	sp, #12
 8013174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013178 <__copybits>:
 8013178:	3901      	subs	r1, #1
 801317a:	b510      	push	{r4, lr}
 801317c:	1149      	asrs	r1, r1, #5
 801317e:	6914      	ldr	r4, [r2, #16]
 8013180:	3101      	adds	r1, #1
 8013182:	f102 0314 	add.w	r3, r2, #20
 8013186:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801318a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801318e:	42a3      	cmp	r3, r4
 8013190:	4602      	mov	r2, r0
 8013192:	d303      	bcc.n	801319c <__copybits+0x24>
 8013194:	2300      	movs	r3, #0
 8013196:	428a      	cmp	r2, r1
 8013198:	d305      	bcc.n	80131a6 <__copybits+0x2e>
 801319a:	bd10      	pop	{r4, pc}
 801319c:	f853 2b04 	ldr.w	r2, [r3], #4
 80131a0:	f840 2b04 	str.w	r2, [r0], #4
 80131a4:	e7f3      	b.n	801318e <__copybits+0x16>
 80131a6:	f842 3b04 	str.w	r3, [r2], #4
 80131aa:	e7f4      	b.n	8013196 <__copybits+0x1e>

080131ac <__any_on>:
 80131ac:	f100 0214 	add.w	r2, r0, #20
 80131b0:	6900      	ldr	r0, [r0, #16]
 80131b2:	114b      	asrs	r3, r1, #5
 80131b4:	4298      	cmp	r0, r3
 80131b6:	b510      	push	{r4, lr}
 80131b8:	db11      	blt.n	80131de <__any_on+0x32>
 80131ba:	dd0a      	ble.n	80131d2 <__any_on+0x26>
 80131bc:	f011 011f 	ands.w	r1, r1, #31
 80131c0:	d007      	beq.n	80131d2 <__any_on+0x26>
 80131c2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80131c6:	fa24 f001 	lsr.w	r0, r4, r1
 80131ca:	fa00 f101 	lsl.w	r1, r0, r1
 80131ce:	428c      	cmp	r4, r1
 80131d0:	d10b      	bne.n	80131ea <__any_on+0x3e>
 80131d2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80131d6:	4293      	cmp	r3, r2
 80131d8:	d803      	bhi.n	80131e2 <__any_on+0x36>
 80131da:	2000      	movs	r0, #0
 80131dc:	bd10      	pop	{r4, pc}
 80131de:	4603      	mov	r3, r0
 80131e0:	e7f7      	b.n	80131d2 <__any_on+0x26>
 80131e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80131e6:	2900      	cmp	r1, #0
 80131e8:	d0f5      	beq.n	80131d6 <__any_on+0x2a>
 80131ea:	2001      	movs	r0, #1
 80131ec:	e7f6      	b.n	80131dc <__any_on+0x30>

080131ee <_calloc_r>:
 80131ee:	b538      	push	{r3, r4, r5, lr}
 80131f0:	fb02 f401 	mul.w	r4, r2, r1
 80131f4:	4621      	mov	r1, r4
 80131f6:	f000 f857 	bl	80132a8 <_malloc_r>
 80131fa:	4605      	mov	r5, r0
 80131fc:	b118      	cbz	r0, 8013206 <_calloc_r+0x18>
 80131fe:	4622      	mov	r2, r4
 8013200:	2100      	movs	r1, #0
 8013202:	f7fc f911 	bl	800f428 <memset>
 8013206:	4628      	mov	r0, r5
 8013208:	bd38      	pop	{r3, r4, r5, pc}
	...

0801320c <_free_r>:
 801320c:	b538      	push	{r3, r4, r5, lr}
 801320e:	4605      	mov	r5, r0
 8013210:	2900      	cmp	r1, #0
 8013212:	d045      	beq.n	80132a0 <_free_r+0x94>
 8013214:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013218:	1f0c      	subs	r4, r1, #4
 801321a:	2b00      	cmp	r3, #0
 801321c:	bfb8      	it	lt
 801321e:	18e4      	addlt	r4, r4, r3
 8013220:	f000 ffa5 	bl	801416e <__malloc_lock>
 8013224:	4a1f      	ldr	r2, [pc, #124]	; (80132a4 <_free_r+0x98>)
 8013226:	6813      	ldr	r3, [r2, #0]
 8013228:	4610      	mov	r0, r2
 801322a:	b933      	cbnz	r3, 801323a <_free_r+0x2e>
 801322c:	6063      	str	r3, [r4, #4]
 801322e:	6014      	str	r4, [r2, #0]
 8013230:	4628      	mov	r0, r5
 8013232:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013236:	f000 bf9b 	b.w	8014170 <__malloc_unlock>
 801323a:	42a3      	cmp	r3, r4
 801323c:	d90c      	bls.n	8013258 <_free_r+0x4c>
 801323e:	6821      	ldr	r1, [r4, #0]
 8013240:	1862      	adds	r2, r4, r1
 8013242:	4293      	cmp	r3, r2
 8013244:	bf04      	itt	eq
 8013246:	681a      	ldreq	r2, [r3, #0]
 8013248:	685b      	ldreq	r3, [r3, #4]
 801324a:	6063      	str	r3, [r4, #4]
 801324c:	bf04      	itt	eq
 801324e:	1852      	addeq	r2, r2, r1
 8013250:	6022      	streq	r2, [r4, #0]
 8013252:	6004      	str	r4, [r0, #0]
 8013254:	e7ec      	b.n	8013230 <_free_r+0x24>
 8013256:	4613      	mov	r3, r2
 8013258:	685a      	ldr	r2, [r3, #4]
 801325a:	b10a      	cbz	r2, 8013260 <_free_r+0x54>
 801325c:	42a2      	cmp	r2, r4
 801325e:	d9fa      	bls.n	8013256 <_free_r+0x4a>
 8013260:	6819      	ldr	r1, [r3, #0]
 8013262:	1858      	adds	r0, r3, r1
 8013264:	42a0      	cmp	r0, r4
 8013266:	d10b      	bne.n	8013280 <_free_r+0x74>
 8013268:	6820      	ldr	r0, [r4, #0]
 801326a:	4401      	add	r1, r0
 801326c:	1858      	adds	r0, r3, r1
 801326e:	4282      	cmp	r2, r0
 8013270:	6019      	str	r1, [r3, #0]
 8013272:	d1dd      	bne.n	8013230 <_free_r+0x24>
 8013274:	6810      	ldr	r0, [r2, #0]
 8013276:	6852      	ldr	r2, [r2, #4]
 8013278:	605a      	str	r2, [r3, #4]
 801327a:	4401      	add	r1, r0
 801327c:	6019      	str	r1, [r3, #0]
 801327e:	e7d7      	b.n	8013230 <_free_r+0x24>
 8013280:	d902      	bls.n	8013288 <_free_r+0x7c>
 8013282:	230c      	movs	r3, #12
 8013284:	602b      	str	r3, [r5, #0]
 8013286:	e7d3      	b.n	8013230 <_free_r+0x24>
 8013288:	6820      	ldr	r0, [r4, #0]
 801328a:	1821      	adds	r1, r4, r0
 801328c:	428a      	cmp	r2, r1
 801328e:	bf04      	itt	eq
 8013290:	6811      	ldreq	r1, [r2, #0]
 8013292:	6852      	ldreq	r2, [r2, #4]
 8013294:	6062      	str	r2, [r4, #4]
 8013296:	bf04      	itt	eq
 8013298:	1809      	addeq	r1, r1, r0
 801329a:	6021      	streq	r1, [r4, #0]
 801329c:	605c      	str	r4, [r3, #4]
 801329e:	e7c7      	b.n	8013230 <_free_r+0x24>
 80132a0:	bd38      	pop	{r3, r4, r5, pc}
 80132a2:	bf00      	nop
 80132a4:	200007d8 	.word	0x200007d8

080132a8 <_malloc_r>:
 80132a8:	b570      	push	{r4, r5, r6, lr}
 80132aa:	1ccd      	adds	r5, r1, #3
 80132ac:	f025 0503 	bic.w	r5, r5, #3
 80132b0:	3508      	adds	r5, #8
 80132b2:	2d0c      	cmp	r5, #12
 80132b4:	bf38      	it	cc
 80132b6:	250c      	movcc	r5, #12
 80132b8:	2d00      	cmp	r5, #0
 80132ba:	4606      	mov	r6, r0
 80132bc:	db01      	blt.n	80132c2 <_malloc_r+0x1a>
 80132be:	42a9      	cmp	r1, r5
 80132c0:	d903      	bls.n	80132ca <_malloc_r+0x22>
 80132c2:	230c      	movs	r3, #12
 80132c4:	6033      	str	r3, [r6, #0]
 80132c6:	2000      	movs	r0, #0
 80132c8:	bd70      	pop	{r4, r5, r6, pc}
 80132ca:	f000 ff50 	bl	801416e <__malloc_lock>
 80132ce:	4a21      	ldr	r2, [pc, #132]	; (8013354 <_malloc_r+0xac>)
 80132d0:	6814      	ldr	r4, [r2, #0]
 80132d2:	4621      	mov	r1, r4
 80132d4:	b991      	cbnz	r1, 80132fc <_malloc_r+0x54>
 80132d6:	4c20      	ldr	r4, [pc, #128]	; (8013358 <_malloc_r+0xb0>)
 80132d8:	6823      	ldr	r3, [r4, #0]
 80132da:	b91b      	cbnz	r3, 80132e4 <_malloc_r+0x3c>
 80132dc:	4630      	mov	r0, r6
 80132de:	f000 fde3 	bl	8013ea8 <_sbrk_r>
 80132e2:	6020      	str	r0, [r4, #0]
 80132e4:	4629      	mov	r1, r5
 80132e6:	4630      	mov	r0, r6
 80132e8:	f000 fdde 	bl	8013ea8 <_sbrk_r>
 80132ec:	1c43      	adds	r3, r0, #1
 80132ee:	d124      	bne.n	801333a <_malloc_r+0x92>
 80132f0:	230c      	movs	r3, #12
 80132f2:	6033      	str	r3, [r6, #0]
 80132f4:	4630      	mov	r0, r6
 80132f6:	f000 ff3b 	bl	8014170 <__malloc_unlock>
 80132fa:	e7e4      	b.n	80132c6 <_malloc_r+0x1e>
 80132fc:	680b      	ldr	r3, [r1, #0]
 80132fe:	1b5b      	subs	r3, r3, r5
 8013300:	d418      	bmi.n	8013334 <_malloc_r+0x8c>
 8013302:	2b0b      	cmp	r3, #11
 8013304:	d90f      	bls.n	8013326 <_malloc_r+0x7e>
 8013306:	600b      	str	r3, [r1, #0]
 8013308:	50cd      	str	r5, [r1, r3]
 801330a:	18cc      	adds	r4, r1, r3
 801330c:	4630      	mov	r0, r6
 801330e:	f000 ff2f 	bl	8014170 <__malloc_unlock>
 8013312:	f104 000b 	add.w	r0, r4, #11
 8013316:	1d23      	adds	r3, r4, #4
 8013318:	f020 0007 	bic.w	r0, r0, #7
 801331c:	1ac3      	subs	r3, r0, r3
 801331e:	d0d3      	beq.n	80132c8 <_malloc_r+0x20>
 8013320:	425a      	negs	r2, r3
 8013322:	50e2      	str	r2, [r4, r3]
 8013324:	e7d0      	b.n	80132c8 <_malloc_r+0x20>
 8013326:	428c      	cmp	r4, r1
 8013328:	684b      	ldr	r3, [r1, #4]
 801332a:	bf16      	itet	ne
 801332c:	6063      	strne	r3, [r4, #4]
 801332e:	6013      	streq	r3, [r2, #0]
 8013330:	460c      	movne	r4, r1
 8013332:	e7eb      	b.n	801330c <_malloc_r+0x64>
 8013334:	460c      	mov	r4, r1
 8013336:	6849      	ldr	r1, [r1, #4]
 8013338:	e7cc      	b.n	80132d4 <_malloc_r+0x2c>
 801333a:	1cc4      	adds	r4, r0, #3
 801333c:	f024 0403 	bic.w	r4, r4, #3
 8013340:	42a0      	cmp	r0, r4
 8013342:	d005      	beq.n	8013350 <_malloc_r+0xa8>
 8013344:	1a21      	subs	r1, r4, r0
 8013346:	4630      	mov	r0, r6
 8013348:	f000 fdae 	bl	8013ea8 <_sbrk_r>
 801334c:	3001      	adds	r0, #1
 801334e:	d0cf      	beq.n	80132f0 <_malloc_r+0x48>
 8013350:	6025      	str	r5, [r4, #0]
 8013352:	e7db      	b.n	801330c <_malloc_r+0x64>
 8013354:	200007d8 	.word	0x200007d8
 8013358:	200007dc 	.word	0x200007dc

0801335c <__ssputs_r>:
 801335c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013360:	688e      	ldr	r6, [r1, #8]
 8013362:	429e      	cmp	r6, r3
 8013364:	4682      	mov	sl, r0
 8013366:	460c      	mov	r4, r1
 8013368:	4690      	mov	r8, r2
 801336a:	4699      	mov	r9, r3
 801336c:	d837      	bhi.n	80133de <__ssputs_r+0x82>
 801336e:	898a      	ldrh	r2, [r1, #12]
 8013370:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013374:	d031      	beq.n	80133da <__ssputs_r+0x7e>
 8013376:	6825      	ldr	r5, [r4, #0]
 8013378:	6909      	ldr	r1, [r1, #16]
 801337a:	1a6f      	subs	r7, r5, r1
 801337c:	6965      	ldr	r5, [r4, #20]
 801337e:	2302      	movs	r3, #2
 8013380:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013384:	fb95 f5f3 	sdiv	r5, r5, r3
 8013388:	f109 0301 	add.w	r3, r9, #1
 801338c:	443b      	add	r3, r7
 801338e:	429d      	cmp	r5, r3
 8013390:	bf38      	it	cc
 8013392:	461d      	movcc	r5, r3
 8013394:	0553      	lsls	r3, r2, #21
 8013396:	d530      	bpl.n	80133fa <__ssputs_r+0x9e>
 8013398:	4629      	mov	r1, r5
 801339a:	f7ff ff85 	bl	80132a8 <_malloc_r>
 801339e:	4606      	mov	r6, r0
 80133a0:	b950      	cbnz	r0, 80133b8 <__ssputs_r+0x5c>
 80133a2:	230c      	movs	r3, #12
 80133a4:	f8ca 3000 	str.w	r3, [sl]
 80133a8:	89a3      	ldrh	r3, [r4, #12]
 80133aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80133ae:	81a3      	strh	r3, [r4, #12]
 80133b0:	f04f 30ff 	mov.w	r0, #4294967295
 80133b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80133b8:	463a      	mov	r2, r7
 80133ba:	6921      	ldr	r1, [r4, #16]
 80133bc:	f7ff fb0e 	bl	80129dc <memcpy>
 80133c0:	89a3      	ldrh	r3, [r4, #12]
 80133c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80133c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80133ca:	81a3      	strh	r3, [r4, #12]
 80133cc:	6126      	str	r6, [r4, #16]
 80133ce:	6165      	str	r5, [r4, #20]
 80133d0:	443e      	add	r6, r7
 80133d2:	1bed      	subs	r5, r5, r7
 80133d4:	6026      	str	r6, [r4, #0]
 80133d6:	60a5      	str	r5, [r4, #8]
 80133d8:	464e      	mov	r6, r9
 80133da:	454e      	cmp	r6, r9
 80133dc:	d900      	bls.n	80133e0 <__ssputs_r+0x84>
 80133de:	464e      	mov	r6, r9
 80133e0:	4632      	mov	r2, r6
 80133e2:	4641      	mov	r1, r8
 80133e4:	6820      	ldr	r0, [r4, #0]
 80133e6:	f000 fea9 	bl	801413c <memmove>
 80133ea:	68a3      	ldr	r3, [r4, #8]
 80133ec:	1b9b      	subs	r3, r3, r6
 80133ee:	60a3      	str	r3, [r4, #8]
 80133f0:	6823      	ldr	r3, [r4, #0]
 80133f2:	441e      	add	r6, r3
 80133f4:	6026      	str	r6, [r4, #0]
 80133f6:	2000      	movs	r0, #0
 80133f8:	e7dc      	b.n	80133b4 <__ssputs_r+0x58>
 80133fa:	462a      	mov	r2, r5
 80133fc:	f000 feb9 	bl	8014172 <_realloc_r>
 8013400:	4606      	mov	r6, r0
 8013402:	2800      	cmp	r0, #0
 8013404:	d1e2      	bne.n	80133cc <__ssputs_r+0x70>
 8013406:	6921      	ldr	r1, [r4, #16]
 8013408:	4650      	mov	r0, sl
 801340a:	f7ff feff 	bl	801320c <_free_r>
 801340e:	e7c8      	b.n	80133a2 <__ssputs_r+0x46>

08013410 <_svfiprintf_r>:
 8013410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013414:	461d      	mov	r5, r3
 8013416:	898b      	ldrh	r3, [r1, #12]
 8013418:	061f      	lsls	r7, r3, #24
 801341a:	b09d      	sub	sp, #116	; 0x74
 801341c:	4680      	mov	r8, r0
 801341e:	460c      	mov	r4, r1
 8013420:	4616      	mov	r6, r2
 8013422:	d50f      	bpl.n	8013444 <_svfiprintf_r+0x34>
 8013424:	690b      	ldr	r3, [r1, #16]
 8013426:	b96b      	cbnz	r3, 8013444 <_svfiprintf_r+0x34>
 8013428:	2140      	movs	r1, #64	; 0x40
 801342a:	f7ff ff3d 	bl	80132a8 <_malloc_r>
 801342e:	6020      	str	r0, [r4, #0]
 8013430:	6120      	str	r0, [r4, #16]
 8013432:	b928      	cbnz	r0, 8013440 <_svfiprintf_r+0x30>
 8013434:	230c      	movs	r3, #12
 8013436:	f8c8 3000 	str.w	r3, [r8]
 801343a:	f04f 30ff 	mov.w	r0, #4294967295
 801343e:	e0c8      	b.n	80135d2 <_svfiprintf_r+0x1c2>
 8013440:	2340      	movs	r3, #64	; 0x40
 8013442:	6163      	str	r3, [r4, #20]
 8013444:	2300      	movs	r3, #0
 8013446:	9309      	str	r3, [sp, #36]	; 0x24
 8013448:	2320      	movs	r3, #32
 801344a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801344e:	2330      	movs	r3, #48	; 0x30
 8013450:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013454:	9503      	str	r5, [sp, #12]
 8013456:	f04f 0b01 	mov.w	fp, #1
 801345a:	4637      	mov	r7, r6
 801345c:	463d      	mov	r5, r7
 801345e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013462:	b10b      	cbz	r3, 8013468 <_svfiprintf_r+0x58>
 8013464:	2b25      	cmp	r3, #37	; 0x25
 8013466:	d13e      	bne.n	80134e6 <_svfiprintf_r+0xd6>
 8013468:	ebb7 0a06 	subs.w	sl, r7, r6
 801346c:	d00b      	beq.n	8013486 <_svfiprintf_r+0x76>
 801346e:	4653      	mov	r3, sl
 8013470:	4632      	mov	r2, r6
 8013472:	4621      	mov	r1, r4
 8013474:	4640      	mov	r0, r8
 8013476:	f7ff ff71 	bl	801335c <__ssputs_r>
 801347a:	3001      	adds	r0, #1
 801347c:	f000 80a4 	beq.w	80135c8 <_svfiprintf_r+0x1b8>
 8013480:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013482:	4453      	add	r3, sl
 8013484:	9309      	str	r3, [sp, #36]	; 0x24
 8013486:	783b      	ldrb	r3, [r7, #0]
 8013488:	2b00      	cmp	r3, #0
 801348a:	f000 809d 	beq.w	80135c8 <_svfiprintf_r+0x1b8>
 801348e:	2300      	movs	r3, #0
 8013490:	f04f 32ff 	mov.w	r2, #4294967295
 8013494:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013498:	9304      	str	r3, [sp, #16]
 801349a:	9307      	str	r3, [sp, #28]
 801349c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80134a0:	931a      	str	r3, [sp, #104]	; 0x68
 80134a2:	462f      	mov	r7, r5
 80134a4:	2205      	movs	r2, #5
 80134a6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80134aa:	4850      	ldr	r0, [pc, #320]	; (80135ec <_svfiprintf_r+0x1dc>)
 80134ac:	f7ec feb0 	bl	8000210 <memchr>
 80134b0:	9b04      	ldr	r3, [sp, #16]
 80134b2:	b9d0      	cbnz	r0, 80134ea <_svfiprintf_r+0xda>
 80134b4:	06d9      	lsls	r1, r3, #27
 80134b6:	bf44      	itt	mi
 80134b8:	2220      	movmi	r2, #32
 80134ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80134be:	071a      	lsls	r2, r3, #28
 80134c0:	bf44      	itt	mi
 80134c2:	222b      	movmi	r2, #43	; 0x2b
 80134c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80134c8:	782a      	ldrb	r2, [r5, #0]
 80134ca:	2a2a      	cmp	r2, #42	; 0x2a
 80134cc:	d015      	beq.n	80134fa <_svfiprintf_r+0xea>
 80134ce:	9a07      	ldr	r2, [sp, #28]
 80134d0:	462f      	mov	r7, r5
 80134d2:	2000      	movs	r0, #0
 80134d4:	250a      	movs	r5, #10
 80134d6:	4639      	mov	r1, r7
 80134d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80134dc:	3b30      	subs	r3, #48	; 0x30
 80134de:	2b09      	cmp	r3, #9
 80134e0:	d94d      	bls.n	801357e <_svfiprintf_r+0x16e>
 80134e2:	b1b8      	cbz	r0, 8013514 <_svfiprintf_r+0x104>
 80134e4:	e00f      	b.n	8013506 <_svfiprintf_r+0xf6>
 80134e6:	462f      	mov	r7, r5
 80134e8:	e7b8      	b.n	801345c <_svfiprintf_r+0x4c>
 80134ea:	4a40      	ldr	r2, [pc, #256]	; (80135ec <_svfiprintf_r+0x1dc>)
 80134ec:	1a80      	subs	r0, r0, r2
 80134ee:	fa0b f000 	lsl.w	r0, fp, r0
 80134f2:	4318      	orrs	r0, r3
 80134f4:	9004      	str	r0, [sp, #16]
 80134f6:	463d      	mov	r5, r7
 80134f8:	e7d3      	b.n	80134a2 <_svfiprintf_r+0x92>
 80134fa:	9a03      	ldr	r2, [sp, #12]
 80134fc:	1d11      	adds	r1, r2, #4
 80134fe:	6812      	ldr	r2, [r2, #0]
 8013500:	9103      	str	r1, [sp, #12]
 8013502:	2a00      	cmp	r2, #0
 8013504:	db01      	blt.n	801350a <_svfiprintf_r+0xfa>
 8013506:	9207      	str	r2, [sp, #28]
 8013508:	e004      	b.n	8013514 <_svfiprintf_r+0x104>
 801350a:	4252      	negs	r2, r2
 801350c:	f043 0302 	orr.w	r3, r3, #2
 8013510:	9207      	str	r2, [sp, #28]
 8013512:	9304      	str	r3, [sp, #16]
 8013514:	783b      	ldrb	r3, [r7, #0]
 8013516:	2b2e      	cmp	r3, #46	; 0x2e
 8013518:	d10c      	bne.n	8013534 <_svfiprintf_r+0x124>
 801351a:	787b      	ldrb	r3, [r7, #1]
 801351c:	2b2a      	cmp	r3, #42	; 0x2a
 801351e:	d133      	bne.n	8013588 <_svfiprintf_r+0x178>
 8013520:	9b03      	ldr	r3, [sp, #12]
 8013522:	1d1a      	adds	r2, r3, #4
 8013524:	681b      	ldr	r3, [r3, #0]
 8013526:	9203      	str	r2, [sp, #12]
 8013528:	2b00      	cmp	r3, #0
 801352a:	bfb8      	it	lt
 801352c:	f04f 33ff 	movlt.w	r3, #4294967295
 8013530:	3702      	adds	r7, #2
 8013532:	9305      	str	r3, [sp, #20]
 8013534:	4d2e      	ldr	r5, [pc, #184]	; (80135f0 <_svfiprintf_r+0x1e0>)
 8013536:	7839      	ldrb	r1, [r7, #0]
 8013538:	2203      	movs	r2, #3
 801353a:	4628      	mov	r0, r5
 801353c:	f7ec fe68 	bl	8000210 <memchr>
 8013540:	b138      	cbz	r0, 8013552 <_svfiprintf_r+0x142>
 8013542:	2340      	movs	r3, #64	; 0x40
 8013544:	1b40      	subs	r0, r0, r5
 8013546:	fa03 f000 	lsl.w	r0, r3, r0
 801354a:	9b04      	ldr	r3, [sp, #16]
 801354c:	4303      	orrs	r3, r0
 801354e:	3701      	adds	r7, #1
 8013550:	9304      	str	r3, [sp, #16]
 8013552:	7839      	ldrb	r1, [r7, #0]
 8013554:	4827      	ldr	r0, [pc, #156]	; (80135f4 <_svfiprintf_r+0x1e4>)
 8013556:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801355a:	2206      	movs	r2, #6
 801355c:	1c7e      	adds	r6, r7, #1
 801355e:	f7ec fe57 	bl	8000210 <memchr>
 8013562:	2800      	cmp	r0, #0
 8013564:	d038      	beq.n	80135d8 <_svfiprintf_r+0x1c8>
 8013566:	4b24      	ldr	r3, [pc, #144]	; (80135f8 <_svfiprintf_r+0x1e8>)
 8013568:	bb13      	cbnz	r3, 80135b0 <_svfiprintf_r+0x1a0>
 801356a:	9b03      	ldr	r3, [sp, #12]
 801356c:	3307      	adds	r3, #7
 801356e:	f023 0307 	bic.w	r3, r3, #7
 8013572:	3308      	adds	r3, #8
 8013574:	9303      	str	r3, [sp, #12]
 8013576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013578:	444b      	add	r3, r9
 801357a:	9309      	str	r3, [sp, #36]	; 0x24
 801357c:	e76d      	b.n	801345a <_svfiprintf_r+0x4a>
 801357e:	fb05 3202 	mla	r2, r5, r2, r3
 8013582:	2001      	movs	r0, #1
 8013584:	460f      	mov	r7, r1
 8013586:	e7a6      	b.n	80134d6 <_svfiprintf_r+0xc6>
 8013588:	2300      	movs	r3, #0
 801358a:	3701      	adds	r7, #1
 801358c:	9305      	str	r3, [sp, #20]
 801358e:	4619      	mov	r1, r3
 8013590:	250a      	movs	r5, #10
 8013592:	4638      	mov	r0, r7
 8013594:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013598:	3a30      	subs	r2, #48	; 0x30
 801359a:	2a09      	cmp	r2, #9
 801359c:	d903      	bls.n	80135a6 <_svfiprintf_r+0x196>
 801359e:	2b00      	cmp	r3, #0
 80135a0:	d0c8      	beq.n	8013534 <_svfiprintf_r+0x124>
 80135a2:	9105      	str	r1, [sp, #20]
 80135a4:	e7c6      	b.n	8013534 <_svfiprintf_r+0x124>
 80135a6:	fb05 2101 	mla	r1, r5, r1, r2
 80135aa:	2301      	movs	r3, #1
 80135ac:	4607      	mov	r7, r0
 80135ae:	e7f0      	b.n	8013592 <_svfiprintf_r+0x182>
 80135b0:	ab03      	add	r3, sp, #12
 80135b2:	9300      	str	r3, [sp, #0]
 80135b4:	4622      	mov	r2, r4
 80135b6:	4b11      	ldr	r3, [pc, #68]	; (80135fc <_svfiprintf_r+0x1ec>)
 80135b8:	a904      	add	r1, sp, #16
 80135ba:	4640      	mov	r0, r8
 80135bc:	f7fb ffd0 	bl	800f560 <_printf_float>
 80135c0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80135c4:	4681      	mov	r9, r0
 80135c6:	d1d6      	bne.n	8013576 <_svfiprintf_r+0x166>
 80135c8:	89a3      	ldrh	r3, [r4, #12]
 80135ca:	065b      	lsls	r3, r3, #25
 80135cc:	f53f af35 	bmi.w	801343a <_svfiprintf_r+0x2a>
 80135d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80135d2:	b01d      	add	sp, #116	; 0x74
 80135d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135d8:	ab03      	add	r3, sp, #12
 80135da:	9300      	str	r3, [sp, #0]
 80135dc:	4622      	mov	r2, r4
 80135de:	4b07      	ldr	r3, [pc, #28]	; (80135fc <_svfiprintf_r+0x1ec>)
 80135e0:	a904      	add	r1, sp, #16
 80135e2:	4640      	mov	r0, r8
 80135e4:	f7fc fa72 	bl	800facc <_printf_i>
 80135e8:	e7ea      	b.n	80135c0 <_svfiprintf_r+0x1b0>
 80135ea:	bf00      	nop
 80135ec:	08014964 	.word	0x08014964
 80135f0:	0801496a 	.word	0x0801496a
 80135f4:	0801496e 	.word	0x0801496e
 80135f8:	0800f561 	.word	0x0800f561
 80135fc:	0801335d 	.word	0x0801335d

08013600 <_sungetc_r>:
 8013600:	b538      	push	{r3, r4, r5, lr}
 8013602:	1c4b      	adds	r3, r1, #1
 8013604:	4614      	mov	r4, r2
 8013606:	d103      	bne.n	8013610 <_sungetc_r+0x10>
 8013608:	f04f 35ff 	mov.w	r5, #4294967295
 801360c:	4628      	mov	r0, r5
 801360e:	bd38      	pop	{r3, r4, r5, pc}
 8013610:	8993      	ldrh	r3, [r2, #12]
 8013612:	f023 0320 	bic.w	r3, r3, #32
 8013616:	8193      	strh	r3, [r2, #12]
 8013618:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801361a:	6852      	ldr	r2, [r2, #4]
 801361c:	b2cd      	uxtb	r5, r1
 801361e:	b18b      	cbz	r3, 8013644 <_sungetc_r+0x44>
 8013620:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013622:	4293      	cmp	r3, r2
 8013624:	dd08      	ble.n	8013638 <_sungetc_r+0x38>
 8013626:	6823      	ldr	r3, [r4, #0]
 8013628:	1e5a      	subs	r2, r3, #1
 801362a:	6022      	str	r2, [r4, #0]
 801362c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013630:	6863      	ldr	r3, [r4, #4]
 8013632:	3301      	adds	r3, #1
 8013634:	6063      	str	r3, [r4, #4]
 8013636:	e7e9      	b.n	801360c <_sungetc_r+0xc>
 8013638:	4621      	mov	r1, r4
 801363a:	f000 fd15 	bl	8014068 <__submore>
 801363e:	2800      	cmp	r0, #0
 8013640:	d0f1      	beq.n	8013626 <_sungetc_r+0x26>
 8013642:	e7e1      	b.n	8013608 <_sungetc_r+0x8>
 8013644:	6921      	ldr	r1, [r4, #16]
 8013646:	6823      	ldr	r3, [r4, #0]
 8013648:	b151      	cbz	r1, 8013660 <_sungetc_r+0x60>
 801364a:	4299      	cmp	r1, r3
 801364c:	d208      	bcs.n	8013660 <_sungetc_r+0x60>
 801364e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8013652:	42a9      	cmp	r1, r5
 8013654:	d104      	bne.n	8013660 <_sungetc_r+0x60>
 8013656:	3b01      	subs	r3, #1
 8013658:	3201      	adds	r2, #1
 801365a:	6023      	str	r3, [r4, #0]
 801365c:	6062      	str	r2, [r4, #4]
 801365e:	e7d5      	b.n	801360c <_sungetc_r+0xc>
 8013660:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8013664:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013668:	6363      	str	r3, [r4, #52]	; 0x34
 801366a:	2303      	movs	r3, #3
 801366c:	63a3      	str	r3, [r4, #56]	; 0x38
 801366e:	4623      	mov	r3, r4
 8013670:	f803 5f46 	strb.w	r5, [r3, #70]!
 8013674:	6023      	str	r3, [r4, #0]
 8013676:	2301      	movs	r3, #1
 8013678:	e7dc      	b.n	8013634 <_sungetc_r+0x34>

0801367a <__ssrefill_r>:
 801367a:	b510      	push	{r4, lr}
 801367c:	460c      	mov	r4, r1
 801367e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013680:	b169      	cbz	r1, 801369e <__ssrefill_r+0x24>
 8013682:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013686:	4299      	cmp	r1, r3
 8013688:	d001      	beq.n	801368e <__ssrefill_r+0x14>
 801368a:	f7ff fdbf 	bl	801320c <_free_r>
 801368e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013690:	6063      	str	r3, [r4, #4]
 8013692:	2000      	movs	r0, #0
 8013694:	6360      	str	r0, [r4, #52]	; 0x34
 8013696:	b113      	cbz	r3, 801369e <__ssrefill_r+0x24>
 8013698:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801369a:	6023      	str	r3, [r4, #0]
 801369c:	bd10      	pop	{r4, pc}
 801369e:	6923      	ldr	r3, [r4, #16]
 80136a0:	6023      	str	r3, [r4, #0]
 80136a2:	2300      	movs	r3, #0
 80136a4:	6063      	str	r3, [r4, #4]
 80136a6:	89a3      	ldrh	r3, [r4, #12]
 80136a8:	f043 0320 	orr.w	r3, r3, #32
 80136ac:	81a3      	strh	r3, [r4, #12]
 80136ae:	f04f 30ff 	mov.w	r0, #4294967295
 80136b2:	e7f3      	b.n	801369c <__ssrefill_r+0x22>

080136b4 <__ssvfiscanf_r>:
 80136b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136b8:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80136bc:	460c      	mov	r4, r1
 80136be:	2100      	movs	r1, #0
 80136c0:	9144      	str	r1, [sp, #272]	; 0x110
 80136c2:	9145      	str	r1, [sp, #276]	; 0x114
 80136c4:	499f      	ldr	r1, [pc, #636]	; (8013944 <__ssvfiscanf_r+0x290>)
 80136c6:	91a0      	str	r1, [sp, #640]	; 0x280
 80136c8:	f10d 0804 	add.w	r8, sp, #4
 80136cc:	499e      	ldr	r1, [pc, #632]	; (8013948 <__ssvfiscanf_r+0x294>)
 80136ce:	f8df 927c 	ldr.w	r9, [pc, #636]	; 801394c <__ssvfiscanf_r+0x298>
 80136d2:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80136d6:	4606      	mov	r6, r0
 80136d8:	4692      	mov	sl, r2
 80136da:	91a1      	str	r1, [sp, #644]	; 0x284
 80136dc:	9300      	str	r3, [sp, #0]
 80136de:	270a      	movs	r7, #10
 80136e0:	f89a 3000 	ldrb.w	r3, [sl]
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	f000 812a 	beq.w	801393e <__ssvfiscanf_r+0x28a>
 80136ea:	4655      	mov	r5, sl
 80136ec:	f7ff f8c8 	bl	8012880 <__locale_ctype_ptr>
 80136f0:	f815 bb01 	ldrb.w	fp, [r5], #1
 80136f4:	4458      	add	r0, fp
 80136f6:	7843      	ldrb	r3, [r0, #1]
 80136f8:	f013 0308 	ands.w	r3, r3, #8
 80136fc:	d01c      	beq.n	8013738 <__ssvfiscanf_r+0x84>
 80136fe:	6863      	ldr	r3, [r4, #4]
 8013700:	2b00      	cmp	r3, #0
 8013702:	dd12      	ble.n	801372a <__ssvfiscanf_r+0x76>
 8013704:	f7ff f8bc 	bl	8012880 <__locale_ctype_ptr>
 8013708:	6823      	ldr	r3, [r4, #0]
 801370a:	781a      	ldrb	r2, [r3, #0]
 801370c:	4410      	add	r0, r2
 801370e:	7842      	ldrb	r2, [r0, #1]
 8013710:	0712      	lsls	r2, r2, #28
 8013712:	d401      	bmi.n	8013718 <__ssvfiscanf_r+0x64>
 8013714:	46aa      	mov	sl, r5
 8013716:	e7e3      	b.n	80136e0 <__ssvfiscanf_r+0x2c>
 8013718:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801371a:	3201      	adds	r2, #1
 801371c:	9245      	str	r2, [sp, #276]	; 0x114
 801371e:	6862      	ldr	r2, [r4, #4]
 8013720:	3301      	adds	r3, #1
 8013722:	3a01      	subs	r2, #1
 8013724:	6062      	str	r2, [r4, #4]
 8013726:	6023      	str	r3, [r4, #0]
 8013728:	e7e9      	b.n	80136fe <__ssvfiscanf_r+0x4a>
 801372a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801372c:	4621      	mov	r1, r4
 801372e:	4630      	mov	r0, r6
 8013730:	4798      	blx	r3
 8013732:	2800      	cmp	r0, #0
 8013734:	d0e6      	beq.n	8013704 <__ssvfiscanf_r+0x50>
 8013736:	e7ed      	b.n	8013714 <__ssvfiscanf_r+0x60>
 8013738:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 801373c:	f040 8082 	bne.w	8013844 <__ssvfiscanf_r+0x190>
 8013740:	9343      	str	r3, [sp, #268]	; 0x10c
 8013742:	9341      	str	r3, [sp, #260]	; 0x104
 8013744:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8013748:	2b2a      	cmp	r3, #42	; 0x2a
 801374a:	d103      	bne.n	8013754 <__ssvfiscanf_r+0xa0>
 801374c:	2310      	movs	r3, #16
 801374e:	9341      	str	r3, [sp, #260]	; 0x104
 8013750:	f10a 0502 	add.w	r5, sl, #2
 8013754:	46aa      	mov	sl, r5
 8013756:	f815 1b01 	ldrb.w	r1, [r5], #1
 801375a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801375e:	2a09      	cmp	r2, #9
 8013760:	d922      	bls.n	80137a8 <__ssvfiscanf_r+0xf4>
 8013762:	2203      	movs	r2, #3
 8013764:	4879      	ldr	r0, [pc, #484]	; (801394c <__ssvfiscanf_r+0x298>)
 8013766:	f7ec fd53 	bl	8000210 <memchr>
 801376a:	b138      	cbz	r0, 801377c <__ssvfiscanf_r+0xc8>
 801376c:	eba0 0309 	sub.w	r3, r0, r9
 8013770:	2001      	movs	r0, #1
 8013772:	4098      	lsls	r0, r3
 8013774:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013776:	4318      	orrs	r0, r3
 8013778:	9041      	str	r0, [sp, #260]	; 0x104
 801377a:	46aa      	mov	sl, r5
 801377c:	f89a 3000 	ldrb.w	r3, [sl]
 8013780:	2b67      	cmp	r3, #103	; 0x67
 8013782:	f10a 0501 	add.w	r5, sl, #1
 8013786:	d82b      	bhi.n	80137e0 <__ssvfiscanf_r+0x12c>
 8013788:	2b65      	cmp	r3, #101	; 0x65
 801378a:	f080 809f 	bcs.w	80138cc <__ssvfiscanf_r+0x218>
 801378e:	2b47      	cmp	r3, #71	; 0x47
 8013790:	d810      	bhi.n	80137b4 <__ssvfiscanf_r+0x100>
 8013792:	2b45      	cmp	r3, #69	; 0x45
 8013794:	f080 809a 	bcs.w	80138cc <__ssvfiscanf_r+0x218>
 8013798:	2b00      	cmp	r3, #0
 801379a:	d06c      	beq.n	8013876 <__ssvfiscanf_r+0x1c2>
 801379c:	2b25      	cmp	r3, #37	; 0x25
 801379e:	d051      	beq.n	8013844 <__ssvfiscanf_r+0x190>
 80137a0:	2303      	movs	r3, #3
 80137a2:	9347      	str	r3, [sp, #284]	; 0x11c
 80137a4:	9742      	str	r7, [sp, #264]	; 0x108
 80137a6:	e027      	b.n	80137f8 <__ssvfiscanf_r+0x144>
 80137a8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80137aa:	fb07 1303 	mla	r3, r7, r3, r1
 80137ae:	3b30      	subs	r3, #48	; 0x30
 80137b0:	9343      	str	r3, [sp, #268]	; 0x10c
 80137b2:	e7cf      	b.n	8013754 <__ssvfiscanf_r+0xa0>
 80137b4:	2b5b      	cmp	r3, #91	; 0x5b
 80137b6:	d06a      	beq.n	801388e <__ssvfiscanf_r+0x1da>
 80137b8:	d80c      	bhi.n	80137d4 <__ssvfiscanf_r+0x120>
 80137ba:	2b58      	cmp	r3, #88	; 0x58
 80137bc:	d1f0      	bne.n	80137a0 <__ssvfiscanf_r+0xec>
 80137be:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80137c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80137c4:	9241      	str	r2, [sp, #260]	; 0x104
 80137c6:	2210      	movs	r2, #16
 80137c8:	9242      	str	r2, [sp, #264]	; 0x108
 80137ca:	2b6e      	cmp	r3, #110	; 0x6e
 80137cc:	bf8c      	ite	hi
 80137ce:	2304      	movhi	r3, #4
 80137d0:	2303      	movls	r3, #3
 80137d2:	e010      	b.n	80137f6 <__ssvfiscanf_r+0x142>
 80137d4:	2b63      	cmp	r3, #99	; 0x63
 80137d6:	d065      	beq.n	80138a4 <__ssvfiscanf_r+0x1f0>
 80137d8:	2b64      	cmp	r3, #100	; 0x64
 80137da:	d1e1      	bne.n	80137a0 <__ssvfiscanf_r+0xec>
 80137dc:	9742      	str	r7, [sp, #264]	; 0x108
 80137de:	e7f4      	b.n	80137ca <__ssvfiscanf_r+0x116>
 80137e0:	2b70      	cmp	r3, #112	; 0x70
 80137e2:	d04b      	beq.n	801387c <__ssvfiscanf_r+0x1c8>
 80137e4:	d826      	bhi.n	8013834 <__ssvfiscanf_r+0x180>
 80137e6:	2b6e      	cmp	r3, #110	; 0x6e
 80137e8:	d062      	beq.n	80138b0 <__ssvfiscanf_r+0x1fc>
 80137ea:	d84c      	bhi.n	8013886 <__ssvfiscanf_r+0x1d2>
 80137ec:	2b69      	cmp	r3, #105	; 0x69
 80137ee:	d1d7      	bne.n	80137a0 <__ssvfiscanf_r+0xec>
 80137f0:	2300      	movs	r3, #0
 80137f2:	9342      	str	r3, [sp, #264]	; 0x108
 80137f4:	2303      	movs	r3, #3
 80137f6:	9347      	str	r3, [sp, #284]	; 0x11c
 80137f8:	6863      	ldr	r3, [r4, #4]
 80137fa:	2b00      	cmp	r3, #0
 80137fc:	dd68      	ble.n	80138d0 <__ssvfiscanf_r+0x21c>
 80137fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013800:	0659      	lsls	r1, r3, #25
 8013802:	d407      	bmi.n	8013814 <__ssvfiscanf_r+0x160>
 8013804:	f7ff f83c 	bl	8012880 <__locale_ctype_ptr>
 8013808:	6823      	ldr	r3, [r4, #0]
 801380a:	781a      	ldrb	r2, [r3, #0]
 801380c:	4410      	add	r0, r2
 801380e:	7842      	ldrb	r2, [r0, #1]
 8013810:	0712      	lsls	r2, r2, #28
 8013812:	d464      	bmi.n	80138de <__ssvfiscanf_r+0x22a>
 8013814:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8013816:	2b02      	cmp	r3, #2
 8013818:	dc73      	bgt.n	8013902 <__ssvfiscanf_r+0x24e>
 801381a:	466b      	mov	r3, sp
 801381c:	4622      	mov	r2, r4
 801381e:	a941      	add	r1, sp, #260	; 0x104
 8013820:	4630      	mov	r0, r6
 8013822:	f000 f9d7 	bl	8013bd4 <_scanf_chars>
 8013826:	2801      	cmp	r0, #1
 8013828:	f000 8089 	beq.w	801393e <__ssvfiscanf_r+0x28a>
 801382c:	2802      	cmp	r0, #2
 801382e:	f47f af71 	bne.w	8013714 <__ssvfiscanf_r+0x60>
 8013832:	e01d      	b.n	8013870 <__ssvfiscanf_r+0x1bc>
 8013834:	2b75      	cmp	r3, #117	; 0x75
 8013836:	d0d1      	beq.n	80137dc <__ssvfiscanf_r+0x128>
 8013838:	2b78      	cmp	r3, #120	; 0x78
 801383a:	d0c0      	beq.n	80137be <__ssvfiscanf_r+0x10a>
 801383c:	2b73      	cmp	r3, #115	; 0x73
 801383e:	d1af      	bne.n	80137a0 <__ssvfiscanf_r+0xec>
 8013840:	2302      	movs	r3, #2
 8013842:	e7d8      	b.n	80137f6 <__ssvfiscanf_r+0x142>
 8013844:	6863      	ldr	r3, [r4, #4]
 8013846:	2b00      	cmp	r3, #0
 8013848:	dd0c      	ble.n	8013864 <__ssvfiscanf_r+0x1b0>
 801384a:	6823      	ldr	r3, [r4, #0]
 801384c:	781a      	ldrb	r2, [r3, #0]
 801384e:	455a      	cmp	r2, fp
 8013850:	d175      	bne.n	801393e <__ssvfiscanf_r+0x28a>
 8013852:	3301      	adds	r3, #1
 8013854:	6862      	ldr	r2, [r4, #4]
 8013856:	6023      	str	r3, [r4, #0]
 8013858:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801385a:	3a01      	subs	r2, #1
 801385c:	3301      	adds	r3, #1
 801385e:	6062      	str	r2, [r4, #4]
 8013860:	9345      	str	r3, [sp, #276]	; 0x114
 8013862:	e757      	b.n	8013714 <__ssvfiscanf_r+0x60>
 8013864:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013866:	4621      	mov	r1, r4
 8013868:	4630      	mov	r0, r6
 801386a:	4798      	blx	r3
 801386c:	2800      	cmp	r0, #0
 801386e:	d0ec      	beq.n	801384a <__ssvfiscanf_r+0x196>
 8013870:	9844      	ldr	r0, [sp, #272]	; 0x110
 8013872:	2800      	cmp	r0, #0
 8013874:	d159      	bne.n	801392a <__ssvfiscanf_r+0x276>
 8013876:	f04f 30ff 	mov.w	r0, #4294967295
 801387a:	e05c      	b.n	8013936 <__ssvfiscanf_r+0x282>
 801387c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801387e:	f042 0220 	orr.w	r2, r2, #32
 8013882:	9241      	str	r2, [sp, #260]	; 0x104
 8013884:	e79b      	b.n	80137be <__ssvfiscanf_r+0x10a>
 8013886:	2308      	movs	r3, #8
 8013888:	9342      	str	r3, [sp, #264]	; 0x108
 801388a:	2304      	movs	r3, #4
 801388c:	e7b3      	b.n	80137f6 <__ssvfiscanf_r+0x142>
 801388e:	4629      	mov	r1, r5
 8013890:	4640      	mov	r0, r8
 8013892:	f000 fb19 	bl	8013ec8 <__sccl>
 8013896:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013898:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801389c:	9341      	str	r3, [sp, #260]	; 0x104
 801389e:	4605      	mov	r5, r0
 80138a0:	2301      	movs	r3, #1
 80138a2:	e7a8      	b.n	80137f6 <__ssvfiscanf_r+0x142>
 80138a4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80138a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80138aa:	9341      	str	r3, [sp, #260]	; 0x104
 80138ac:	2300      	movs	r3, #0
 80138ae:	e7a2      	b.n	80137f6 <__ssvfiscanf_r+0x142>
 80138b0:	9841      	ldr	r0, [sp, #260]	; 0x104
 80138b2:	06c3      	lsls	r3, r0, #27
 80138b4:	f53f af2e 	bmi.w	8013714 <__ssvfiscanf_r+0x60>
 80138b8:	9b00      	ldr	r3, [sp, #0]
 80138ba:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80138bc:	1d19      	adds	r1, r3, #4
 80138be:	9100      	str	r1, [sp, #0]
 80138c0:	681b      	ldr	r3, [r3, #0]
 80138c2:	07c0      	lsls	r0, r0, #31
 80138c4:	bf4c      	ite	mi
 80138c6:	801a      	strhmi	r2, [r3, #0]
 80138c8:	601a      	strpl	r2, [r3, #0]
 80138ca:	e723      	b.n	8013714 <__ssvfiscanf_r+0x60>
 80138cc:	2305      	movs	r3, #5
 80138ce:	e792      	b.n	80137f6 <__ssvfiscanf_r+0x142>
 80138d0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80138d2:	4621      	mov	r1, r4
 80138d4:	4630      	mov	r0, r6
 80138d6:	4798      	blx	r3
 80138d8:	2800      	cmp	r0, #0
 80138da:	d090      	beq.n	80137fe <__ssvfiscanf_r+0x14a>
 80138dc:	e7c8      	b.n	8013870 <__ssvfiscanf_r+0x1bc>
 80138de:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80138e0:	3201      	adds	r2, #1
 80138e2:	9245      	str	r2, [sp, #276]	; 0x114
 80138e4:	6862      	ldr	r2, [r4, #4]
 80138e6:	3a01      	subs	r2, #1
 80138e8:	2a00      	cmp	r2, #0
 80138ea:	6062      	str	r2, [r4, #4]
 80138ec:	dd02      	ble.n	80138f4 <__ssvfiscanf_r+0x240>
 80138ee:	3301      	adds	r3, #1
 80138f0:	6023      	str	r3, [r4, #0]
 80138f2:	e787      	b.n	8013804 <__ssvfiscanf_r+0x150>
 80138f4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80138f6:	4621      	mov	r1, r4
 80138f8:	4630      	mov	r0, r6
 80138fa:	4798      	blx	r3
 80138fc:	2800      	cmp	r0, #0
 80138fe:	d081      	beq.n	8013804 <__ssvfiscanf_r+0x150>
 8013900:	e7b6      	b.n	8013870 <__ssvfiscanf_r+0x1bc>
 8013902:	2b04      	cmp	r3, #4
 8013904:	dc06      	bgt.n	8013914 <__ssvfiscanf_r+0x260>
 8013906:	466b      	mov	r3, sp
 8013908:	4622      	mov	r2, r4
 801390a:	a941      	add	r1, sp, #260	; 0x104
 801390c:	4630      	mov	r0, r6
 801390e:	f000 f9c5 	bl	8013c9c <_scanf_i>
 8013912:	e788      	b.n	8013826 <__ssvfiscanf_r+0x172>
 8013914:	4b0e      	ldr	r3, [pc, #56]	; (8013950 <__ssvfiscanf_r+0x29c>)
 8013916:	2b00      	cmp	r3, #0
 8013918:	f43f aefc 	beq.w	8013714 <__ssvfiscanf_r+0x60>
 801391c:	466b      	mov	r3, sp
 801391e:	4622      	mov	r2, r4
 8013920:	a941      	add	r1, sp, #260	; 0x104
 8013922:	4630      	mov	r0, r6
 8013924:	f7fc f9e4 	bl	800fcf0 <_scanf_float>
 8013928:	e77d      	b.n	8013826 <__ssvfiscanf_r+0x172>
 801392a:	89a3      	ldrh	r3, [r4, #12]
 801392c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8013930:	bf18      	it	ne
 8013932:	f04f 30ff 	movne.w	r0, #4294967295
 8013936:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801393a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801393e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8013940:	e7f9      	b.n	8013936 <__ssvfiscanf_r+0x282>
 8013942:	bf00      	nop
 8013944:	08013601 	.word	0x08013601
 8013948:	0801367b 	.word	0x0801367b
 801394c:	0801496a 	.word	0x0801496a
 8013950:	0800fcf1 	.word	0x0800fcf1

08013954 <__sfputc_r>:
 8013954:	6893      	ldr	r3, [r2, #8]
 8013956:	3b01      	subs	r3, #1
 8013958:	2b00      	cmp	r3, #0
 801395a:	b410      	push	{r4}
 801395c:	6093      	str	r3, [r2, #8]
 801395e:	da08      	bge.n	8013972 <__sfputc_r+0x1e>
 8013960:	6994      	ldr	r4, [r2, #24]
 8013962:	42a3      	cmp	r3, r4
 8013964:	db01      	blt.n	801396a <__sfputc_r+0x16>
 8013966:	290a      	cmp	r1, #10
 8013968:	d103      	bne.n	8013972 <__sfputc_r+0x1e>
 801396a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801396e:	f7fd bbbd 	b.w	80110ec <__swbuf_r>
 8013972:	6813      	ldr	r3, [r2, #0]
 8013974:	1c58      	adds	r0, r3, #1
 8013976:	6010      	str	r0, [r2, #0]
 8013978:	7019      	strb	r1, [r3, #0]
 801397a:	4608      	mov	r0, r1
 801397c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013980:	4770      	bx	lr

08013982 <__sfputs_r>:
 8013982:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013984:	4606      	mov	r6, r0
 8013986:	460f      	mov	r7, r1
 8013988:	4614      	mov	r4, r2
 801398a:	18d5      	adds	r5, r2, r3
 801398c:	42ac      	cmp	r4, r5
 801398e:	d101      	bne.n	8013994 <__sfputs_r+0x12>
 8013990:	2000      	movs	r0, #0
 8013992:	e007      	b.n	80139a4 <__sfputs_r+0x22>
 8013994:	463a      	mov	r2, r7
 8013996:	f814 1b01 	ldrb.w	r1, [r4], #1
 801399a:	4630      	mov	r0, r6
 801399c:	f7ff ffda 	bl	8013954 <__sfputc_r>
 80139a0:	1c43      	adds	r3, r0, #1
 80139a2:	d1f3      	bne.n	801398c <__sfputs_r+0xa>
 80139a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080139a8 <_vfiprintf_r>:
 80139a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139ac:	460c      	mov	r4, r1
 80139ae:	b09d      	sub	sp, #116	; 0x74
 80139b0:	4617      	mov	r7, r2
 80139b2:	461d      	mov	r5, r3
 80139b4:	4606      	mov	r6, r0
 80139b6:	b118      	cbz	r0, 80139c0 <_vfiprintf_r+0x18>
 80139b8:	6983      	ldr	r3, [r0, #24]
 80139ba:	b90b      	cbnz	r3, 80139c0 <_vfiprintf_r+0x18>
 80139bc:	f7fe fbac 	bl	8012118 <__sinit>
 80139c0:	4b7c      	ldr	r3, [pc, #496]	; (8013bb4 <_vfiprintf_r+0x20c>)
 80139c2:	429c      	cmp	r4, r3
 80139c4:	d158      	bne.n	8013a78 <_vfiprintf_r+0xd0>
 80139c6:	6874      	ldr	r4, [r6, #4]
 80139c8:	89a3      	ldrh	r3, [r4, #12]
 80139ca:	0718      	lsls	r0, r3, #28
 80139cc:	d55e      	bpl.n	8013a8c <_vfiprintf_r+0xe4>
 80139ce:	6923      	ldr	r3, [r4, #16]
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d05b      	beq.n	8013a8c <_vfiprintf_r+0xe4>
 80139d4:	2300      	movs	r3, #0
 80139d6:	9309      	str	r3, [sp, #36]	; 0x24
 80139d8:	2320      	movs	r3, #32
 80139da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80139de:	2330      	movs	r3, #48	; 0x30
 80139e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80139e4:	9503      	str	r5, [sp, #12]
 80139e6:	f04f 0b01 	mov.w	fp, #1
 80139ea:	46b8      	mov	r8, r7
 80139ec:	4645      	mov	r5, r8
 80139ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 80139f2:	b10b      	cbz	r3, 80139f8 <_vfiprintf_r+0x50>
 80139f4:	2b25      	cmp	r3, #37	; 0x25
 80139f6:	d154      	bne.n	8013aa2 <_vfiprintf_r+0xfa>
 80139f8:	ebb8 0a07 	subs.w	sl, r8, r7
 80139fc:	d00b      	beq.n	8013a16 <_vfiprintf_r+0x6e>
 80139fe:	4653      	mov	r3, sl
 8013a00:	463a      	mov	r2, r7
 8013a02:	4621      	mov	r1, r4
 8013a04:	4630      	mov	r0, r6
 8013a06:	f7ff ffbc 	bl	8013982 <__sfputs_r>
 8013a0a:	3001      	adds	r0, #1
 8013a0c:	f000 80c2 	beq.w	8013b94 <_vfiprintf_r+0x1ec>
 8013a10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a12:	4453      	add	r3, sl
 8013a14:	9309      	str	r3, [sp, #36]	; 0x24
 8013a16:	f898 3000 	ldrb.w	r3, [r8]
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	f000 80ba 	beq.w	8013b94 <_vfiprintf_r+0x1ec>
 8013a20:	2300      	movs	r3, #0
 8013a22:	f04f 32ff 	mov.w	r2, #4294967295
 8013a26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013a2a:	9304      	str	r3, [sp, #16]
 8013a2c:	9307      	str	r3, [sp, #28]
 8013a2e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013a32:	931a      	str	r3, [sp, #104]	; 0x68
 8013a34:	46a8      	mov	r8, r5
 8013a36:	2205      	movs	r2, #5
 8013a38:	f818 1b01 	ldrb.w	r1, [r8], #1
 8013a3c:	485e      	ldr	r0, [pc, #376]	; (8013bb8 <_vfiprintf_r+0x210>)
 8013a3e:	f7ec fbe7 	bl	8000210 <memchr>
 8013a42:	9b04      	ldr	r3, [sp, #16]
 8013a44:	bb78      	cbnz	r0, 8013aa6 <_vfiprintf_r+0xfe>
 8013a46:	06d9      	lsls	r1, r3, #27
 8013a48:	bf44      	itt	mi
 8013a4a:	2220      	movmi	r2, #32
 8013a4c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013a50:	071a      	lsls	r2, r3, #28
 8013a52:	bf44      	itt	mi
 8013a54:	222b      	movmi	r2, #43	; 0x2b
 8013a56:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013a5a:	782a      	ldrb	r2, [r5, #0]
 8013a5c:	2a2a      	cmp	r2, #42	; 0x2a
 8013a5e:	d02a      	beq.n	8013ab6 <_vfiprintf_r+0x10e>
 8013a60:	9a07      	ldr	r2, [sp, #28]
 8013a62:	46a8      	mov	r8, r5
 8013a64:	2000      	movs	r0, #0
 8013a66:	250a      	movs	r5, #10
 8013a68:	4641      	mov	r1, r8
 8013a6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013a6e:	3b30      	subs	r3, #48	; 0x30
 8013a70:	2b09      	cmp	r3, #9
 8013a72:	d969      	bls.n	8013b48 <_vfiprintf_r+0x1a0>
 8013a74:	b360      	cbz	r0, 8013ad0 <_vfiprintf_r+0x128>
 8013a76:	e024      	b.n	8013ac2 <_vfiprintf_r+0x11a>
 8013a78:	4b50      	ldr	r3, [pc, #320]	; (8013bbc <_vfiprintf_r+0x214>)
 8013a7a:	429c      	cmp	r4, r3
 8013a7c:	d101      	bne.n	8013a82 <_vfiprintf_r+0xda>
 8013a7e:	68b4      	ldr	r4, [r6, #8]
 8013a80:	e7a2      	b.n	80139c8 <_vfiprintf_r+0x20>
 8013a82:	4b4f      	ldr	r3, [pc, #316]	; (8013bc0 <_vfiprintf_r+0x218>)
 8013a84:	429c      	cmp	r4, r3
 8013a86:	bf08      	it	eq
 8013a88:	68f4      	ldreq	r4, [r6, #12]
 8013a8a:	e79d      	b.n	80139c8 <_vfiprintf_r+0x20>
 8013a8c:	4621      	mov	r1, r4
 8013a8e:	4630      	mov	r0, r6
 8013a90:	f7fd fb90 	bl	80111b4 <__swsetup_r>
 8013a94:	2800      	cmp	r0, #0
 8013a96:	d09d      	beq.n	80139d4 <_vfiprintf_r+0x2c>
 8013a98:	f04f 30ff 	mov.w	r0, #4294967295
 8013a9c:	b01d      	add	sp, #116	; 0x74
 8013a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013aa2:	46a8      	mov	r8, r5
 8013aa4:	e7a2      	b.n	80139ec <_vfiprintf_r+0x44>
 8013aa6:	4a44      	ldr	r2, [pc, #272]	; (8013bb8 <_vfiprintf_r+0x210>)
 8013aa8:	1a80      	subs	r0, r0, r2
 8013aaa:	fa0b f000 	lsl.w	r0, fp, r0
 8013aae:	4318      	orrs	r0, r3
 8013ab0:	9004      	str	r0, [sp, #16]
 8013ab2:	4645      	mov	r5, r8
 8013ab4:	e7be      	b.n	8013a34 <_vfiprintf_r+0x8c>
 8013ab6:	9a03      	ldr	r2, [sp, #12]
 8013ab8:	1d11      	adds	r1, r2, #4
 8013aba:	6812      	ldr	r2, [r2, #0]
 8013abc:	9103      	str	r1, [sp, #12]
 8013abe:	2a00      	cmp	r2, #0
 8013ac0:	db01      	blt.n	8013ac6 <_vfiprintf_r+0x11e>
 8013ac2:	9207      	str	r2, [sp, #28]
 8013ac4:	e004      	b.n	8013ad0 <_vfiprintf_r+0x128>
 8013ac6:	4252      	negs	r2, r2
 8013ac8:	f043 0302 	orr.w	r3, r3, #2
 8013acc:	9207      	str	r2, [sp, #28]
 8013ace:	9304      	str	r3, [sp, #16]
 8013ad0:	f898 3000 	ldrb.w	r3, [r8]
 8013ad4:	2b2e      	cmp	r3, #46	; 0x2e
 8013ad6:	d10e      	bne.n	8013af6 <_vfiprintf_r+0x14e>
 8013ad8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8013adc:	2b2a      	cmp	r3, #42	; 0x2a
 8013ade:	d138      	bne.n	8013b52 <_vfiprintf_r+0x1aa>
 8013ae0:	9b03      	ldr	r3, [sp, #12]
 8013ae2:	1d1a      	adds	r2, r3, #4
 8013ae4:	681b      	ldr	r3, [r3, #0]
 8013ae6:	9203      	str	r2, [sp, #12]
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	bfb8      	it	lt
 8013aec:	f04f 33ff 	movlt.w	r3, #4294967295
 8013af0:	f108 0802 	add.w	r8, r8, #2
 8013af4:	9305      	str	r3, [sp, #20]
 8013af6:	4d33      	ldr	r5, [pc, #204]	; (8013bc4 <_vfiprintf_r+0x21c>)
 8013af8:	f898 1000 	ldrb.w	r1, [r8]
 8013afc:	2203      	movs	r2, #3
 8013afe:	4628      	mov	r0, r5
 8013b00:	f7ec fb86 	bl	8000210 <memchr>
 8013b04:	b140      	cbz	r0, 8013b18 <_vfiprintf_r+0x170>
 8013b06:	2340      	movs	r3, #64	; 0x40
 8013b08:	1b40      	subs	r0, r0, r5
 8013b0a:	fa03 f000 	lsl.w	r0, r3, r0
 8013b0e:	9b04      	ldr	r3, [sp, #16]
 8013b10:	4303      	orrs	r3, r0
 8013b12:	f108 0801 	add.w	r8, r8, #1
 8013b16:	9304      	str	r3, [sp, #16]
 8013b18:	f898 1000 	ldrb.w	r1, [r8]
 8013b1c:	482a      	ldr	r0, [pc, #168]	; (8013bc8 <_vfiprintf_r+0x220>)
 8013b1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013b22:	2206      	movs	r2, #6
 8013b24:	f108 0701 	add.w	r7, r8, #1
 8013b28:	f7ec fb72 	bl	8000210 <memchr>
 8013b2c:	2800      	cmp	r0, #0
 8013b2e:	d037      	beq.n	8013ba0 <_vfiprintf_r+0x1f8>
 8013b30:	4b26      	ldr	r3, [pc, #152]	; (8013bcc <_vfiprintf_r+0x224>)
 8013b32:	bb1b      	cbnz	r3, 8013b7c <_vfiprintf_r+0x1d4>
 8013b34:	9b03      	ldr	r3, [sp, #12]
 8013b36:	3307      	adds	r3, #7
 8013b38:	f023 0307 	bic.w	r3, r3, #7
 8013b3c:	3308      	adds	r3, #8
 8013b3e:	9303      	str	r3, [sp, #12]
 8013b40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013b42:	444b      	add	r3, r9
 8013b44:	9309      	str	r3, [sp, #36]	; 0x24
 8013b46:	e750      	b.n	80139ea <_vfiprintf_r+0x42>
 8013b48:	fb05 3202 	mla	r2, r5, r2, r3
 8013b4c:	2001      	movs	r0, #1
 8013b4e:	4688      	mov	r8, r1
 8013b50:	e78a      	b.n	8013a68 <_vfiprintf_r+0xc0>
 8013b52:	2300      	movs	r3, #0
 8013b54:	f108 0801 	add.w	r8, r8, #1
 8013b58:	9305      	str	r3, [sp, #20]
 8013b5a:	4619      	mov	r1, r3
 8013b5c:	250a      	movs	r5, #10
 8013b5e:	4640      	mov	r0, r8
 8013b60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013b64:	3a30      	subs	r2, #48	; 0x30
 8013b66:	2a09      	cmp	r2, #9
 8013b68:	d903      	bls.n	8013b72 <_vfiprintf_r+0x1ca>
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d0c3      	beq.n	8013af6 <_vfiprintf_r+0x14e>
 8013b6e:	9105      	str	r1, [sp, #20]
 8013b70:	e7c1      	b.n	8013af6 <_vfiprintf_r+0x14e>
 8013b72:	fb05 2101 	mla	r1, r5, r1, r2
 8013b76:	2301      	movs	r3, #1
 8013b78:	4680      	mov	r8, r0
 8013b7a:	e7f0      	b.n	8013b5e <_vfiprintf_r+0x1b6>
 8013b7c:	ab03      	add	r3, sp, #12
 8013b7e:	9300      	str	r3, [sp, #0]
 8013b80:	4622      	mov	r2, r4
 8013b82:	4b13      	ldr	r3, [pc, #76]	; (8013bd0 <_vfiprintf_r+0x228>)
 8013b84:	a904      	add	r1, sp, #16
 8013b86:	4630      	mov	r0, r6
 8013b88:	f7fb fcea 	bl	800f560 <_printf_float>
 8013b8c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8013b90:	4681      	mov	r9, r0
 8013b92:	d1d5      	bne.n	8013b40 <_vfiprintf_r+0x198>
 8013b94:	89a3      	ldrh	r3, [r4, #12]
 8013b96:	065b      	lsls	r3, r3, #25
 8013b98:	f53f af7e 	bmi.w	8013a98 <_vfiprintf_r+0xf0>
 8013b9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013b9e:	e77d      	b.n	8013a9c <_vfiprintf_r+0xf4>
 8013ba0:	ab03      	add	r3, sp, #12
 8013ba2:	9300      	str	r3, [sp, #0]
 8013ba4:	4622      	mov	r2, r4
 8013ba6:	4b0a      	ldr	r3, [pc, #40]	; (8013bd0 <_vfiprintf_r+0x228>)
 8013ba8:	a904      	add	r1, sp, #16
 8013baa:	4630      	mov	r0, r6
 8013bac:	f7fb ff8e 	bl	800facc <_printf_i>
 8013bb0:	e7ec      	b.n	8013b8c <_vfiprintf_r+0x1e4>
 8013bb2:	bf00      	nop
 8013bb4:	08014818 	.word	0x08014818
 8013bb8:	08014964 	.word	0x08014964
 8013bbc:	08014838 	.word	0x08014838
 8013bc0:	080147f8 	.word	0x080147f8
 8013bc4:	0801496a 	.word	0x0801496a
 8013bc8:	0801496e 	.word	0x0801496e
 8013bcc:	0800f561 	.word	0x0800f561
 8013bd0:	08013983 	.word	0x08013983

08013bd4 <_scanf_chars>:
 8013bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013bd8:	4615      	mov	r5, r2
 8013bda:	688a      	ldr	r2, [r1, #8]
 8013bdc:	4680      	mov	r8, r0
 8013bde:	460c      	mov	r4, r1
 8013be0:	b932      	cbnz	r2, 8013bf0 <_scanf_chars+0x1c>
 8013be2:	698a      	ldr	r2, [r1, #24]
 8013be4:	2a00      	cmp	r2, #0
 8013be6:	bf14      	ite	ne
 8013be8:	f04f 32ff 	movne.w	r2, #4294967295
 8013bec:	2201      	moveq	r2, #1
 8013bee:	608a      	str	r2, [r1, #8]
 8013bf0:	6822      	ldr	r2, [r4, #0]
 8013bf2:	06d1      	lsls	r1, r2, #27
 8013bf4:	bf5f      	itttt	pl
 8013bf6:	681a      	ldrpl	r2, [r3, #0]
 8013bf8:	1d11      	addpl	r1, r2, #4
 8013bfa:	6019      	strpl	r1, [r3, #0]
 8013bfc:	6817      	ldrpl	r7, [r2, #0]
 8013bfe:	2600      	movs	r6, #0
 8013c00:	69a3      	ldr	r3, [r4, #24]
 8013c02:	b1db      	cbz	r3, 8013c3c <_scanf_chars+0x68>
 8013c04:	2b01      	cmp	r3, #1
 8013c06:	d107      	bne.n	8013c18 <_scanf_chars+0x44>
 8013c08:	682b      	ldr	r3, [r5, #0]
 8013c0a:	6962      	ldr	r2, [r4, #20]
 8013c0c:	781b      	ldrb	r3, [r3, #0]
 8013c0e:	5cd3      	ldrb	r3, [r2, r3]
 8013c10:	b9a3      	cbnz	r3, 8013c3c <_scanf_chars+0x68>
 8013c12:	2e00      	cmp	r6, #0
 8013c14:	d132      	bne.n	8013c7c <_scanf_chars+0xa8>
 8013c16:	e006      	b.n	8013c26 <_scanf_chars+0x52>
 8013c18:	2b02      	cmp	r3, #2
 8013c1a:	d007      	beq.n	8013c2c <_scanf_chars+0x58>
 8013c1c:	2e00      	cmp	r6, #0
 8013c1e:	d12d      	bne.n	8013c7c <_scanf_chars+0xa8>
 8013c20:	69a3      	ldr	r3, [r4, #24]
 8013c22:	2b01      	cmp	r3, #1
 8013c24:	d12a      	bne.n	8013c7c <_scanf_chars+0xa8>
 8013c26:	2001      	movs	r0, #1
 8013c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c2c:	f7fe fe28 	bl	8012880 <__locale_ctype_ptr>
 8013c30:	682b      	ldr	r3, [r5, #0]
 8013c32:	781b      	ldrb	r3, [r3, #0]
 8013c34:	4418      	add	r0, r3
 8013c36:	7843      	ldrb	r3, [r0, #1]
 8013c38:	071b      	lsls	r3, r3, #28
 8013c3a:	d4ef      	bmi.n	8013c1c <_scanf_chars+0x48>
 8013c3c:	6823      	ldr	r3, [r4, #0]
 8013c3e:	06da      	lsls	r2, r3, #27
 8013c40:	bf5e      	ittt	pl
 8013c42:	682b      	ldrpl	r3, [r5, #0]
 8013c44:	781b      	ldrbpl	r3, [r3, #0]
 8013c46:	703b      	strbpl	r3, [r7, #0]
 8013c48:	682a      	ldr	r2, [r5, #0]
 8013c4a:	686b      	ldr	r3, [r5, #4]
 8013c4c:	f102 0201 	add.w	r2, r2, #1
 8013c50:	602a      	str	r2, [r5, #0]
 8013c52:	68a2      	ldr	r2, [r4, #8]
 8013c54:	f103 33ff 	add.w	r3, r3, #4294967295
 8013c58:	f102 32ff 	add.w	r2, r2, #4294967295
 8013c5c:	606b      	str	r3, [r5, #4]
 8013c5e:	f106 0601 	add.w	r6, r6, #1
 8013c62:	bf58      	it	pl
 8013c64:	3701      	addpl	r7, #1
 8013c66:	60a2      	str	r2, [r4, #8]
 8013c68:	b142      	cbz	r2, 8013c7c <_scanf_chars+0xa8>
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	dcc8      	bgt.n	8013c00 <_scanf_chars+0x2c>
 8013c6e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013c72:	4629      	mov	r1, r5
 8013c74:	4640      	mov	r0, r8
 8013c76:	4798      	blx	r3
 8013c78:	2800      	cmp	r0, #0
 8013c7a:	d0c1      	beq.n	8013c00 <_scanf_chars+0x2c>
 8013c7c:	6823      	ldr	r3, [r4, #0]
 8013c7e:	f013 0310 	ands.w	r3, r3, #16
 8013c82:	d105      	bne.n	8013c90 <_scanf_chars+0xbc>
 8013c84:	68e2      	ldr	r2, [r4, #12]
 8013c86:	3201      	adds	r2, #1
 8013c88:	60e2      	str	r2, [r4, #12]
 8013c8a:	69a2      	ldr	r2, [r4, #24]
 8013c8c:	b102      	cbz	r2, 8013c90 <_scanf_chars+0xbc>
 8013c8e:	703b      	strb	r3, [r7, #0]
 8013c90:	6923      	ldr	r3, [r4, #16]
 8013c92:	441e      	add	r6, r3
 8013c94:	6126      	str	r6, [r4, #16]
 8013c96:	2000      	movs	r0, #0
 8013c98:	e7c6      	b.n	8013c28 <_scanf_chars+0x54>
	...

08013c9c <_scanf_i>:
 8013c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ca0:	469a      	mov	sl, r3
 8013ca2:	4b74      	ldr	r3, [pc, #464]	; (8013e74 <_scanf_i+0x1d8>)
 8013ca4:	460c      	mov	r4, r1
 8013ca6:	4683      	mov	fp, r0
 8013ca8:	4616      	mov	r6, r2
 8013caa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8013cae:	b087      	sub	sp, #28
 8013cb0:	ab03      	add	r3, sp, #12
 8013cb2:	68a7      	ldr	r7, [r4, #8]
 8013cb4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013cb8:	4b6f      	ldr	r3, [pc, #444]	; (8013e78 <_scanf_i+0x1dc>)
 8013cba:	69a1      	ldr	r1, [r4, #24]
 8013cbc:	4a6f      	ldr	r2, [pc, #444]	; (8013e7c <_scanf_i+0x1e0>)
 8013cbe:	2903      	cmp	r1, #3
 8013cc0:	bf08      	it	eq
 8013cc2:	461a      	moveq	r2, r3
 8013cc4:	1e7b      	subs	r3, r7, #1
 8013cc6:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8013cca:	bf84      	itt	hi
 8013ccc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013cd0:	60a3      	strhi	r3, [r4, #8]
 8013cd2:	6823      	ldr	r3, [r4, #0]
 8013cd4:	9200      	str	r2, [sp, #0]
 8013cd6:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8013cda:	bf88      	it	hi
 8013cdc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8013ce0:	f104 091c 	add.w	r9, r4, #28
 8013ce4:	6023      	str	r3, [r4, #0]
 8013ce6:	bf8c      	ite	hi
 8013ce8:	197f      	addhi	r7, r7, r5
 8013cea:	2700      	movls	r7, #0
 8013cec:	464b      	mov	r3, r9
 8013cee:	f04f 0800 	mov.w	r8, #0
 8013cf2:	9301      	str	r3, [sp, #4]
 8013cf4:	6831      	ldr	r1, [r6, #0]
 8013cf6:	ab03      	add	r3, sp, #12
 8013cf8:	2202      	movs	r2, #2
 8013cfa:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8013cfe:	7809      	ldrb	r1, [r1, #0]
 8013d00:	f7ec fa86 	bl	8000210 <memchr>
 8013d04:	9b01      	ldr	r3, [sp, #4]
 8013d06:	b330      	cbz	r0, 8013d56 <_scanf_i+0xba>
 8013d08:	f1b8 0f01 	cmp.w	r8, #1
 8013d0c:	d15a      	bne.n	8013dc4 <_scanf_i+0x128>
 8013d0e:	6862      	ldr	r2, [r4, #4]
 8013d10:	b92a      	cbnz	r2, 8013d1e <_scanf_i+0x82>
 8013d12:	6822      	ldr	r2, [r4, #0]
 8013d14:	2108      	movs	r1, #8
 8013d16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8013d1a:	6061      	str	r1, [r4, #4]
 8013d1c:	6022      	str	r2, [r4, #0]
 8013d1e:	6822      	ldr	r2, [r4, #0]
 8013d20:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8013d24:	6022      	str	r2, [r4, #0]
 8013d26:	68a2      	ldr	r2, [r4, #8]
 8013d28:	1e51      	subs	r1, r2, #1
 8013d2a:	60a1      	str	r1, [r4, #8]
 8013d2c:	b19a      	cbz	r2, 8013d56 <_scanf_i+0xba>
 8013d2e:	6832      	ldr	r2, [r6, #0]
 8013d30:	1c51      	adds	r1, r2, #1
 8013d32:	6031      	str	r1, [r6, #0]
 8013d34:	7812      	ldrb	r2, [r2, #0]
 8013d36:	701a      	strb	r2, [r3, #0]
 8013d38:	1c5d      	adds	r5, r3, #1
 8013d3a:	6873      	ldr	r3, [r6, #4]
 8013d3c:	3b01      	subs	r3, #1
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	6073      	str	r3, [r6, #4]
 8013d42:	dc07      	bgt.n	8013d54 <_scanf_i+0xb8>
 8013d44:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013d48:	4631      	mov	r1, r6
 8013d4a:	4658      	mov	r0, fp
 8013d4c:	4798      	blx	r3
 8013d4e:	2800      	cmp	r0, #0
 8013d50:	f040 8086 	bne.w	8013e60 <_scanf_i+0x1c4>
 8013d54:	462b      	mov	r3, r5
 8013d56:	f108 0801 	add.w	r8, r8, #1
 8013d5a:	f1b8 0f03 	cmp.w	r8, #3
 8013d5e:	d1c8      	bne.n	8013cf2 <_scanf_i+0x56>
 8013d60:	6862      	ldr	r2, [r4, #4]
 8013d62:	b90a      	cbnz	r2, 8013d68 <_scanf_i+0xcc>
 8013d64:	220a      	movs	r2, #10
 8013d66:	6062      	str	r2, [r4, #4]
 8013d68:	6862      	ldr	r2, [r4, #4]
 8013d6a:	4945      	ldr	r1, [pc, #276]	; (8013e80 <_scanf_i+0x1e4>)
 8013d6c:	6960      	ldr	r0, [r4, #20]
 8013d6e:	9301      	str	r3, [sp, #4]
 8013d70:	1a89      	subs	r1, r1, r2
 8013d72:	f000 f8a9 	bl	8013ec8 <__sccl>
 8013d76:	9b01      	ldr	r3, [sp, #4]
 8013d78:	f04f 0800 	mov.w	r8, #0
 8013d7c:	461d      	mov	r5, r3
 8013d7e:	68a3      	ldr	r3, [r4, #8]
 8013d80:	6822      	ldr	r2, [r4, #0]
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	d03a      	beq.n	8013dfc <_scanf_i+0x160>
 8013d86:	6831      	ldr	r1, [r6, #0]
 8013d88:	6960      	ldr	r0, [r4, #20]
 8013d8a:	f891 c000 	ldrb.w	ip, [r1]
 8013d8e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8013d92:	2800      	cmp	r0, #0
 8013d94:	d032      	beq.n	8013dfc <_scanf_i+0x160>
 8013d96:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8013d9a:	d121      	bne.n	8013de0 <_scanf_i+0x144>
 8013d9c:	0510      	lsls	r0, r2, #20
 8013d9e:	d51f      	bpl.n	8013de0 <_scanf_i+0x144>
 8013da0:	f108 0801 	add.w	r8, r8, #1
 8013da4:	b117      	cbz	r7, 8013dac <_scanf_i+0x110>
 8013da6:	3301      	adds	r3, #1
 8013da8:	3f01      	subs	r7, #1
 8013daa:	60a3      	str	r3, [r4, #8]
 8013dac:	6873      	ldr	r3, [r6, #4]
 8013dae:	3b01      	subs	r3, #1
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	6073      	str	r3, [r6, #4]
 8013db4:	dd1b      	ble.n	8013dee <_scanf_i+0x152>
 8013db6:	6833      	ldr	r3, [r6, #0]
 8013db8:	3301      	adds	r3, #1
 8013dba:	6033      	str	r3, [r6, #0]
 8013dbc:	68a3      	ldr	r3, [r4, #8]
 8013dbe:	3b01      	subs	r3, #1
 8013dc0:	60a3      	str	r3, [r4, #8]
 8013dc2:	e7dc      	b.n	8013d7e <_scanf_i+0xe2>
 8013dc4:	f1b8 0f02 	cmp.w	r8, #2
 8013dc8:	d1ad      	bne.n	8013d26 <_scanf_i+0x8a>
 8013dca:	6822      	ldr	r2, [r4, #0]
 8013dcc:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8013dd0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8013dd4:	d1bf      	bne.n	8013d56 <_scanf_i+0xba>
 8013dd6:	2110      	movs	r1, #16
 8013dd8:	6061      	str	r1, [r4, #4]
 8013dda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8013dde:	e7a1      	b.n	8013d24 <_scanf_i+0x88>
 8013de0:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8013de4:	6022      	str	r2, [r4, #0]
 8013de6:	780b      	ldrb	r3, [r1, #0]
 8013de8:	702b      	strb	r3, [r5, #0]
 8013dea:	3501      	adds	r5, #1
 8013dec:	e7de      	b.n	8013dac <_scanf_i+0x110>
 8013dee:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013df2:	4631      	mov	r1, r6
 8013df4:	4658      	mov	r0, fp
 8013df6:	4798      	blx	r3
 8013df8:	2800      	cmp	r0, #0
 8013dfa:	d0df      	beq.n	8013dbc <_scanf_i+0x120>
 8013dfc:	6823      	ldr	r3, [r4, #0]
 8013dfe:	05d9      	lsls	r1, r3, #23
 8013e00:	d50c      	bpl.n	8013e1c <_scanf_i+0x180>
 8013e02:	454d      	cmp	r5, r9
 8013e04:	d908      	bls.n	8013e18 <_scanf_i+0x17c>
 8013e06:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013e0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013e0e:	4632      	mov	r2, r6
 8013e10:	4658      	mov	r0, fp
 8013e12:	4798      	blx	r3
 8013e14:	1e6f      	subs	r7, r5, #1
 8013e16:	463d      	mov	r5, r7
 8013e18:	454d      	cmp	r5, r9
 8013e1a:	d029      	beq.n	8013e70 <_scanf_i+0x1d4>
 8013e1c:	6822      	ldr	r2, [r4, #0]
 8013e1e:	f012 0210 	ands.w	r2, r2, #16
 8013e22:	d113      	bne.n	8013e4c <_scanf_i+0x1b0>
 8013e24:	702a      	strb	r2, [r5, #0]
 8013e26:	6863      	ldr	r3, [r4, #4]
 8013e28:	9e00      	ldr	r6, [sp, #0]
 8013e2a:	4649      	mov	r1, r9
 8013e2c:	4658      	mov	r0, fp
 8013e2e:	47b0      	blx	r6
 8013e30:	f8da 3000 	ldr.w	r3, [sl]
 8013e34:	6821      	ldr	r1, [r4, #0]
 8013e36:	1d1a      	adds	r2, r3, #4
 8013e38:	f8ca 2000 	str.w	r2, [sl]
 8013e3c:	f011 0f20 	tst.w	r1, #32
 8013e40:	681b      	ldr	r3, [r3, #0]
 8013e42:	d010      	beq.n	8013e66 <_scanf_i+0x1ca>
 8013e44:	6018      	str	r0, [r3, #0]
 8013e46:	68e3      	ldr	r3, [r4, #12]
 8013e48:	3301      	adds	r3, #1
 8013e4a:	60e3      	str	r3, [r4, #12]
 8013e4c:	eba5 0509 	sub.w	r5, r5, r9
 8013e50:	44a8      	add	r8, r5
 8013e52:	6925      	ldr	r5, [r4, #16]
 8013e54:	4445      	add	r5, r8
 8013e56:	6125      	str	r5, [r4, #16]
 8013e58:	2000      	movs	r0, #0
 8013e5a:	b007      	add	sp, #28
 8013e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e60:	f04f 0800 	mov.w	r8, #0
 8013e64:	e7ca      	b.n	8013dfc <_scanf_i+0x160>
 8013e66:	07ca      	lsls	r2, r1, #31
 8013e68:	bf4c      	ite	mi
 8013e6a:	8018      	strhmi	r0, [r3, #0]
 8013e6c:	6018      	strpl	r0, [r3, #0]
 8013e6e:	e7ea      	b.n	8013e46 <_scanf_i+0x1aa>
 8013e70:	2001      	movs	r0, #1
 8013e72:	e7f2      	b.n	8013e5a <_scanf_i+0x1be>
 8013e74:	080142d8 	.word	0x080142d8
 8013e78:	08011089 	.word	0x08011089
 8013e7c:	08014045 	.word	0x08014045
 8013e80:	08014985 	.word	0x08014985

08013e84 <_read_r>:
 8013e84:	b538      	push	{r3, r4, r5, lr}
 8013e86:	4c07      	ldr	r4, [pc, #28]	; (8013ea4 <_read_r+0x20>)
 8013e88:	4605      	mov	r5, r0
 8013e8a:	4608      	mov	r0, r1
 8013e8c:	4611      	mov	r1, r2
 8013e8e:	2200      	movs	r2, #0
 8013e90:	6022      	str	r2, [r4, #0]
 8013e92:	461a      	mov	r2, r3
 8013e94:	f7f0 f900 	bl	8004098 <_read>
 8013e98:	1c43      	adds	r3, r0, #1
 8013e9a:	d102      	bne.n	8013ea2 <_read_r+0x1e>
 8013e9c:	6823      	ldr	r3, [r4, #0]
 8013e9e:	b103      	cbz	r3, 8013ea2 <_read_r+0x1e>
 8013ea0:	602b      	str	r3, [r5, #0]
 8013ea2:	bd38      	pop	{r3, r4, r5, pc}
 8013ea4:	200050cc 	.word	0x200050cc

08013ea8 <_sbrk_r>:
 8013ea8:	b538      	push	{r3, r4, r5, lr}
 8013eaa:	4c06      	ldr	r4, [pc, #24]	; (8013ec4 <_sbrk_r+0x1c>)
 8013eac:	2300      	movs	r3, #0
 8013eae:	4605      	mov	r5, r0
 8013eb0:	4608      	mov	r0, r1
 8013eb2:	6023      	str	r3, [r4, #0]
 8013eb4:	f7f0 f942 	bl	800413c <_sbrk>
 8013eb8:	1c43      	adds	r3, r0, #1
 8013eba:	d102      	bne.n	8013ec2 <_sbrk_r+0x1a>
 8013ebc:	6823      	ldr	r3, [r4, #0]
 8013ebe:	b103      	cbz	r3, 8013ec2 <_sbrk_r+0x1a>
 8013ec0:	602b      	str	r3, [r5, #0]
 8013ec2:	bd38      	pop	{r3, r4, r5, pc}
 8013ec4:	200050cc 	.word	0x200050cc

08013ec8 <__sccl>:
 8013ec8:	b570      	push	{r4, r5, r6, lr}
 8013eca:	780b      	ldrb	r3, [r1, #0]
 8013ecc:	2b5e      	cmp	r3, #94	; 0x5e
 8013ece:	bf13      	iteet	ne
 8013ed0:	1c4a      	addne	r2, r1, #1
 8013ed2:	1c8a      	addeq	r2, r1, #2
 8013ed4:	784b      	ldrbeq	r3, [r1, #1]
 8013ed6:	2100      	movne	r1, #0
 8013ed8:	bf08      	it	eq
 8013eda:	2101      	moveq	r1, #1
 8013edc:	1e44      	subs	r4, r0, #1
 8013ede:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8013ee2:	f804 1f01 	strb.w	r1, [r4, #1]!
 8013ee6:	42ac      	cmp	r4, r5
 8013ee8:	d1fb      	bne.n	8013ee2 <__sccl+0x1a>
 8013eea:	b913      	cbnz	r3, 8013ef2 <__sccl+0x2a>
 8013eec:	3a01      	subs	r2, #1
 8013eee:	4610      	mov	r0, r2
 8013ef0:	bd70      	pop	{r4, r5, r6, pc}
 8013ef2:	f081 0401 	eor.w	r4, r1, #1
 8013ef6:	54c4      	strb	r4, [r0, r3]
 8013ef8:	1c51      	adds	r1, r2, #1
 8013efa:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8013efe:	2d2d      	cmp	r5, #45	; 0x2d
 8013f00:	f101 36ff 	add.w	r6, r1, #4294967295
 8013f04:	460a      	mov	r2, r1
 8013f06:	d006      	beq.n	8013f16 <__sccl+0x4e>
 8013f08:	2d5d      	cmp	r5, #93	; 0x5d
 8013f0a:	d0f0      	beq.n	8013eee <__sccl+0x26>
 8013f0c:	b90d      	cbnz	r5, 8013f12 <__sccl+0x4a>
 8013f0e:	4632      	mov	r2, r6
 8013f10:	e7ed      	b.n	8013eee <__sccl+0x26>
 8013f12:	462b      	mov	r3, r5
 8013f14:	e7ef      	b.n	8013ef6 <__sccl+0x2e>
 8013f16:	780e      	ldrb	r6, [r1, #0]
 8013f18:	2e5d      	cmp	r6, #93	; 0x5d
 8013f1a:	d0fa      	beq.n	8013f12 <__sccl+0x4a>
 8013f1c:	42b3      	cmp	r3, r6
 8013f1e:	dcf8      	bgt.n	8013f12 <__sccl+0x4a>
 8013f20:	3301      	adds	r3, #1
 8013f22:	429e      	cmp	r6, r3
 8013f24:	54c4      	strb	r4, [r0, r3]
 8013f26:	dcfb      	bgt.n	8013f20 <__sccl+0x58>
 8013f28:	3102      	adds	r1, #2
 8013f2a:	e7e6      	b.n	8013efa <__sccl+0x32>

08013f2c <strncmp>:
 8013f2c:	b510      	push	{r4, lr}
 8013f2e:	b16a      	cbz	r2, 8013f4c <strncmp+0x20>
 8013f30:	3901      	subs	r1, #1
 8013f32:	1884      	adds	r4, r0, r2
 8013f34:	f810 3b01 	ldrb.w	r3, [r0], #1
 8013f38:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8013f3c:	4293      	cmp	r3, r2
 8013f3e:	d103      	bne.n	8013f48 <strncmp+0x1c>
 8013f40:	42a0      	cmp	r0, r4
 8013f42:	d001      	beq.n	8013f48 <strncmp+0x1c>
 8013f44:	2b00      	cmp	r3, #0
 8013f46:	d1f5      	bne.n	8013f34 <strncmp+0x8>
 8013f48:	1a98      	subs	r0, r3, r2
 8013f4a:	bd10      	pop	{r4, pc}
 8013f4c:	4610      	mov	r0, r2
 8013f4e:	e7fc      	b.n	8013f4a <strncmp+0x1e>

08013f50 <_strtoul_l.isra.0>:
 8013f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013f54:	4680      	mov	r8, r0
 8013f56:	4689      	mov	r9, r1
 8013f58:	4692      	mov	sl, r2
 8013f5a:	461e      	mov	r6, r3
 8013f5c:	460f      	mov	r7, r1
 8013f5e:	463d      	mov	r5, r7
 8013f60:	9808      	ldr	r0, [sp, #32]
 8013f62:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013f66:	f7fe fc87 	bl	8012878 <__locale_ctype_ptr_l>
 8013f6a:	4420      	add	r0, r4
 8013f6c:	7843      	ldrb	r3, [r0, #1]
 8013f6e:	f013 0308 	ands.w	r3, r3, #8
 8013f72:	d130      	bne.n	8013fd6 <_strtoul_l.isra.0+0x86>
 8013f74:	2c2d      	cmp	r4, #45	; 0x2d
 8013f76:	d130      	bne.n	8013fda <_strtoul_l.isra.0+0x8a>
 8013f78:	787c      	ldrb	r4, [r7, #1]
 8013f7a:	1cbd      	adds	r5, r7, #2
 8013f7c:	2101      	movs	r1, #1
 8013f7e:	2e00      	cmp	r6, #0
 8013f80:	d05c      	beq.n	801403c <_strtoul_l.isra.0+0xec>
 8013f82:	2e10      	cmp	r6, #16
 8013f84:	d109      	bne.n	8013f9a <_strtoul_l.isra.0+0x4a>
 8013f86:	2c30      	cmp	r4, #48	; 0x30
 8013f88:	d107      	bne.n	8013f9a <_strtoul_l.isra.0+0x4a>
 8013f8a:	782b      	ldrb	r3, [r5, #0]
 8013f8c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013f90:	2b58      	cmp	r3, #88	; 0x58
 8013f92:	d14e      	bne.n	8014032 <_strtoul_l.isra.0+0xe2>
 8013f94:	786c      	ldrb	r4, [r5, #1]
 8013f96:	2610      	movs	r6, #16
 8013f98:	3502      	adds	r5, #2
 8013f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8013f9e:	2300      	movs	r3, #0
 8013fa0:	fbb2 f2f6 	udiv	r2, r2, r6
 8013fa4:	fb06 fc02 	mul.w	ip, r6, r2
 8013fa8:	ea6f 0c0c 	mvn.w	ip, ip
 8013fac:	4618      	mov	r0, r3
 8013fae:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8013fb2:	2f09      	cmp	r7, #9
 8013fb4:	d817      	bhi.n	8013fe6 <_strtoul_l.isra.0+0x96>
 8013fb6:	463c      	mov	r4, r7
 8013fb8:	42a6      	cmp	r6, r4
 8013fba:	dd23      	ble.n	8014004 <_strtoul_l.isra.0+0xb4>
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	db1e      	blt.n	8013ffe <_strtoul_l.isra.0+0xae>
 8013fc0:	4282      	cmp	r2, r0
 8013fc2:	d31c      	bcc.n	8013ffe <_strtoul_l.isra.0+0xae>
 8013fc4:	d101      	bne.n	8013fca <_strtoul_l.isra.0+0x7a>
 8013fc6:	45a4      	cmp	ip, r4
 8013fc8:	db19      	blt.n	8013ffe <_strtoul_l.isra.0+0xae>
 8013fca:	fb00 4006 	mla	r0, r0, r6, r4
 8013fce:	2301      	movs	r3, #1
 8013fd0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013fd4:	e7eb      	b.n	8013fae <_strtoul_l.isra.0+0x5e>
 8013fd6:	462f      	mov	r7, r5
 8013fd8:	e7c1      	b.n	8013f5e <_strtoul_l.isra.0+0xe>
 8013fda:	2c2b      	cmp	r4, #43	; 0x2b
 8013fdc:	bf04      	itt	eq
 8013fde:	1cbd      	addeq	r5, r7, #2
 8013fe0:	787c      	ldrbeq	r4, [r7, #1]
 8013fe2:	4619      	mov	r1, r3
 8013fe4:	e7cb      	b.n	8013f7e <_strtoul_l.isra.0+0x2e>
 8013fe6:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8013fea:	2f19      	cmp	r7, #25
 8013fec:	d801      	bhi.n	8013ff2 <_strtoul_l.isra.0+0xa2>
 8013fee:	3c37      	subs	r4, #55	; 0x37
 8013ff0:	e7e2      	b.n	8013fb8 <_strtoul_l.isra.0+0x68>
 8013ff2:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8013ff6:	2f19      	cmp	r7, #25
 8013ff8:	d804      	bhi.n	8014004 <_strtoul_l.isra.0+0xb4>
 8013ffa:	3c57      	subs	r4, #87	; 0x57
 8013ffc:	e7dc      	b.n	8013fb8 <_strtoul_l.isra.0+0x68>
 8013ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8014002:	e7e5      	b.n	8013fd0 <_strtoul_l.isra.0+0x80>
 8014004:	2b00      	cmp	r3, #0
 8014006:	da09      	bge.n	801401c <_strtoul_l.isra.0+0xcc>
 8014008:	2322      	movs	r3, #34	; 0x22
 801400a:	f8c8 3000 	str.w	r3, [r8]
 801400e:	f04f 30ff 	mov.w	r0, #4294967295
 8014012:	f1ba 0f00 	cmp.w	sl, #0
 8014016:	d107      	bne.n	8014028 <_strtoul_l.isra.0+0xd8>
 8014018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801401c:	b101      	cbz	r1, 8014020 <_strtoul_l.isra.0+0xd0>
 801401e:	4240      	negs	r0, r0
 8014020:	f1ba 0f00 	cmp.w	sl, #0
 8014024:	d0f8      	beq.n	8014018 <_strtoul_l.isra.0+0xc8>
 8014026:	b10b      	cbz	r3, 801402c <_strtoul_l.isra.0+0xdc>
 8014028:	f105 39ff 	add.w	r9, r5, #4294967295
 801402c:	f8ca 9000 	str.w	r9, [sl]
 8014030:	e7f2      	b.n	8014018 <_strtoul_l.isra.0+0xc8>
 8014032:	2430      	movs	r4, #48	; 0x30
 8014034:	2e00      	cmp	r6, #0
 8014036:	d1b0      	bne.n	8013f9a <_strtoul_l.isra.0+0x4a>
 8014038:	2608      	movs	r6, #8
 801403a:	e7ae      	b.n	8013f9a <_strtoul_l.isra.0+0x4a>
 801403c:	2c30      	cmp	r4, #48	; 0x30
 801403e:	d0a4      	beq.n	8013f8a <_strtoul_l.isra.0+0x3a>
 8014040:	260a      	movs	r6, #10
 8014042:	e7aa      	b.n	8013f9a <_strtoul_l.isra.0+0x4a>

08014044 <_strtoul_r>:
 8014044:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014046:	4c06      	ldr	r4, [pc, #24]	; (8014060 <_strtoul_r+0x1c>)
 8014048:	4d06      	ldr	r5, [pc, #24]	; (8014064 <_strtoul_r+0x20>)
 801404a:	6824      	ldr	r4, [r4, #0]
 801404c:	6a24      	ldr	r4, [r4, #32]
 801404e:	2c00      	cmp	r4, #0
 8014050:	bf08      	it	eq
 8014052:	462c      	moveq	r4, r5
 8014054:	9400      	str	r4, [sp, #0]
 8014056:	f7ff ff7b 	bl	8013f50 <_strtoul_l.isra.0>
 801405a:	b003      	add	sp, #12
 801405c:	bd30      	pop	{r4, r5, pc}
 801405e:	bf00      	nop
 8014060:	2000000c 	.word	0x2000000c
 8014064:	20000070 	.word	0x20000070

08014068 <__submore>:
 8014068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801406c:	460c      	mov	r4, r1
 801406e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8014070:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014074:	4299      	cmp	r1, r3
 8014076:	d11d      	bne.n	80140b4 <__submore+0x4c>
 8014078:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801407c:	f7ff f914 	bl	80132a8 <_malloc_r>
 8014080:	b918      	cbnz	r0, 801408a <__submore+0x22>
 8014082:	f04f 30ff 	mov.w	r0, #4294967295
 8014086:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801408a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801408e:	63a3      	str	r3, [r4, #56]	; 0x38
 8014090:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8014094:	6360      	str	r0, [r4, #52]	; 0x34
 8014096:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801409a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801409e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80140a2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80140a6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80140aa:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80140ae:	6020      	str	r0, [r4, #0]
 80140b0:	2000      	movs	r0, #0
 80140b2:	e7e8      	b.n	8014086 <__submore+0x1e>
 80140b4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80140b6:	0077      	lsls	r7, r6, #1
 80140b8:	463a      	mov	r2, r7
 80140ba:	f000 f85a 	bl	8014172 <_realloc_r>
 80140be:	4605      	mov	r5, r0
 80140c0:	2800      	cmp	r0, #0
 80140c2:	d0de      	beq.n	8014082 <__submore+0x1a>
 80140c4:	eb00 0806 	add.w	r8, r0, r6
 80140c8:	4601      	mov	r1, r0
 80140ca:	4632      	mov	r2, r6
 80140cc:	4640      	mov	r0, r8
 80140ce:	f7fe fc85 	bl	80129dc <memcpy>
 80140d2:	f8c4 8000 	str.w	r8, [r4]
 80140d6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80140da:	e7e9      	b.n	80140b0 <__submore+0x48>

080140dc <__ascii_wctomb>:
 80140dc:	b149      	cbz	r1, 80140f2 <__ascii_wctomb+0x16>
 80140de:	2aff      	cmp	r2, #255	; 0xff
 80140e0:	bf85      	ittet	hi
 80140e2:	238a      	movhi	r3, #138	; 0x8a
 80140e4:	6003      	strhi	r3, [r0, #0]
 80140e6:	700a      	strbls	r2, [r1, #0]
 80140e8:	f04f 30ff 	movhi.w	r0, #4294967295
 80140ec:	bf98      	it	ls
 80140ee:	2001      	movls	r0, #1
 80140f0:	4770      	bx	lr
 80140f2:	4608      	mov	r0, r1
 80140f4:	4770      	bx	lr
	...

080140f8 <_fstat_r>:
 80140f8:	b538      	push	{r3, r4, r5, lr}
 80140fa:	4c07      	ldr	r4, [pc, #28]	; (8014118 <_fstat_r+0x20>)
 80140fc:	2300      	movs	r3, #0
 80140fe:	4605      	mov	r5, r0
 8014100:	4608      	mov	r0, r1
 8014102:	4611      	mov	r1, r2
 8014104:	6023      	str	r3, [r4, #0]
 8014106:	f7ef fff0 	bl	80040ea <_fstat>
 801410a:	1c43      	adds	r3, r0, #1
 801410c:	d102      	bne.n	8014114 <_fstat_r+0x1c>
 801410e:	6823      	ldr	r3, [r4, #0]
 8014110:	b103      	cbz	r3, 8014114 <_fstat_r+0x1c>
 8014112:	602b      	str	r3, [r5, #0]
 8014114:	bd38      	pop	{r3, r4, r5, pc}
 8014116:	bf00      	nop
 8014118:	200050cc 	.word	0x200050cc

0801411c <_isatty_r>:
 801411c:	b538      	push	{r3, r4, r5, lr}
 801411e:	4c06      	ldr	r4, [pc, #24]	; (8014138 <_isatty_r+0x1c>)
 8014120:	2300      	movs	r3, #0
 8014122:	4605      	mov	r5, r0
 8014124:	4608      	mov	r0, r1
 8014126:	6023      	str	r3, [r4, #0]
 8014128:	f7ef ffef 	bl	800410a <_isatty>
 801412c:	1c43      	adds	r3, r0, #1
 801412e:	d102      	bne.n	8014136 <_isatty_r+0x1a>
 8014130:	6823      	ldr	r3, [r4, #0]
 8014132:	b103      	cbz	r3, 8014136 <_isatty_r+0x1a>
 8014134:	602b      	str	r3, [r5, #0]
 8014136:	bd38      	pop	{r3, r4, r5, pc}
 8014138:	200050cc 	.word	0x200050cc

0801413c <memmove>:
 801413c:	4288      	cmp	r0, r1
 801413e:	b510      	push	{r4, lr}
 8014140:	eb01 0302 	add.w	r3, r1, r2
 8014144:	d807      	bhi.n	8014156 <memmove+0x1a>
 8014146:	1e42      	subs	r2, r0, #1
 8014148:	4299      	cmp	r1, r3
 801414a:	d00a      	beq.n	8014162 <memmove+0x26>
 801414c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014150:	f802 4f01 	strb.w	r4, [r2, #1]!
 8014154:	e7f8      	b.n	8014148 <memmove+0xc>
 8014156:	4283      	cmp	r3, r0
 8014158:	d9f5      	bls.n	8014146 <memmove+0xa>
 801415a:	1881      	adds	r1, r0, r2
 801415c:	1ad2      	subs	r2, r2, r3
 801415e:	42d3      	cmn	r3, r2
 8014160:	d100      	bne.n	8014164 <memmove+0x28>
 8014162:	bd10      	pop	{r4, pc}
 8014164:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014168:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801416c:	e7f7      	b.n	801415e <memmove+0x22>

0801416e <__malloc_lock>:
 801416e:	4770      	bx	lr

08014170 <__malloc_unlock>:
 8014170:	4770      	bx	lr

08014172 <_realloc_r>:
 8014172:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014174:	4607      	mov	r7, r0
 8014176:	4614      	mov	r4, r2
 8014178:	460e      	mov	r6, r1
 801417a:	b921      	cbnz	r1, 8014186 <_realloc_r+0x14>
 801417c:	4611      	mov	r1, r2
 801417e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8014182:	f7ff b891 	b.w	80132a8 <_malloc_r>
 8014186:	b922      	cbnz	r2, 8014192 <_realloc_r+0x20>
 8014188:	f7ff f840 	bl	801320c <_free_r>
 801418c:	4625      	mov	r5, r4
 801418e:	4628      	mov	r0, r5
 8014190:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014192:	f000 f814 	bl	80141be <_malloc_usable_size_r>
 8014196:	42a0      	cmp	r0, r4
 8014198:	d20f      	bcs.n	80141ba <_realloc_r+0x48>
 801419a:	4621      	mov	r1, r4
 801419c:	4638      	mov	r0, r7
 801419e:	f7ff f883 	bl	80132a8 <_malloc_r>
 80141a2:	4605      	mov	r5, r0
 80141a4:	2800      	cmp	r0, #0
 80141a6:	d0f2      	beq.n	801418e <_realloc_r+0x1c>
 80141a8:	4631      	mov	r1, r6
 80141aa:	4622      	mov	r2, r4
 80141ac:	f7fe fc16 	bl	80129dc <memcpy>
 80141b0:	4631      	mov	r1, r6
 80141b2:	4638      	mov	r0, r7
 80141b4:	f7ff f82a 	bl	801320c <_free_r>
 80141b8:	e7e9      	b.n	801418e <_realloc_r+0x1c>
 80141ba:	4635      	mov	r5, r6
 80141bc:	e7e7      	b.n	801418e <_realloc_r+0x1c>

080141be <_malloc_usable_size_r>:
 80141be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80141c2:	1f18      	subs	r0, r3, #4
 80141c4:	2b00      	cmp	r3, #0
 80141c6:	bfbc      	itt	lt
 80141c8:	580b      	ldrlt	r3, [r1, r0]
 80141ca:	18c0      	addlt	r0, r0, r3
 80141cc:	4770      	bx	lr
	...

080141d0 <_init>:
 80141d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80141d2:	bf00      	nop
 80141d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80141d6:	bc08      	pop	{r3}
 80141d8:	469e      	mov	lr, r3
 80141da:	4770      	bx	lr

080141dc <_fini>:
 80141dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80141de:	bf00      	nop
 80141e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80141e2:	bc08      	pop	{r3}
 80141e4:	469e      	mov	lr, r3
 80141e6:	4770      	bx	lr
