
IS1300Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007420  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  080075b0  080075b0  000085b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007710  08007710  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007710  08007710  00008710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007718  08007718  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007718  08007718  00008718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800771c  0800771c  0000871c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007720  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002048  20000060  08007780  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200020a8  08007780  000090a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001df30  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042b4  00000000  00000000  00026fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001980  00000000  00000000  0002b278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013c4  00000000  00000000  0002cbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a2ae  00000000  00000000  0002dfbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dae5  00000000  00000000  0005826a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff53a  00000000  00000000  00075d4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00175289  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d7c  00000000  00000000  001752cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0017c048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007598 	.word	0x08007598

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08007598 	.word	0x08007598

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  eventGroup = xEventGroupCreate();
 8000500:	f003 ffda 	bl	80044b8 <xEventGroupCreate>
 8000504:	4603      	mov	r3, r0
 8000506:	4a1d      	ldr	r2, [pc, #116]	@ (800057c <MX_FREERTOS_Init+0x80>)
 8000508:	6013      	str	r3, [r2, #0]
  doBlink1 = false;
 800050a:	4b1d      	ldr	r3, [pc, #116]	@ (8000580 <MX_FREERTOS_Init+0x84>)
 800050c:	2200      	movs	r2, #0
 800050e:	701a      	strb	r2, [r3, #0]
  doBlink2 = false;
 8000510:	4b1c      	ldr	r3, [pc, #112]	@ (8000584 <MX_FREERTOS_Init+0x88>)
 8000512:	2200      	movs	r2, #0
 8000514:	701a      	strb	r2, [r3, #0]
  blinkState = false;
 8000516:	4b1c      	ldr	r3, [pc, #112]	@ (8000588 <MX_FREERTOS_Init+0x8c>)
 8000518:	2200      	movs	r2, #0
 800051a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  lightMutex = xSemaphoreCreateMutex();
 800051c:	2001      	movs	r0, #1
 800051e:	f004 fbb2 	bl	8004c86 <xQueueCreateMutex>
 8000522:	4603      	mov	r3, r0
 8000524:	4a19      	ldr	r2, [pc, #100]	@ (800058c <MX_FREERTOS_Init+0x90>)
 8000526:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000528:	4a19      	ldr	r2, [pc, #100]	@ (8000590 <MX_FREERTOS_Init+0x94>)
 800052a:	2100      	movs	r1, #0
 800052c:	4819      	ldr	r0, [pc, #100]	@ (8000594 <MX_FREERTOS_Init+0x98>)
 800052e:	f003 fee1 	bl	80042f4 <osThreadNew>
 8000532:	4603      	mov	r3, r0
 8000534:	4a18      	ldr	r2, [pc, #96]	@ (8000598 <MX_FREERTOS_Init+0x9c>)
 8000536:	6013      	str	r3, [r2, #0]

  /* creation of TLHandlerTask */
  TLHandlerTaskHandle = osThreadNew(TLHandler, NULL, &TLHandlerTask_attributes);
 8000538:	4a18      	ldr	r2, [pc, #96]	@ (800059c <MX_FREERTOS_Init+0xa0>)
 800053a:	2100      	movs	r1, #0
 800053c:	4818      	ldr	r0, [pc, #96]	@ (80005a0 <MX_FREERTOS_Init+0xa4>)
 800053e:	f003 fed9 	bl	80042f4 <osThreadNew>
 8000542:	4603      	mov	r3, r0
 8000544:	4a17      	ldr	r2, [pc, #92]	@ (80005a4 <MX_FREERTOS_Init+0xa8>)
 8000546:	6013      	str	r3, [r2, #0]

  /* creation of PLHandlerTask */
  PLHandlerTaskHandle = osThreadNew(PLHandler, NULL, &PLHandlerTask_attributes);
 8000548:	4a17      	ldr	r2, [pc, #92]	@ (80005a8 <MX_FREERTOS_Init+0xac>)
 800054a:	2100      	movs	r1, #0
 800054c:	4817      	ldr	r0, [pc, #92]	@ (80005ac <MX_FREERTOS_Init+0xb0>)
 800054e:	f003 fed1 	bl	80042f4 <osThreadNew>
 8000552:	4603      	mov	r3, r0
 8000554:	4a16      	ldr	r2, [pc, #88]	@ (80005b0 <MX_FREERTOS_Init+0xb4>)
 8000556:	6013      	str	r3, [r2, #0]

  /* creation of InHandlerTask */
  InHandlerTaskHandle = osThreadNew(InHandler, NULL, &InHandlerTask_attributes);
 8000558:	4a16      	ldr	r2, [pc, #88]	@ (80005b4 <MX_FREERTOS_Init+0xb8>)
 800055a:	2100      	movs	r1, #0
 800055c:	4816      	ldr	r0, [pc, #88]	@ (80005b8 <MX_FREERTOS_Init+0xbc>)
 800055e:	f003 fec9 	bl	80042f4 <osThreadNew>
 8000562:	4603      	mov	r3, r0
 8000564:	4a15      	ldr	r2, [pc, #84]	@ (80005bc <MX_FREERTOS_Init+0xc0>)
 8000566:	6013      	str	r3, [r2, #0]

  /* creation of blinkTaskHandle */
  blinkTaskHandleHandle = osThreadNew(blinkTask, NULL, &blinkTaskHandle_attributes);
 8000568:	4a15      	ldr	r2, [pc, #84]	@ (80005c0 <MX_FREERTOS_Init+0xc4>)
 800056a:	2100      	movs	r1, #0
 800056c:	4815      	ldr	r0, [pc, #84]	@ (80005c4 <MX_FREERTOS_Init+0xc8>)
 800056e:	f003 fec1 	bl	80042f4 <osThreadNew>
 8000572:	4603      	mov	r3, r0
 8000574:	4a14      	ldr	r2, [pc, #80]	@ (80005c8 <MX_FREERTOS_Init+0xcc>)
 8000576:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}
 800057c:	2000007c 	.word	0x2000007c
 8000580:	20000084 	.word	0x20000084
 8000584:	20000085 	.word	0x20000085
 8000588:	20000086 	.word	0x20000086
 800058c:	20000088 	.word	0x20000088
 8000590:	08007614 	.word	0x08007614
 8000594:	080005cd 	.word	0x080005cd
 8000598:	2000008c 	.word	0x2000008c
 800059c:	08007638 	.word	0x08007638
 80005a0:	080005dd 	.word	0x080005dd
 80005a4:	20000090 	.word	0x20000090
 80005a8:	0800765c 	.word	0x0800765c
 80005ac:	080009b1 	.word	0x080009b1
 80005b0:	20000094 	.word	0x20000094
 80005b4:	08007680 	.word	0x08007680
 80005b8:	08000a25 	.word	0x08000a25
 80005bc:	20000098 	.word	0x20000098
 80005c0:	080076a4 	.word	0x080076a4
 80005c4:	08000b3d 	.word	0x08000b3d
 80005c8:	2000009c 	.word	0x2000009c

080005cc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80005d4:	2001      	movs	r0, #1
 80005d6:	f003 ff1f 	bl	8004418 <osDelay>
 80005da:	e7fb      	b.n	80005d4 <StartDefaultTask+0x8>

080005dc <TLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TLHandler */
void TLHandler(void *argument)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08a      	sub	sp, #40	@ 0x28
 80005e0:	af02      	add	r7, sp, #8
 80005e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TLHandler */
  /* Infinite loop */
	static states State, NextState;
  for(;;)
  {
    State = NSG_EWR;
 80005e4:	4ba8      	ldr	r3, [pc, #672]	@ (8000888 <TLHandler+0x2ac>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	701a      	strb	r2, [r3, #0]
    NextState = NSG_EWR;
 80005ea:	4ba8      	ldr	r3, [pc, #672]	@ (800088c <TLHandler+0x2b0>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	701a      	strb	r2, [r3, #0]
    uint32_t instruction, elapsedTime;
    bool toGreen = false; // decide whether to go from yellow to red or yellow to green 
 80005f0:	2300      	movs	r3, #0
 80005f2:	77fb      	strb	r3, [r7, #31]
    EventBits_t receivedBits;
    TickType_t xStartTimer, xEndTimer, elapsedTicks;
    instruction = PL1_Green | PL2_Red;
 80005f4:	f44f 2301 	mov.w	r3, #528384	@ 0x81000
 80005f8:	61bb      	str	r3, [r7, #24]
    current_instruction = update_instruction(current_instruction, instruction, PL);
 80005fa:	4ba5      	ldr	r3, [pc, #660]	@ (8000890 <TLHandler+0x2b4>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	2201      	movs	r2, #1
 8000600:	69b9      	ldr	r1, [r7, #24]
 8000602:	4618      	mov	r0, r3
 8000604:	f000 fe28 	bl	8001258 <update_instruction>
 8000608:	4603      	mov	r3, r0
 800060a:	4aa1      	ldr	r2, [pc, #644]	@ (8000890 <TLHandler+0x2b4>)
 800060c:	6013      	str	r3, [r2, #0]
    while (1) {
        State = NextState;
 800060e:	4b9f      	ldr	r3, [pc, #636]	@ (800088c <TLHandler+0x2b0>)
 8000610:	781a      	ldrb	r2, [r3, #0]
 8000612:	4b9d      	ldr	r3, [pc, #628]	@ (8000888 <TLHandler+0x2ac>)
 8000614:	701a      	strb	r2, [r3, #0]
        switch(State) {
 8000616:	4b9c      	ldr	r3, [pc, #624]	@ (8000888 <TLHandler+0x2ac>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	2b03      	cmp	r3, #3
 800061c:	d8f7      	bhi.n	800060e <TLHandler+0x32>
 800061e:	a201      	add	r2, pc, #4	@ (adr r2, 8000624 <TLHandler+0x48>)
 8000620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000624:	08000635 	.word	0x08000635
 8000628:	08000721 	.word	0x08000721
 800062c:	080007d5 	.word	0x080007d5
 8000630:	080008ad 	.word	0x080008ad
        case NSG_EWR:
            instruction = TL_NS_Green | TL_EW_Red;
 8000634:	4b97      	ldr	r3, [pc, #604]	@ (8000894 <TLHandler+0x2b8>)
 8000636:	61bb      	str	r3, [r7, #24]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 8000638:	4b95      	ldr	r3, [pc, #596]	@ (8000890 <TLHandler+0x2b4>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	2200      	movs	r2, #0
 800063e:	69b9      	ldr	r1, [r7, #24]
 8000640:	4618      	mov	r0, r3
 8000642:	f000 fe09 	bl	8001258 <update_instruction>
 8000646:	4603      	mov	r3, r0
 8000648:	4a91      	ldr	r2, [pc, #580]	@ (8000890 <TLHandler+0x2b4>)
 800064a:	6013      	str	r3, [r2, #0]
            // check if the PL2 is pressed, or there is a car by TL1 or TL3
            xStartTimer = xTaskGetTickCount();
 800064c:	f005 fa34 	bl	8005ab8 <xTaskGetTickCount>
 8000650:	6178      	str	r0, [r7, #20]
            receivedBits = xEventGroupWaitBits(eventGroup, Event_PL2 | Event_TL1_Switch | Event_TL3_Switch | Event_TL2_Switch | Event_TL4_Switch | Event_PL2_Pressed_Yellow, pdTRUE, pdFALSE, greenDelay);
 8000652:	4b91      	ldr	r3, [pc, #580]	@ (8000898 <TLHandler+0x2bc>)
 8000654:	6818      	ldr	r0, [r3, #0]
 8000656:	f242 7310 	movw	r3, #10000	@ 0x2710
 800065a:	9300      	str	r3, [sp, #0]
 800065c:	2300      	movs	r3, #0
 800065e:	2201      	movs	r2, #1
 8000660:	f240 213e 	movw	r1, #574	@ 0x23e
 8000664:	f003 ff42 	bl	80044ec <xEventGroupWaitBits>
 8000668:	6138      	str	r0, [r7, #16]
            xEndTimer = xTaskGetTickCount();
 800066a:	f005 fa25 	bl	8005ab8 <xTaskGetTickCount>
 800066e:	60f8      	str	r0, [r7, #12]
            elapsedTime = xEndTimer - xStartTimer;
 8000670:	68fa      	ldr	r2, [r7, #12]
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	1ad3      	subs	r3, r2, r3
 8000676:	60bb      	str	r3, [r7, #8]
            if(receivedBits & Event_PL2 || receivedBits & Event_PL2_Pressed_Yellow) {
 8000678:	693b      	ldr	r3, [r7, #16]
 800067a:	f003 0302 	and.w	r3, r3, #2
 800067e:	2b00      	cmp	r3, #0
 8000680:	d104      	bne.n	800068c <TLHandler+0xb0>
 8000682:	693b      	ldr	r3, [r7, #16]
 8000684:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000688:	2b00      	cmp	r3, #0
 800068a:	d015      	beq.n	80006b8 <TLHandler+0xdc>
              doBlink2 = true;
 800068c:	4b83      	ldr	r3, [pc, #524]	@ (800089c <TLHandler+0x2c0>)
 800068e:	2201      	movs	r2, #1
 8000690:	701a      	strb	r2, [r3, #0]
              vTaskDelay(greenDelay - elapsedTime < pedestrianDelay ? (greenDelay - elapsedTime) : pedestrianDelay - yellowDelay);
 8000692:	68bb      	ldr	r3, [r7, #8]
 8000694:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 8000698:	3310      	adds	r3, #16
 800069a:	f641 3257 	movw	r2, #6999	@ 0x1b57
 800069e:	4293      	cmp	r3, r2
 80006a0:	d804      	bhi.n	80006ac <TLHandler+0xd0>
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 80006a8:	3310      	adds	r3, #16
 80006aa:	e001      	b.n	80006b0 <TLHandler+0xd4>
 80006ac:	f241 3388 	movw	r3, #5000	@ 0x1388
 80006b0:	4618      	mov	r0, r3
 80006b2:	f005 f8af 	bl	8005814 <vTaskDelay>
 80006b6:	e02d      	b.n	8000714 <TLHandler+0x138>
            } else if((receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch) && !(receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch)) {
 80006b8:	693b      	ldr	r3, [r7, #16]
 80006ba:	f003 0308 	and.w	r3, r3, #8
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d104      	bne.n	80006cc <TLHandler+0xf0>
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	f003 0320 	and.w	r3, r3, #32
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d00d      	beq.n	80006e8 <TLHandler+0x10c>
 80006cc:	693b      	ldr	r3, [r7, #16]
 80006ce:	f003 0304 	and.w	r3, r3, #4
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d108      	bne.n	80006e8 <TLHandler+0x10c>
 80006d6:	693b      	ldr	r3, [r7, #16]
 80006d8:	f003 0310 	and.w	r3, r3, #16
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d103      	bne.n	80006e8 <TLHandler+0x10c>
              NextState = NSG_EWR;
 80006e0:	4b6a      	ldr	r3, [pc, #424]	@ (800088c <TLHandler+0x2b0>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	701a      	strb	r2, [r3, #0]
              break;
 80006e6:	e158      	b.n	800099a <TLHandler+0x3be>
            } else if(receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch ) {
 80006e8:	693b      	ldr	r3, [r7, #16]
 80006ea:	f003 0304 	and.w	r3, r3, #4
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d104      	bne.n	80006fc <TLHandler+0x120>
 80006f2:	693b      	ldr	r3, [r7, #16]
 80006f4:	f003 0310 	and.w	r3, r3, #16
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d00b      	beq.n	8000714 <TLHandler+0x138>
              vTaskDelay(greenDelay - elapsedTime < redDelayMax ? (greenDelay - elapsedTime) : redDelayMax);
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 8000702:	3310      	adds	r3, #16
 8000704:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000708:	bf28      	it	cs
 800070a:	f44f 737a 	movcs.w	r3, #1000	@ 0x3e8
 800070e:	4618      	mov	r0, r3
 8000710:	f005 f880 	bl	8005814 <vTaskDelay>
            }
            NextState = NSY_EWR;
 8000714:	4b5d      	ldr	r3, [pc, #372]	@ (800088c <TLHandler+0x2b0>)
 8000716:	2201      	movs	r2, #1
 8000718:	701a      	strb	r2, [r3, #0]
            toGreen = false;
 800071a:	2300      	movs	r3, #0
 800071c:	77fb      	strb	r3, [r7, #31]
            break;
 800071e:	e13c      	b.n	800099a <TLHandler+0x3be>
        case NSY_EWR:
            instruction = TL_NS_Yellow | TL_EW_Red;
 8000720:	4b5f      	ldr	r3, [pc, #380]	@ (80008a0 <TLHandler+0x2c4>)
 8000722:	61bb      	str	r3, [r7, #24]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 8000724:	4b5a      	ldr	r3, [pc, #360]	@ (8000890 <TLHandler+0x2b4>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	2200      	movs	r2, #0
 800072a:	69b9      	ldr	r1, [r7, #24]
 800072c:	4618      	mov	r0, r3
 800072e:	f000 fd93 	bl	8001258 <update_instruction>
 8000732:	4603      	mov	r3, r0
 8000734:	4a56      	ldr	r2, [pc, #344]	@ (8000890 <TLHandler+0x2b4>)
 8000736:	6013      	str	r3, [r2, #0]
            if (toGreen) {
 8000738:	7ffb      	ldrb	r3, [r7, #31]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d02d      	beq.n	800079a <TLHandler+0x1be>
              xStartTimer = xTaskGetTickCount();
 800073e:	f005 f9bb 	bl	8005ab8 <xTaskGetTickCount>
 8000742:	6178      	str	r0, [r7, #20]
              receivedBits = xEventGroupWaitBits(eventGroup, Event_PL2, pdTRUE, pdFALSE, yellowDelay);
 8000744:	4b54      	ldr	r3, [pc, #336]	@ (8000898 <TLHandler+0x2bc>)
 8000746:	6818      	ldr	r0, [r3, #0]
 8000748:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	2300      	movs	r3, #0
 8000750:	2201      	movs	r2, #1
 8000752:	2102      	movs	r1, #2
 8000754:	f003 feca 	bl	80044ec <xEventGroupWaitBits>
 8000758:	6138      	str	r0, [r7, #16]
              xEndTimer = xTaskGetTickCount();
 800075a:	f005 f9ad 	bl	8005ab8 <xTaskGetTickCount>
 800075e:	60f8      	str	r0, [r7, #12]
              elapsedTime = xEndTimer - xStartTimer;
 8000760:	68fa      	ldr	r2, [r7, #12]
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	1ad3      	subs	r3, r2, r3
 8000766:	60bb      	str	r3, [r7, #8]
              if(receivedBits & Event_PL2) {
 8000768:	693b      	ldr	r3, [r7, #16]
 800076a:	f003 0302 	and.w	r3, r3, #2
 800076e:	2b00      	cmp	r3, #0
 8000770:	d00f      	beq.n	8000792 <TLHandler+0x1b6>
                doBlink2 = true;
 8000772:	4b4a      	ldr	r3, [pc, #296]	@ (800089c <TLHandler+0x2c0>)
 8000774:	2201      	movs	r2, #1
 8000776:	701a      	strb	r2, [r3, #0]
                xEventGroupSetBits(eventGroup, Event_PL2_Pressed_Yellow);
 8000778:	4b47      	ldr	r3, [pc, #284]	@ (8000898 <TLHandler+0x2bc>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000780:	4618      	mov	r0, r3
 8000782:	f003 ffbe 	bl	8004702 <xEventGroupSetBits>
                vTaskDelay(yellowDelay - elapsedTime);
 8000786:	68bb      	ldr	r3, [r7, #8]
 8000788:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 800078c:	4618      	mov	r0, r3
 800078e:	f005 f841 	bl	8005814 <vTaskDelay>
              }
              NextState = NSG_EWR;
 8000792:	4b3e      	ldr	r3, [pc, #248]	@ (800088c <TLHandler+0x2b0>)
 8000794:	2200      	movs	r2, #0
 8000796:	701a      	strb	r2, [r3, #0]
 8000798:	e019      	b.n	80007ce <TLHandler+0x1f2>
            } else {
              vTaskDelay(yellowDelay);
 800079a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800079e:	f005 f839 	bl	8005814 <vTaskDelay>
              NextState = NSR_EWY;
 80007a2:	4b3a      	ldr	r3, [pc, #232]	@ (800088c <TLHandler+0x2b0>)
 80007a4:	2202      	movs	r2, #2
 80007a6:	701a      	strb	r2, [r3, #0]
              xEventGroupSetBits(eventGroup, Event_EW_Safe_Walk);
 80007a8:	4b3b      	ldr	r3, [pc, #236]	@ (8000898 <TLHandler+0x2bc>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	2180      	movs	r1, #128	@ 0x80
 80007ae:	4618      	mov	r0, r3
 80007b0:	f003 ffa7 	bl	8004702 <xEventGroupSetBits>
              doBlink2 = false;
 80007b4:	4b39      	ldr	r3, [pc, #228]	@ (800089c <TLHandler+0x2c0>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	701a      	strb	r2, [r3, #0]
              current_instruction = update_instruction(current_instruction, 0, PLB);
 80007ba:	4b35      	ldr	r3, [pc, #212]	@ (8000890 <TLHandler+0x2b4>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	2202      	movs	r2, #2
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 fd48 	bl	8001258 <update_instruction>
 80007c8:	4603      	mov	r3, r0
 80007ca:	4a31      	ldr	r2, [pc, #196]	@ (8000890 <TLHandler+0x2b4>)
 80007cc:	6013      	str	r3, [r2, #0]
            }
            toGreen = true;
 80007ce:	2301      	movs	r3, #1
 80007d0:	77fb      	strb	r3, [r7, #31]
            break;
 80007d2:	e0e2      	b.n	800099a <TLHandler+0x3be>
        case NSR_EWY:
            instruction = TL_NS_Red | TL_EW_Yellow;
 80007d4:	4b33      	ldr	r3, [pc, #204]	@ (80008a4 <TLHandler+0x2c8>)
 80007d6:	61bb      	str	r3, [r7, #24]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 80007d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000890 <TLHandler+0x2b4>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2200      	movs	r2, #0
 80007de:	69b9      	ldr	r1, [r7, #24]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f000 fd39 	bl	8001258 <update_instruction>
 80007e6:	4603      	mov	r3, r0
 80007e8:	4a29      	ldr	r2, [pc, #164]	@ (8000890 <TLHandler+0x2b4>)
 80007ea:	6013      	str	r3, [r2, #0]
            if (toGreen) {
 80007ec:	7ffb      	ldrb	r3, [r7, #31]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d02d      	beq.n	800084e <TLHandler+0x272>
              xStartTimer = xTaskGetTickCount();
 80007f2:	f005 f961 	bl	8005ab8 <xTaskGetTickCount>
 80007f6:	6178      	str	r0, [r7, #20]
              receivedBits = xEventGroupWaitBits(eventGroup, Event_PL1, pdTRUE, pdFALSE, yellowDelay);
 80007f8:	4b27      	ldr	r3, [pc, #156]	@ (8000898 <TLHandler+0x2bc>)
 80007fa:	6818      	ldr	r0, [r3, #0]
 80007fc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000800:	9300      	str	r3, [sp, #0]
 8000802:	2300      	movs	r3, #0
 8000804:	2201      	movs	r2, #1
 8000806:	2101      	movs	r1, #1
 8000808:	f003 fe70 	bl	80044ec <xEventGroupWaitBits>
 800080c:	6138      	str	r0, [r7, #16]
              xEndTimer = xTaskGetTickCount();
 800080e:	f005 f953 	bl	8005ab8 <xTaskGetTickCount>
 8000812:	60f8      	str	r0, [r7, #12]
              elapsedTime = xEndTimer - xStartTimer;
 8000814:	68fa      	ldr	r2, [r7, #12]
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	1ad3      	subs	r3, r2, r3
 800081a:	60bb      	str	r3, [r7, #8]
              if(receivedBits & Event_PL1) {
 800081c:	693b      	ldr	r3, [r7, #16]
 800081e:	f003 0301 	and.w	r3, r3, #1
 8000822:	2b00      	cmp	r3, #0
 8000824:	d00f      	beq.n	8000846 <TLHandler+0x26a>
                doBlink1 = true;
 8000826:	4b20      	ldr	r3, [pc, #128]	@ (80008a8 <TLHandler+0x2cc>)
 8000828:	2201      	movs	r2, #1
 800082a:	701a      	strb	r2, [r3, #0]
                xEventGroupSetBits(eventGroup, Event_PL1_Pressed_Yellow);
 800082c:	4b1a      	ldr	r3, [pc, #104]	@ (8000898 <TLHandler+0x2bc>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000834:	4618      	mov	r0, r3
 8000836:	f003 ff64 	bl	8004702 <xEventGroupSetBits>
                vTaskDelay(yellowDelay - elapsedTime);
 800083a:	68bb      	ldr	r3, [r7, #8]
 800083c:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 8000840:	4618      	mov	r0, r3
 8000842:	f004 ffe7 	bl	8005814 <vTaskDelay>
              }
              NextState = NSR_EWG;
 8000846:	4b11      	ldr	r3, [pc, #68]	@ (800088c <TLHandler+0x2b0>)
 8000848:	2203      	movs	r2, #3
 800084a:	701a      	strb	r2, [r3, #0]
 800084c:	e019      	b.n	8000882 <TLHandler+0x2a6>
            } else {
              vTaskDelay(yellowDelay);
 800084e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000852:	f004 ffdf 	bl	8005814 <vTaskDelay>
              NextState = NSY_EWR;
 8000856:	4b0d      	ldr	r3, [pc, #52]	@ (800088c <TLHandler+0x2b0>)
 8000858:	2201      	movs	r2, #1
 800085a:	701a      	strb	r2, [r3, #0]
              xEventGroupSetBits(eventGroup, Event_NS_Safe_Walk); // tell the pedestrian light that the N/S traffic is green
 800085c:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <TLHandler+0x2bc>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2140      	movs	r1, #64	@ 0x40
 8000862:	4618      	mov	r0, r3
 8000864:	f003 ff4d 	bl	8004702 <xEventGroupSetBits>
              doBlink1 = false;
 8000868:	4b0f      	ldr	r3, [pc, #60]	@ (80008a8 <TLHandler+0x2cc>)
 800086a:	2200      	movs	r2, #0
 800086c:	701a      	strb	r2, [r3, #0]
              current_instruction = update_instruction(current_instruction, 0, PLB);
 800086e:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <TLHandler+0x2b4>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	2202      	movs	r2, #2
 8000874:	2100      	movs	r1, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f000 fcee 	bl	8001258 <update_instruction>
 800087c:	4603      	mov	r3, r0
 800087e:	4a04      	ldr	r2, [pc, #16]	@ (8000890 <TLHandler+0x2b4>)
 8000880:	6013      	str	r3, [r2, #0]
            }
            toGreen = true;
 8000882:	2301      	movs	r3, #1
 8000884:	77fb      	strb	r3, [r7, #31]
            break;
 8000886:	e088      	b.n	800099a <TLHandler+0x3be>
 8000888:	200000a0 	.word	0x200000a0
 800088c:	200000a1 	.word	0x200000a1
 8000890:	20000080 	.word	0x20000080
 8000894:	00802084 	.word	0x00802084
 8000898:	2000007c 	.word	0x2000007c
 800089c:	20000085 	.word	0x20000085
 80008a0:	00804088 	.word	0x00804088
 80008a4:	00408050 	.word	0x00408050
 80008a8:	20000084 	.word	0x20000084
        case NSR_EWG:
            instruction = TL_NS_Red | TL_EW_Green;
 80008ac:	4b3b      	ldr	r3, [pc, #236]	@ (800099c <TLHandler+0x3c0>)
 80008ae:	61bb      	str	r3, [r7, #24]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 80008b0:	4b3b      	ldr	r3, [pc, #236]	@ (80009a0 <TLHandler+0x3c4>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2200      	movs	r2, #0
 80008b6:	69b9      	ldr	r1, [r7, #24]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f000 fccd 	bl	8001258 <update_instruction>
 80008be:	4603      	mov	r3, r0
 80008c0:	4a37      	ldr	r2, [pc, #220]	@ (80009a0 <TLHandler+0x3c4>)
 80008c2:	6013      	str	r3, [r2, #0]
            xStartTimer = xTaskGetTickCount();
 80008c4:	f005 f8f8 	bl	8005ab8 <xTaskGetTickCount>
 80008c8:	6178      	str	r0, [r7, #20]
            receivedBits = xEventGroupWaitBits(eventGroup, Event_PL1 | Event_TL1_Switch | Event_TL3_Switch | Event_TL2_Switch | Event_TL4_Switch | Event_PL1_Pressed_Yellow, pdTRUE, pdFALSE, greenDelay);
 80008ca:	4b36      	ldr	r3, [pc, #216]	@ (80009a4 <TLHandler+0x3c8>)
 80008cc:	6818      	ldr	r0, [r3, #0]
 80008ce:	f242 7310 	movw	r3, #10000	@ 0x2710
 80008d2:	9300      	str	r3, [sp, #0]
 80008d4:	2300      	movs	r3, #0
 80008d6:	2201      	movs	r2, #1
 80008d8:	f240 113d 	movw	r1, #317	@ 0x13d
 80008dc:	f003 fe06 	bl	80044ec <xEventGroupWaitBits>
 80008e0:	6138      	str	r0, [r7, #16]
            xEndTimer = xTaskGetTickCount();
 80008e2:	f005 f8e9 	bl	8005ab8 <xTaskGetTickCount>
 80008e6:	60f8      	str	r0, [r7, #12]
            elapsedTime = xEndTimer - xStartTimer;
 80008e8:	68fa      	ldr	r2, [r7, #12]
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	60bb      	str	r3, [r7, #8]

            if(receivedBits & Event_PL1 || receivedBits & Event_PL1_Pressed_Yellow) {
 80008f0:	693b      	ldr	r3, [r7, #16]
 80008f2:	f003 0301 	and.w	r3, r3, #1
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d104      	bne.n	8000904 <TLHandler+0x328>
 80008fa:	693b      	ldr	r3, [r7, #16]
 80008fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000900:	2b00      	cmp	r3, #0
 8000902:	d015      	beq.n	8000930 <TLHandler+0x354>
              doBlink1 = true;
 8000904:	4b28      	ldr	r3, [pc, #160]	@ (80009a8 <TLHandler+0x3cc>)
 8000906:	2201      	movs	r2, #1
 8000908:	701a      	strb	r2, [r3, #0]
              vTaskDelay(greenDelay - elapsedTime < pedestrianDelay ? (greenDelay - elapsedTime) : pedestrianDelay - yellowDelay);
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 8000910:	3310      	adds	r3, #16
 8000912:	f641 3257 	movw	r2, #6999	@ 0x1b57
 8000916:	4293      	cmp	r3, r2
 8000918:	d804      	bhi.n	8000924 <TLHandler+0x348>
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 8000920:	3310      	adds	r3, #16
 8000922:	e001      	b.n	8000928 <TLHandler+0x34c>
 8000924:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000928:	4618      	mov	r0, r3
 800092a:	f004 ff73 	bl	8005814 <vTaskDelay>
 800092e:	e02d      	b.n	800098c <TLHandler+0x3b0>
            } else if((receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch) && !(receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch)) {
 8000930:	693b      	ldr	r3, [r7, #16]
 8000932:	f003 0304 	and.w	r3, r3, #4
 8000936:	2b00      	cmp	r3, #0
 8000938:	d104      	bne.n	8000944 <TLHandler+0x368>
 800093a:	693b      	ldr	r3, [r7, #16]
 800093c:	f003 0310 	and.w	r3, r3, #16
 8000940:	2b00      	cmp	r3, #0
 8000942:	d00d      	beq.n	8000960 <TLHandler+0x384>
 8000944:	693b      	ldr	r3, [r7, #16]
 8000946:	f003 0308 	and.w	r3, r3, #8
 800094a:	2b00      	cmp	r3, #0
 800094c:	d108      	bne.n	8000960 <TLHandler+0x384>
 800094e:	693b      	ldr	r3, [r7, #16]
 8000950:	f003 0320 	and.w	r3, r3, #32
 8000954:	2b00      	cmp	r3, #0
 8000956:	d103      	bne.n	8000960 <TLHandler+0x384>
              NextState = NSR_EWG;
 8000958:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <TLHandler+0x3d0>)
 800095a:	2203      	movs	r2, #3
 800095c:	701a      	strb	r2, [r3, #0]
              break;
 800095e:	e01c      	b.n	800099a <TLHandler+0x3be>
            } else if(receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch ) {
 8000960:	693b      	ldr	r3, [r7, #16]
 8000962:	f003 0308 	and.w	r3, r3, #8
 8000966:	2b00      	cmp	r3, #0
 8000968:	d104      	bne.n	8000974 <TLHandler+0x398>
 800096a:	693b      	ldr	r3, [r7, #16]
 800096c:	f003 0320 	and.w	r3, r3, #32
 8000970:	2b00      	cmp	r3, #0
 8000972:	d00b      	beq.n	800098c <TLHandler+0x3b0>
              vTaskDelay(greenDelay - elapsedTime < redDelayMax ? (greenDelay - elapsedTime) : redDelayMax);
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 800097a:	3310      	adds	r3, #16
 800097c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000980:	bf28      	it	cs
 8000982:	f44f 737a 	movcs.w	r3, #1000	@ 0x3e8
 8000986:	4618      	mov	r0, r3
 8000988:	f004 ff44 	bl	8005814 <vTaskDelay>
            }
            toGreen = false;
 800098c:	2300      	movs	r3, #0
 800098e:	77fb      	strb	r3, [r7, #31]
            NextState = NSR_EWY;
 8000990:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <TLHandler+0x3d0>)
 8000992:	2202      	movs	r2, #2
 8000994:	701a      	strb	r2, [r3, #0]
            break;
 8000996:	bf00      	nop
 8000998:	e639      	b.n	800060e <TLHandler+0x32>
        State = NextState;
 800099a:	e638      	b.n	800060e <TLHandler+0x32>
 800099c:	00208030 	.word	0x00208030
 80009a0:	20000080 	.word	0x20000080
 80009a4:	2000007c 	.word	0x2000007c
 80009a8:	20000084 	.word	0x20000084
 80009ac:	200000a1 	.word	0x200000a1

080009b0 <PLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PLHandler */
void PLHandler(void *argument)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b086      	sub	sp, #24
 80009b4:	af02      	add	r7, sp, #8
 80009b6:	6078      	str	r0, [r7, #4]
  EventBits_t receivedBits;
  uint32_t instruction;
  for(;;)
  {

	  receivedBits = xEventGroupWaitBits(eventGroup, Event_NS_Safe_Walk  | Event_EW_Safe_Walk, pdTRUE, pdFALSE, portMAX_DELAY);
 80009b8:	4b17      	ldr	r3, [pc, #92]	@ (8000a18 <PLHandler+0x68>)
 80009ba:	6818      	ldr	r0, [r3, #0]
 80009bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009c0:	9300      	str	r3, [sp, #0]
 80009c2:	2300      	movs	r3, #0
 80009c4:	2201      	movs	r2, #1
 80009c6:	21c0      	movs	r1, #192	@ 0xc0
 80009c8:	f003 fd90 	bl	80044ec <xEventGroupWaitBits>
 80009cc:	60f8      	str	r0, [r7, #12]
      if(receivedBits & Event_NS_Safe_Walk) {
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d00c      	beq.n	80009f2 <PLHandler+0x42>
    	  instruction = PL1_Green | PL2_Red;
 80009d8:	f44f 2301 	mov.w	r3, #528384	@ 0x81000
 80009dc:	60bb      	str	r3, [r7, #8]
    	  current_instruction = update_instruction(current_instruction, instruction, PL);
 80009de:	4b0f      	ldr	r3, [pc, #60]	@ (8000a1c <PLHandler+0x6c>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	2201      	movs	r2, #1
 80009e4:	68b9      	ldr	r1, [r7, #8]
 80009e6:	4618      	mov	r0, r3
 80009e8:	f000 fc36 	bl	8001258 <update_instruction>
 80009ec:	4603      	mov	r3, r0
 80009ee:	4a0b      	ldr	r2, [pc, #44]	@ (8000a1c <PLHandler+0x6c>)
 80009f0:	6013      	str	r3, [r2, #0]
      }
      if(receivedBits & Event_EW_Safe_Walk) {
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d0dd      	beq.n	80009b8 <PLHandler+0x8>
    	  instruction = PL1_Red | PL2_Green;
 80009fc:	4b08      	ldr	r3, [pc, #32]	@ (8000a20 <PLHandler+0x70>)
 80009fe:	60bb      	str	r3, [r7, #8]
    	  current_instruction = update_instruction(current_instruction, instruction, PL);
 8000a00:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <PLHandler+0x6c>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2201      	movs	r2, #1
 8000a06:	68b9      	ldr	r1, [r7, #8]
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f000 fc25 	bl	8001258 <update_instruction>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	4a02      	ldr	r2, [pc, #8]	@ (8000a1c <PLHandler+0x6c>)
 8000a12:	6013      	str	r3, [r2, #0]
	  receivedBits = xEventGroupWaitBits(eventGroup, Event_NS_Safe_Walk  | Event_EW_Safe_Walk, pdTRUE, pdFALSE, portMAX_DELAY);
 8000a14:	e7d0      	b.n	80009b8 <PLHandler+0x8>
 8000a16:	bf00      	nop
 8000a18:	2000007c 	.word	0x2000007c
 8000a1c:	20000080 	.word	0x20000080
 8000a20:	00100800 	.word	0x00100800

08000a24 <InHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_InHandler */
void InHandler(void *argument)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN InHandler */
  /* Infinite loop */
  for(;;)
  {
    if (HAL_GPIO_ReadPin(PL2_Switch_GPIO_Port, PL2_Switch_Pin) == GPIO_PIN_RESET) {
 8000a2c:	2180      	movs	r1, #128	@ 0x80
 8000a2e:	4840      	ldr	r0, [pc, #256]	@ (8000b30 <InHandler+0x10c>)
 8000a30:	f000 ffc6 	bl	80019c0 <HAL_GPIO_ReadPin>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d106      	bne.n	8000a48 <InHandler+0x24>
      xEventGroupSetBits(eventGroup, Event_PL2);
 8000a3a:	4b3e      	ldr	r3, [pc, #248]	@ (8000b34 <InHandler+0x110>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	2102      	movs	r1, #2
 8000a40:	4618      	mov	r0, r3
 8000a42:	f003 fe5e 	bl	8004702 <xEventGroupSetBits>
 8000a46:	e005      	b.n	8000a54 <InHandler+0x30>
	  } else {
      xEventGroupClearBits(eventGroup, Event_PL2);
 8000a48:	4b3a      	ldr	r3, [pc, #232]	@ (8000b34 <InHandler+0x110>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	2102      	movs	r1, #2
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f003 fe1e 	bl	8004690 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(PL1_Switch_GPIO_Port, PL1_Switch_Pin) == GPIO_PIN_RESET) {
 8000a54:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a5c:	f000 ffb0 	bl	80019c0 <HAL_GPIO_ReadPin>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d106      	bne.n	8000a74 <InHandler+0x50>
      xEventGroupSetBits(eventGroup, Event_PL1);
 8000a66:	4b33      	ldr	r3, [pc, #204]	@ (8000b34 <InHandler+0x110>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	2101      	movs	r1, #1
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f003 fe48 	bl	8004702 <xEventGroupSetBits>
 8000a72:	e005      	b.n	8000a80 <InHandler+0x5c>
    } else {
      xEventGroupClearBits(eventGroup, Event_PL1);
 8000a74:	4b2f      	ldr	r3, [pc, #188]	@ (8000b34 <InHandler+0x110>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2101      	movs	r1, #1
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f003 fe08 	bl	8004690 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL1_Car_GPIO_Port,TL1_Car_Pin) == GPIO_PIN_RESET) {
 8000a80:	2110      	movs	r1, #16
 8000a82:	482d      	ldr	r0, [pc, #180]	@ (8000b38 <InHandler+0x114>)
 8000a84:	f000 ff9c 	bl	80019c0 <HAL_GPIO_ReadPin>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d106      	bne.n	8000a9c <InHandler+0x78>
      xEventGroupSetBits(eventGroup, Event_TL1_Switch);
 8000a8e:	4b29      	ldr	r3, [pc, #164]	@ (8000b34 <InHandler+0x110>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	2104      	movs	r1, #4
 8000a94:	4618      	mov	r0, r3
 8000a96:	f003 fe34 	bl	8004702 <xEventGroupSetBits>
 8000a9a:	e005      	b.n	8000aa8 <InHandler+0x84>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL1_Switch);
 8000a9c:	4b25      	ldr	r3, [pc, #148]	@ (8000b34 <InHandler+0x110>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2104      	movs	r1, #4
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f003 fdf4 	bl	8004690 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL2_Car_GPIO_Port,TL2_Car_Pin) == GPIO_PIN_RESET) {
 8000aa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aac:	4820      	ldr	r0, [pc, #128]	@ (8000b30 <InHandler+0x10c>)
 8000aae:	f000 ff87 	bl	80019c0 <HAL_GPIO_ReadPin>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d106      	bne.n	8000ac6 <InHandler+0xa2>
      xEventGroupSetBits(eventGroup, Event_TL2_Switch);
 8000ab8:	4b1e      	ldr	r3, [pc, #120]	@ (8000b34 <InHandler+0x110>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2108      	movs	r1, #8
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f003 fe1f 	bl	8004702 <xEventGroupSetBits>
 8000ac4:	e005      	b.n	8000ad2 <InHandler+0xae>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL2_Switch);
 8000ac6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b34 <InHandler+0x110>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	2108      	movs	r1, #8
 8000acc:	4618      	mov	r0, r3
 8000ace:	f003 fddf 	bl	8004690 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL3_Car_GPIO_Port,TL3_Car_Pin) == GPIO_PIN_RESET) {
 8000ad2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ad6:	4816      	ldr	r0, [pc, #88]	@ (8000b30 <InHandler+0x10c>)
 8000ad8:	f000 ff72 	bl	80019c0 <HAL_GPIO_ReadPin>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d106      	bne.n	8000af0 <InHandler+0xcc>
      xEventGroupSetBits(eventGroup, Event_TL3_Switch);
 8000ae2:	4b14      	ldr	r3, [pc, #80]	@ (8000b34 <InHandler+0x110>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	2110      	movs	r1, #16
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f003 fe0a 	bl	8004702 <xEventGroupSetBits>
 8000aee:	e005      	b.n	8000afc <InHandler+0xd8>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL3_Switch);
 8000af0:	4b10      	ldr	r3, [pc, #64]	@ (8000b34 <InHandler+0x110>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2110      	movs	r1, #16
 8000af6:	4618      	mov	r0, r3
 8000af8:	f003 fdca 	bl	8004690 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL4_Car_GPIO_Port,TL4_Car_Pin)  == GPIO_PIN_RESET) {
 8000afc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b04:	f000 ff5c 	bl	80019c0 <HAL_GPIO_ReadPin>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d106      	bne.n	8000b1c <InHandler+0xf8>
      xEventGroupSetBits(eventGroup, Event_TL4_Switch);
 8000b0e:	4b09      	ldr	r3, [pc, #36]	@ (8000b34 <InHandler+0x110>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	2120      	movs	r1, #32
 8000b14:	4618      	mov	r0, r3
 8000b16:	f003 fdf4 	bl	8004702 <xEventGroupSetBits>
 8000b1a:	e005      	b.n	8000b28 <InHandler+0x104>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL4_Switch);
 8000b1c:	4b05      	ldr	r3, [pc, #20]	@ (8000b34 <InHandler+0x110>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2120      	movs	r1, #32
 8000b22:	4618      	mov	r0, r3
 8000b24:	f003 fdb4 	bl	8004690 <xEventGroupClearBits>
    }
	  vTaskDelay(10);
 8000b28:	200a      	movs	r0, #10
 8000b2a:	f004 fe73 	bl	8005814 <vTaskDelay>
    if (HAL_GPIO_ReadPin(PL2_Switch_GPIO_Port, PL2_Switch_Pin) == GPIO_PIN_RESET) {
 8000b2e:	e77d      	b.n	8000a2c <InHandler+0x8>
 8000b30:	48000400 	.word	0x48000400
 8000b34:	2000007c 	.word	0x2000007c
 8000b38:	48000800 	.word	0x48000800

08000b3c <blinkTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_blinkTask */
void blinkTask(void *argument)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN blinkTask */
  /* Infinite loop */
  for(;;)
  {
    if (doBlink1 || doBlink2) {
 8000b44:	4b22      	ldr	r3, [pc, #136]	@ (8000bd0 <blinkTask+0x94>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d103      	bne.n	8000b54 <blinkTask+0x18>
 8000b4c:	4b21      	ldr	r3, [pc, #132]	@ (8000bd4 <blinkTask+0x98>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d029      	beq.n	8000ba8 <blinkTask+0x6c>
      uint32_t instruction = 0x0;
 8000b54:	2300      	movs	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]
      if (doBlink1) instruction |= blinkState ? PL1_Blue : 0;
 8000b58:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd0 <blinkTask+0x94>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d00a      	beq.n	8000b76 <blinkTask+0x3a>
 8000b60:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd8 <blinkTask+0x9c>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d002      	beq.n	8000b6e <blinkTask+0x32>
 8000b68:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000b6c:	e000      	b.n	8000b70 <blinkTask+0x34>
 8000b6e:	2300      	movs	r3, #0
 8000b70:	68fa      	ldr	r2, [r7, #12]
 8000b72:	4313      	orrs	r3, r2
 8000b74:	60fb      	str	r3, [r7, #12]
      if (doBlink2) instruction |= blinkState ? PL2_Blue : 0;
 8000b76:	4b17      	ldr	r3, [pc, #92]	@ (8000bd4 <blinkTask+0x98>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d00a      	beq.n	8000b94 <blinkTask+0x58>
 8000b7e:	4b16      	ldr	r3, [pc, #88]	@ (8000bd8 <blinkTask+0x9c>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d002      	beq.n	8000b8c <blinkTask+0x50>
 8000b86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b8a:	e000      	b.n	8000b8e <blinkTask+0x52>
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	68fa      	ldr	r2, [r7, #12]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	60fb      	str	r3, [r7, #12]
      current_instruction = update_instruction(current_instruction, instruction, PLB);
 8000b94:	4b11      	ldr	r3, [pc, #68]	@ (8000bdc <blinkTask+0xa0>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2202      	movs	r2, #2
 8000b9a:	68f9      	ldr	r1, [r7, #12]
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f000 fb5b 	bl	8001258 <update_instruction>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bdc <blinkTask+0xa0>)
 8000ba6:	6013      	str	r3, [r2, #0]
    }
    blinkState = !blinkState;
 8000ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd8 <blinkTask+0x9c>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	bf14      	ite	ne
 8000bb0:	2301      	movne	r3, #1
 8000bb2:	2300      	moveq	r3, #0
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	f083 0301 	eor.w	r3, r3, #1
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	f003 0301 	and.w	r3, r3, #1
 8000bc0:	b2da      	uxtb	r2, r3
 8000bc2:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <blinkTask+0x9c>)
 8000bc4:	701a      	strb	r2, [r3, #0]
    vTaskDelay(toggleFreq);
 8000bc6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000bca:	f004 fe23 	bl	8005814 <vTaskDelay>
    if (doBlink1 || doBlink2) {
 8000bce:	e7b9      	b.n	8000b44 <blinkTask+0x8>
 8000bd0:	20000084 	.word	0x20000084
 8000bd4:	20000085 	.word	0x20000085
 8000bd8:	20000086 	.word	0x20000086
 8000bdc:	20000080 	.word	0x20000080

08000be0 <MX_GPIO_Init>:
     PC12   ------> UART5_TX
     PD2   ------> UART5_RX
     PB6   ------> I2C1_SCL
*/
void MX_GPIO_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08a      	sub	sp, #40	@ 0x28
 8000be4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be6:	f107 0314 	add.w	r3, r7, #20
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	605a      	str	r2, [r3, #4]
 8000bf0:	609a      	str	r2, [r3, #8]
 8000bf2:	60da      	str	r2, [r3, #12]
 8000bf4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf6:	4b79      	ldr	r3, [pc, #484]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfa:	4a78      	ldr	r2, [pc, #480]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000bfc:	f043 0304 	orr.w	r3, r3, #4
 8000c00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c02:	4b76      	ldr	r3, [pc, #472]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c06:	f003 0304 	and.w	r3, r3, #4
 8000c0a:	613b      	str	r3, [r7, #16]
 8000c0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c0e:	4b73      	ldr	r3, [pc, #460]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c12:	4a72      	ldr	r2, [pc, #456]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c1a:	4b70      	ldr	r3, [pc, #448]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c26:	4b6d      	ldr	r3, [pc, #436]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c2a:	4a6c      	ldr	r2, [pc, #432]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c32:	4b6a      	ldr	r3, [pc, #424]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c36:	f003 0301 	and.w	r3, r3, #1
 8000c3a:	60bb      	str	r3, [r7, #8]
 8000c3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3e:	4b67      	ldr	r3, [pc, #412]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c42:	4a66      	ldr	r2, [pc, #408]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c44:	f043 0302 	orr.w	r3, r3, #2
 8000c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c4a:	4b64      	ldr	r3, [pc, #400]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	607b      	str	r3, [r7, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c56:	4b61      	ldr	r3, [pc, #388]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c5a:	4a60      	ldr	r2, [pc, #384]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c5c:	f043 0308 	orr.w	r3, r3, #8
 8000c60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c62:	4b5e      	ldr	r3, [pc, #376]	@ (8000ddc <MX_GPIO_Init+0x1fc>)
 8000c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c66:	f003 0308 	and.w	r3, r3, #8
 8000c6a:	603b      	str	r3, [r7, #0]
 8000c6c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin|SR_DS_Pin, GPIO_PIN_RESET);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f249 0124 	movw	r1, #36900	@ 0x9024
 8000c74:	485a      	ldr	r0, [pc, #360]	@ (8000de0 <MX_GPIO_Init+0x200>)
 8000c76:	f000 febb 	bl	80019f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SR_Enable_Pin|Disp_Data_Pin|SR_SHCP_Pin, GPIO_PIN_RESET);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f44f 61d0 	mov.w	r1, #1664	@ 0x680
 8000c80:	4858      	ldr	r0, [pc, #352]	@ (8000de4 <MX_GPIO_Init+0x204>)
 8000c82:	f000 feb5 	bl	80019f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_RESET);
 8000c86:	2200      	movs	r2, #0
 8000c88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c90:	f000 feae 	bl	80019f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c94:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c9a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ca4:	f107 0314 	add.w	r3, r7, #20
 8000ca8:	4619      	mov	r1, r3
 8000caa:	484e      	ldr	r0, [pc, #312]	@ (8000de4 <MX_GPIO_Init+0x204>)
 8000cac:	f000 fcde 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 8000cb0:	2310      	movs	r3, #16
 8000cb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 8000cbc:	f107 0314 	add.w	r3, r7, #20
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4848      	ldr	r0, [pc, #288]	@ (8000de4 <MX_GPIO_Init+0x204>)
 8000cc4:	f000 fcd2 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pin : Poti_Pin */
  GPIO_InitStruct.Pin = Poti_Pin;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ccc:	2303      	movs	r3, #3
 8000cce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Poti_GPIO_Port, &GPIO_InitStruct);
 8000cd4:	f107 0314 	add.w	r3, r7, #20
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4841      	ldr	r0, [pc, #260]	@ (8000de0 <MX_GPIO_Init+0x200>)
 8000cdc:	f000 fcc6 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_LED1_Pin SR_STCP_Pin USR_LED2_Pin SR_DS_Pin */
  GPIO_InitStruct.Pin = USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin|SR_DS_Pin;
 8000ce0:	f249 0324 	movw	r3, #36900	@ 0x9024
 8000ce4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf2:	f107 0314 	add.w	r3, r7, #20
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4839      	ldr	r0, [pc, #228]	@ (8000de0 <MX_GPIO_Init+0x200>)
 8000cfa:	f000 fcb7 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin PL2_Switch_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin|PL2_Switch_Pin;
 8000cfe:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 8000d02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d04:	2300      	movs	r3, #0
 8000d06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d0c:	f107 0314 	add.w	r3, r7, #20
 8000d10:	4619      	mov	r1, r3
 8000d12:	4833      	ldr	r0, [pc, #204]	@ (8000de0 <MX_GPIO_Init+0x200>)
 8000d14:	f000 fcaa 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pins : SR_Enable_Pin Disp_Data_Pin SR_SHCP_Pin */
  GPIO_InitStruct.Pin = SR_Enable_Pin|Disp_Data_Pin|SR_SHCP_Pin;
 8000d18:	f44f 63d0 	mov.w	r3, #1664	@ 0x680
 8000d1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d26:	2300      	movs	r3, #0
 8000d28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d2a:	f107 0314 	add.w	r3, r7, #20
 8000d2e:	4619      	mov	r1, r3
 8000d30:	482c      	ldr	r0, [pc, #176]	@ (8000de4 <MX_GPIO_Init+0x204>)
 8000d32:	f000 fc9b 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pin : SR_Reset_Pin */
  GPIO_InitStruct.Pin = SR_Reset_Pin;
 8000d36:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d44:	2300      	movs	r3, #0
 8000d46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR_Reset_GPIO_Port, &GPIO_InitStruct);
 8000d48:	f107 0314 	add.w	r3, r7, #20
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d52:	f000 fc8b 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pins : TL4_Car_Pin PL1_Switch_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin|PL1_Switch_Pin;
 8000d56:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8000d5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d60:	2301      	movs	r3, #1
 8000d62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d64:	f107 0314 	add.w	r3, r7, #20
 8000d68:	4619      	mov	r1, r3
 8000d6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d6e:	f000 fc7d 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pin : UART_TX_Pin */
  GPIO_InitStruct.Pin = UART_TX_Pin;
 8000d72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d78:	2302      	movs	r3, #2
 8000d7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d80:	2303      	movs	r3, #3
 8000d82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000d84:	2308      	movs	r3, #8
 8000d86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(UART_TX_GPIO_Port, &GPIO_InitStruct);
 8000d88:	f107 0314 	add.w	r3, r7, #20
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4815      	ldr	r0, [pc, #84]	@ (8000de4 <MX_GPIO_Init+0x204>)
 8000d90:	f000 fc6c 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pin : UART_RX_Pin */
  GPIO_InitStruct.Pin = UART_RX_Pin;
 8000d94:	2304      	movs	r3, #4
 8000d96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da0:	2303      	movs	r3, #3
 8000da2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000da4:	2308      	movs	r3, #8
 8000da6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(UART_RX_GPIO_Port, &GPIO_InitStruct);
 8000da8:	f107 0314 	add.w	r3, r7, #20
 8000dac:	4619      	mov	r1, r3
 8000dae:	480e      	ldr	r0, [pc, #56]	@ (8000de8 <MX_GPIO_Init+0x208>)
 8000db0:	f000 fc5c 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pin : Disp_Reset_Pin */
  GPIO_InitStruct.Pin = Disp_Reset_Pin;
 8000db4:	2340      	movs	r3, #64	@ 0x40
 8000db6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000db8:	2312      	movs	r3, #18
 8000dba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000dc4:	2304      	movs	r3, #4
 8000dc6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(Disp_Reset_GPIO_Port, &GPIO_InitStruct);
 8000dc8:	f107 0314 	add.w	r3, r7, #20
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4804      	ldr	r0, [pc, #16]	@ (8000de0 <MX_GPIO_Init+0x200>)
 8000dd0:	f000 fc4c 	bl	800166c <HAL_GPIO_Init>

}
 8000dd4:	bf00      	nop
 8000dd6:	3728      	adds	r7, #40	@ 0x28
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	48000400 	.word	0x48000400
 8000de4:	48000800 	.word	0x48000800
 8000de8:	48000c00 	.word	0x48000c00

08000dec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000df0:	f000 fb1a 	bl	8001428 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000df4:	f000 f80e 	bl	8000e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000df8:	f7ff fef2 	bl	8000be0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000dfc:	f000 fa5e 	bl	80012bc <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000e00:	f000 f872 	bl	8000ee8 <MX_SPI2_Init>
#endif

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000e04:	f003 fa2c 	bl	8004260 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000e08:	f7ff fb78 	bl	80004fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000e0c:	f003 fa4c 	bl	80042a8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <main+0x24>

08000e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b096      	sub	sp, #88	@ 0x58
 8000e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e1a:	f107 0314 	add.w	r3, r7, #20
 8000e1e:	2244      	movs	r2, #68	@ 0x44
 8000e20:	2100      	movs	r1, #0
 8000e22:	4618      	mov	r0, r3
 8000e24:	f006 fac8 	bl	80073b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e28:	463b      	mov	r3, r7
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	609a      	str	r2, [r3, #8]
 8000e32:	60da      	str	r2, [r3, #12]
 8000e34:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e36:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e3a:	f000 fdff 	bl	8001a3c <HAL_PWREx_ControlVoltageScaling>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000e44:	f000 f84a 	bl	8000edc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e50:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e52:	2310      	movs	r3, #16
 8000e54:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e56:	2302      	movs	r3, #2
 8000e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000e62:	230a      	movs	r3, #10
 8000e64:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000e66:	2307      	movs	r3, #7
 8000e68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e72:	f107 0314 	add.w	r3, r7, #20
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 fe36 	bl	8001ae8 <HAL_RCC_OscConfig>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000e82:	f000 f82b 	bl	8000edc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e86:	230f      	movs	r3, #15
 8000e88:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e92:	2300      	movs	r3, #0
 8000e94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e96:	2300      	movs	r3, #0
 8000e98:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	2104      	movs	r1, #4
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f001 f9fe 	bl	80022a0 <HAL_RCC_ClockConfig>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000eaa:	f000 f817 	bl	8000edc <Error_Handler>
  }
}
 8000eae:	bf00      	nop
 8000eb0:	3758      	adds	r7, #88	@ 0x58
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
	...

08000eb8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a04      	ldr	r2, [pc, #16]	@ (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d101      	bne.n	8000ece <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000eca:	f000 facd 	bl	8001468 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	40012c00 	.word	0x40012c00

08000edc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee0:	b672      	cpsid	i
}
 8000ee2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ee4:	bf00      	nop
 8000ee6:	e7fd      	b.n	8000ee4 <Error_Handler+0x8>

08000ee8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000eec:	4b1b      	ldr	r3, [pc, #108]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000eee:	4a1c      	ldr	r2, [pc, #112]	@ (8000f60 <MX_SPI2_Init+0x78>)
 8000ef0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000ef2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000ef4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ef8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000efa:	4b18      	ldr	r3, [pc, #96]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000f00:	4b16      	ldr	r3, [pc, #88]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000f02:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000f06:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f08:	4b14      	ldr	r3, [pc, #80]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f0e:	4b13      	ldr	r3, [pc, #76]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f14:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000f16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f1a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f28:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000f34:	4b09      	ldr	r3, [pc, #36]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000f36:	2207      	movs	r2, #7
 8000f38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f3a:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000f42:	2208      	movs	r2, #8
 8000f44:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f46:	4805      	ldr	r0, [pc, #20]	@ (8000f5c <MX_SPI2_Init+0x74>)
 8000f48:	f002 f8bc 	bl	80030c4 <HAL_SPI_Init>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000f52:	f7ff ffc3 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	200000a4 	.word	0x200000a4
 8000f60:	40003800 	.word	0x40003800

08000f64 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b08a      	sub	sp, #40	@ 0x28
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6c:	f107 0314 	add.w	r3, r7, #20
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
 8000f7a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a25      	ldr	r2, [pc, #148]	@ (8001018 <HAL_SPI_MspInit+0xb4>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d144      	bne.n	8001010 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000f86:	4b25      	ldr	r3, [pc, #148]	@ (800101c <HAL_SPI_MspInit+0xb8>)
 8000f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f8a:	4a24      	ldr	r2, [pc, #144]	@ (800101c <HAL_SPI_MspInit+0xb8>)
 8000f8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f90:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f92:	4b22      	ldr	r3, [pc, #136]	@ (800101c <HAL_SPI_MspInit+0xb8>)
 8000f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f9a:	613b      	str	r3, [r7, #16]
 8000f9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f9e:	4b1f      	ldr	r3, [pc, #124]	@ (800101c <HAL_SPI_MspInit+0xb8>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa2:	4a1e      	ldr	r2, [pc, #120]	@ (800101c <HAL_SPI_MspInit+0xb8>)
 8000fa4:	f043 0304 	orr.w	r3, r3, #4
 8000fa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000faa:	4b1c      	ldr	r3, [pc, #112]	@ (800101c <HAL_SPI_MspInit+0xb8>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fae:	f003 0304 	and.w	r3, r3, #4
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb6:	4b19      	ldr	r3, [pc, #100]	@ (800101c <HAL_SPI_MspInit+0xb8>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fba:	4a18      	ldr	r2, [pc, #96]	@ (800101c <HAL_SPI_MspInit+0xb8>)
 8000fbc:	f043 0302 	orr.w	r3, r3, #2
 8000fc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fc2:	4b16      	ldr	r3, [pc, #88]	@ (800101c <HAL_SPI_MspInit+0xb8>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	60bb      	str	r3, [r7, #8]
 8000fcc:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|SPI_MOSI_Pin;
 8000fce:	230c      	movs	r3, #12
 8000fd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000fde:	2305      	movs	r3, #5
 8000fe0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fe2:	f107 0314 	add.w	r3, r7, #20
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	480d      	ldr	r0, [pc, #52]	@ (8001020 <HAL_SPI_MspInit+0xbc>)
 8000fea:	f000 fb3f 	bl	800166c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_SCLK_Pin;
 8000fee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ff2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001000:	2305      	movs	r3, #5
 8001002:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SPI_SCLK_GPIO_Port, &GPIO_InitStruct);
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	4619      	mov	r1, r3
 800100a:	4806      	ldr	r0, [pc, #24]	@ (8001024 <HAL_SPI_MspInit+0xc0>)
 800100c:	f000 fb2e 	bl	800166c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001010:	bf00      	nop
 8001012:	3728      	adds	r7, #40	@ 0x28
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40003800 	.word	0x40003800
 800101c:	40021000 	.word	0x40021000
 8001020:	48000800 	.word	0x48000800
 8001024:	48000400 	.word	0x48000400

08001028 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102e:	4b11      	ldr	r3, [pc, #68]	@ (8001074 <HAL_MspInit+0x4c>)
 8001030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001032:	4a10      	ldr	r2, [pc, #64]	@ (8001074 <HAL_MspInit+0x4c>)
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	6613      	str	r3, [r2, #96]	@ 0x60
 800103a:	4b0e      	ldr	r3, [pc, #56]	@ (8001074 <HAL_MspInit+0x4c>)
 800103c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001046:	4b0b      	ldr	r3, [pc, #44]	@ (8001074 <HAL_MspInit+0x4c>)
 8001048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800104a:	4a0a      	ldr	r2, [pc, #40]	@ (8001074 <HAL_MspInit+0x4c>)
 800104c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001050:	6593      	str	r3, [r2, #88]	@ 0x58
 8001052:	4b08      	ldr	r3, [pc, #32]	@ (8001074 <HAL_MspInit+0x4c>)
 8001054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800105a:	603b      	str	r3, [r7, #0]
 800105c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800105e:	2200      	movs	r2, #0
 8001060:	210f      	movs	r1, #15
 8001062:	f06f 0001 	mvn.w	r0, #1
 8001066:	f000 fad7 	bl	8001618 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40021000 	.word	0x40021000

08001078 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08c      	sub	sp, #48	@ 0x30
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001080:	2300      	movs	r3, #0
 8001082:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001086:	4b2e      	ldr	r3, [pc, #184]	@ (8001140 <HAL_InitTick+0xc8>)
 8001088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800108a:	4a2d      	ldr	r2, [pc, #180]	@ (8001140 <HAL_InitTick+0xc8>)
 800108c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001090:	6613      	str	r3, [r2, #96]	@ 0x60
 8001092:	4b2b      	ldr	r3, [pc, #172]	@ (8001140 <HAL_InitTick+0xc8>)
 8001094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001096:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800109a:	60bb      	str	r3, [r7, #8]
 800109c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800109e:	f107 020c 	add.w	r2, r7, #12
 80010a2:	f107 0310 	add.w	r3, r7, #16
 80010a6:	4611      	mov	r1, r2
 80010a8:	4618      	mov	r0, r3
 80010aa:	f001 fabd 	bl	8002628 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80010ae:	f001 faa5 	bl	80025fc <HAL_RCC_GetPCLK2Freq>
 80010b2:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010b6:	4a23      	ldr	r2, [pc, #140]	@ (8001144 <HAL_InitTick+0xcc>)
 80010b8:	fba2 2303 	umull	r2, r3, r2, r3
 80010bc:	0c9b      	lsrs	r3, r3, #18
 80010be:	3b01      	subs	r3, #1
 80010c0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80010c2:	4b21      	ldr	r3, [pc, #132]	@ (8001148 <HAL_InitTick+0xd0>)
 80010c4:	4a21      	ldr	r2, [pc, #132]	@ (800114c <HAL_InitTick+0xd4>)
 80010c6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80010c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001148 <HAL_InitTick+0xd0>)
 80010ca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010ce:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80010d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001148 <HAL_InitTick+0xd0>)
 80010d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d4:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80010d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001148 <HAL_InitTick+0xd0>)
 80010d8:	2200      	movs	r2, #0
 80010da:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <HAL_InitTick+0xd0>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010e2:	4b19      	ldr	r3, [pc, #100]	@ (8001148 <HAL_InitTick+0xd0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80010e8:	4817      	ldr	r0, [pc, #92]	@ (8001148 <HAL_InitTick+0xd0>)
 80010ea:	f002 f88e 	bl	800320a <HAL_TIM_Base_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80010f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d11b      	bne.n	8001134 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80010fc:	4812      	ldr	r0, [pc, #72]	@ (8001148 <HAL_InitTick+0xd0>)
 80010fe:	f002 f8e5 	bl	80032cc <HAL_TIM_Base_Start_IT>
 8001102:	4603      	mov	r3, r0
 8001104:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001108:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800110c:	2b00      	cmp	r3, #0
 800110e:	d111      	bne.n	8001134 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001110:	2019      	movs	r0, #25
 8001112:	f000 fa9d 	bl	8001650 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2b0f      	cmp	r3, #15
 800111a:	d808      	bhi.n	800112e <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 800111c:	2200      	movs	r2, #0
 800111e:	6879      	ldr	r1, [r7, #4]
 8001120:	2019      	movs	r0, #25
 8001122:	f000 fa79 	bl	8001618 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001126:	4a0a      	ldr	r2, [pc, #40]	@ (8001150 <HAL_InitTick+0xd8>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6013      	str	r3, [r2, #0]
 800112c:	e002      	b.n	8001134 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001134:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001138:	4618      	mov	r0, r3
 800113a:	3730      	adds	r7, #48	@ 0x30
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40021000 	.word	0x40021000
 8001144:	431bde83 	.word	0x431bde83
 8001148:	20000108 	.word	0x20000108
 800114c:	40012c00 	.word	0x40012c00
 8001150:	20000004 	.word	0x20000004

08001154 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001158:	bf00      	nop
 800115a:	e7fd      	b.n	8001158 <NMI_Handler+0x4>

0800115c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <HardFault_Handler+0x4>

08001164 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <MemManage_Handler+0x4>

0800116c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <BusFault_Handler+0x4>

08001174 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <UsageFault_Handler+0x4>

0800117c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001180:	bf00      	nop
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
	...

0800118c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001190:	4802      	ldr	r0, [pc, #8]	@ (800119c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001192:	f002 f90b 	bl	80033ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000108 	.word	0x20000108

080011a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80011a4:	4b06      	ldr	r3, [pc, #24]	@ (80011c0 <SystemInit+0x20>)
 80011a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011aa:	4a05      	ldr	r2, [pc, #20]	@ (80011c0 <SystemInit+0x20>)
 80011ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	e000ed00 	.word	0xe000ed00

080011c4 <Send_Instruction>:
#include "main.h"
#include "traffic_functions.h"
#include "traffic.h"

void Send_Instruction(uint32_t instruction) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
    /* Make sure Reset and Enable are set to HIGH and LOW respectively */
    HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_SET);
 80011cc:	2201      	movs	r2, #1
 80011ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011d6:	f000 fc0b 	bl	80019f0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SR_Enable_GPIO_Port, SR_Enable_Pin, GPIO_PIN_RESET);
 80011da:	2200      	movs	r2, #0
 80011dc:	2180      	movs	r1, #128	@ 0x80
 80011de:	481c      	ldr	r0, [pc, #112]	@ (8001250 <Send_Instruction+0x8c>)
 80011e0:	f000 fc06 	bl	80019f0 <HAL_GPIO_WritePin>

    for(int i = 0; i < 24; i++) {
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	e01f      	b.n	800122a <Send_Instruction+0x66>
        bool lsb = instruction & 1;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	bf14      	ite	ne
 80011f4:	2301      	movne	r3, #1
 80011f6:	2300      	moveq	r3, #0
 80011f8:	72fb      	strb	r3, [r7, #11]
        HAL_GPIO_WritePin(SR_DS_GPIO_Port, SR_DS_Pin, lsb ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80011fa:	7afb      	ldrb	r3, [r7, #11]
 80011fc:	461a      	mov	r2, r3
 80011fe:	2120      	movs	r1, #32
 8001200:	4814      	ldr	r0, [pc, #80]	@ (8001254 <Send_Instruction+0x90>)
 8001202:	f000 fbf5 	bl	80019f0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(SR_SHCP_GPIO_Port, SR_SHCP_Pin, GPIO_PIN_SET);
 8001206:	2201      	movs	r2, #1
 8001208:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800120c:	4810      	ldr	r0, [pc, #64]	@ (8001250 <Send_Instruction+0x8c>)
 800120e:	f000 fbef 	bl	80019f0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(SR_SHCP_GPIO_Port, SR_SHCP_Pin, GPIO_PIN_RESET);
 8001212:	2200      	movs	r2, #0
 8001214:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001218:	480d      	ldr	r0, [pc, #52]	@ (8001250 <Send_Instruction+0x8c>)
 800121a:	f000 fbe9 	bl	80019f0 <HAL_GPIO_WritePin>
        instruction = instruction >> 1;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	085b      	lsrs	r3, r3, #1
 8001222:	607b      	str	r3, [r7, #4]
    for(int i = 0; i < 24; i++) {
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	3301      	adds	r3, #1
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	2b17      	cmp	r3, #23
 800122e:	dddc      	ble.n	80011ea <Send_Instruction+0x26>
    }
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_SET);
 8001230:	2201      	movs	r2, #1
 8001232:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001236:	4807      	ldr	r0, [pc, #28]	@ (8001254 <Send_Instruction+0x90>)
 8001238:	f000 fbda 	bl	80019f0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_RESET);
 800123c:	2200      	movs	r2, #0
 800123e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001242:	4804      	ldr	r0, [pc, #16]	@ (8001254 <Send_Instruction+0x90>)
 8001244:	f000 fbd4 	bl	80019f0 <HAL_GPIO_WritePin>
}
 8001248:	bf00      	nop
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	48000800 	.word	0x48000800
 8001254:	48000400 	.word	0x48000400

08001258 <update_instruction>:

uint32_t update_instruction(uint32_t current_instruction, uint32_t instruction, ledType led) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	4613      	mov	r3, r2
 8001264:	71fb      	strb	r3, [r7, #7]
    uint32_t zeroing;
    switch (led) {
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	2b02      	cmp	r3, #2
 800126a:	d00c      	beq.n	8001286 <update_instruction+0x2e>
 800126c:	2b02      	cmp	r3, #2
 800126e:	dc0d      	bgt.n	800128c <update_instruction+0x34>
 8001270:	2b00      	cmp	r3, #0
 8001272:	d002      	beq.n	800127a <update_instruction+0x22>
 8001274:	2b01      	cmp	r3, #1
 8001276:	d003      	beq.n	8001280 <update_instruction+0x28>
        break;
    case PLB:
        zeroing = ~(PL1_Blue | PL2_Blue);
        break;
    default:
        break;
 8001278:	e008      	b.n	800128c <update_instruction+0x34>
        zeroing = ~(TL_EW_Red | TL_EW_Yellow | TL_EW_Green | TL_NS_Red | TL_NS_Yellow | TL_NS_Green);
 800127a:	4b0d      	ldr	r3, [pc, #52]	@ (80012b0 <update_instruction+0x58>)
 800127c:	617b      	str	r3, [r7, #20]
        break;
 800127e:	e006      	b.n	800128e <update_instruction+0x36>
        zeroing = ~(PL1_Green | PL1_Red | PL2_Green | PL2_Red);
 8001280:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <update_instruction+0x5c>)
 8001282:	617b      	str	r3, [r7, #20]
        break;
 8001284:	e003      	b.n	800128e <update_instruction+0x36>
        zeroing = ~(PL1_Blue | PL2_Blue);
 8001286:	4b0c      	ldr	r3, [pc, #48]	@ (80012b8 <update_instruction+0x60>)
 8001288:	617b      	str	r3, [r7, #20]
        break;
 800128a:	e000      	b.n	800128e <update_instruction+0x36>
        break;
 800128c:	bf00      	nop
    }
    current_instruction &= zeroing; // save the other light states
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	4013      	ands	r3, r2
 8001294:	60fb      	str	r3, [r7, #12]
    current_instruction |= instruction;
 8001296:	68fa      	ldr	r2, [r7, #12]
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	4313      	orrs	r3, r2
 800129c:	60fb      	str	r3, [r7, #12]
    Send_Instruction(current_instruction);
 800129e:	68f8      	ldr	r0, [r7, #12]
 80012a0:	f7ff ff90 	bl	80011c4 <Send_Instruction>
    return current_instruction;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	4618      	mov	r0, r3
 80012a8:	3718      	adds	r7, #24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	ff1f1f03 	.word	0xff1f1f03
 80012b4:	ffe7e7ff 	.word	0xffe7e7ff
 80012b8:	fffbfbff 	.word	0xfffbfbff

080012bc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012c0:	4b14      	ldr	r3, [pc, #80]	@ (8001314 <MX_USART2_UART_Init+0x58>)
 80012c2:	4a15      	ldr	r2, [pc, #84]	@ (8001318 <MX_USART2_UART_Init+0x5c>)
 80012c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012c6:	4b13      	ldr	r3, [pc, #76]	@ (8001314 <MX_USART2_UART_Init+0x58>)
 80012c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012ce:	4b11      	ldr	r3, [pc, #68]	@ (8001314 <MX_USART2_UART_Init+0x58>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001314 <MX_USART2_UART_Init+0x58>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012da:	4b0e      	ldr	r3, [pc, #56]	@ (8001314 <MX_USART2_UART_Init+0x58>)
 80012dc:	2200      	movs	r2, #0
 80012de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001314 <MX_USART2_UART_Init+0x58>)
 80012e2:	220c      	movs	r2, #12
 80012e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001314 <MX_USART2_UART_Init+0x58>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012ec:	4b09      	ldr	r3, [pc, #36]	@ (8001314 <MX_USART2_UART_Init+0x58>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012f2:	4b08      	ldr	r3, [pc, #32]	@ (8001314 <MX_USART2_UART_Init+0x58>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012f8:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <MX_USART2_UART_Init+0x58>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012fe:	4805      	ldr	r0, [pc, #20]	@ (8001314 <MX_USART2_UART_Init+0x58>)
 8001300:	f002 fa48 	bl	8003794 <HAL_UART_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800130a:	f7ff fde7 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000154 	.word	0x20000154
 8001318:	40004400 	.word	0x40004400

0800131c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b0ac      	sub	sp, #176	@ 0xb0
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001324:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	609a      	str	r2, [r3, #8]
 8001330:	60da      	str	r2, [r3, #12]
 8001332:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001334:	f107 0314 	add.w	r3, r7, #20
 8001338:	2288      	movs	r2, #136	@ 0x88
 800133a:	2100      	movs	r1, #0
 800133c:	4618      	mov	r0, r3
 800133e:	f006 f83b 	bl	80073b8 <memset>
  if(uartHandle->Instance==USART2)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a21      	ldr	r2, [pc, #132]	@ (80013cc <HAL_UART_MspInit+0xb0>)
 8001348:	4293      	cmp	r3, r2
 800134a:	d13b      	bne.n	80013c4 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800134c:	2302      	movs	r3, #2
 800134e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001350:	2300      	movs	r3, #0
 8001352:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	4618      	mov	r0, r3
 800135a:	f001 f9f7 	bl	800274c <HAL_RCCEx_PeriphCLKConfig>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001364:	f7ff fdba 	bl	8000edc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001368:	4b19      	ldr	r3, [pc, #100]	@ (80013d0 <HAL_UART_MspInit+0xb4>)
 800136a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800136c:	4a18      	ldr	r2, [pc, #96]	@ (80013d0 <HAL_UART_MspInit+0xb4>)
 800136e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001372:	6593      	str	r3, [r2, #88]	@ 0x58
 8001374:	4b16      	ldr	r3, [pc, #88]	@ (80013d0 <HAL_UART_MspInit+0xb4>)
 8001376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001378:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800137c:	613b      	str	r3, [r7, #16]
 800137e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001380:	4b13      	ldr	r3, [pc, #76]	@ (80013d0 <HAL_UART_MspInit+0xb4>)
 8001382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001384:	4a12      	ldr	r2, [pc, #72]	@ (80013d0 <HAL_UART_MspInit+0xb4>)
 8001386:	f043 0301 	orr.w	r3, r3, #1
 800138a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138c:	4b10      	ldr	r3, [pc, #64]	@ (80013d0 <HAL_UART_MspInit+0xb4>)
 800138e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001390:	f003 0301 	and.w	r3, r3, #1
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001398:	230c      	movs	r3, #12
 800139a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139e:	2302      	movs	r3, #2
 80013a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013aa:	2303      	movs	r3, #3
 80013ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013b0:	2307      	movs	r3, #7
 80013b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013ba:	4619      	mov	r1, r3
 80013bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013c0:	f000 f954 	bl	800166c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80013c4:	bf00      	nop
 80013c6:	37b0      	adds	r7, #176	@ 0xb0
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40004400 	.word	0x40004400
 80013d0:	40021000 	.word	0x40021000

080013d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800140c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013d8:	f7ff fee2 	bl	80011a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013dc:	480c      	ldr	r0, [pc, #48]	@ (8001410 <LoopForever+0x6>)
  ldr r1, =_edata
 80013de:	490d      	ldr	r1, [pc, #52]	@ (8001414 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001418 <LoopForever+0xe>)
  movs r3, #0
 80013e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013e4:	e002      	b.n	80013ec <LoopCopyDataInit>

080013e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ea:	3304      	adds	r3, #4

080013ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013f0:	d3f9      	bcc.n	80013e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013f2:	4a0a      	ldr	r2, [pc, #40]	@ (800141c <LoopForever+0x12>)
  ldr r4, =_ebss
 80013f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001420 <LoopForever+0x16>)
  movs r3, #0
 80013f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f8:	e001      	b.n	80013fe <LoopFillZerobss>

080013fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013fc:	3204      	adds	r2, #4

080013fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001400:	d3fb      	bcc.n	80013fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001402:	f005 ffe1 	bl	80073c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001406:	f7ff fcf1 	bl	8000dec <main>

0800140a <LoopForever>:

LoopForever:
    b LoopForever
 800140a:	e7fe      	b.n	800140a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800140c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001410:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001414:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001418:	08007720 	.word	0x08007720
  ldr r2, =_sbss
 800141c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001420:	200020a8 	.word	0x200020a8

08001424 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001424:	e7fe      	b.n	8001424 <ADC1_2_IRQHandler>
	...

08001428 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800142e:	2300      	movs	r3, #0
 8001430:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001432:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <HAL_Init+0x3c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a0b      	ldr	r2, [pc, #44]	@ (8001464 <HAL_Init+0x3c>)
 8001438:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800143c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800143e:	2003      	movs	r0, #3
 8001440:	f000 f8df 	bl	8001602 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001444:	200f      	movs	r0, #15
 8001446:	f7ff fe17 	bl	8001078 <HAL_InitTick>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d002      	beq.n	8001456 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	71fb      	strb	r3, [r7, #7]
 8001454:	e001      	b.n	800145a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001456:	f7ff fde7 	bl	8001028 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800145a:	79fb      	ldrb	r3, [r7, #7]
}
 800145c:	4618      	mov	r0, r3
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40022000 	.word	0x40022000

08001468 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800146c:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <HAL_IncTick+0x20>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	461a      	mov	r2, r3
 8001472:	4b06      	ldr	r3, [pc, #24]	@ (800148c <HAL_IncTick+0x24>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4413      	add	r3, r2
 8001478:	4a04      	ldr	r2, [pc, #16]	@ (800148c <HAL_IncTick+0x24>)
 800147a:	6013      	str	r3, [r2, #0]
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	20000008 	.word	0x20000008
 800148c:	200001dc 	.word	0x200001dc

08001490 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  return uwTick;
 8001494:	4b03      	ldr	r3, [pc, #12]	@ (80014a4 <HAL_GetTick+0x14>)
 8001496:	681b      	ldr	r3, [r3, #0]
}
 8001498:	4618      	mov	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	200001dc 	.word	0x200001dc

080014a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f003 0307 	and.w	r3, r3, #7
 80014b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b8:	4b0c      	ldr	r3, [pc, #48]	@ (80014ec <__NVIC_SetPriorityGrouping+0x44>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014be:	68ba      	ldr	r2, [r7, #8]
 80014c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014c4:	4013      	ands	r3, r2
 80014c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014da:	4a04      	ldr	r2, [pc, #16]	@ (80014ec <__NVIC_SetPriorityGrouping+0x44>)
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	60d3      	str	r3, [r2, #12]
}
 80014e0:	bf00      	nop
 80014e2:	3714      	adds	r7, #20
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	e000ed00 	.word	0xe000ed00

080014f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014f4:	4b04      	ldr	r3, [pc, #16]	@ (8001508 <__NVIC_GetPriorityGrouping+0x18>)
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	0a1b      	lsrs	r3, r3, #8
 80014fa:	f003 0307 	and.w	r3, r3, #7
}
 80014fe:	4618      	mov	r0, r3
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	e000ed00 	.word	0xe000ed00

0800150c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151a:	2b00      	cmp	r3, #0
 800151c:	db0b      	blt.n	8001536 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	f003 021f 	and.w	r2, r3, #31
 8001524:	4907      	ldr	r1, [pc, #28]	@ (8001544 <__NVIC_EnableIRQ+0x38>)
 8001526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152a:	095b      	lsrs	r3, r3, #5
 800152c:	2001      	movs	r0, #1
 800152e:	fa00 f202 	lsl.w	r2, r0, r2
 8001532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	e000e100 	.word	0xe000e100

08001548 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	6039      	str	r1, [r7, #0]
 8001552:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001558:	2b00      	cmp	r3, #0
 800155a:	db0a      	blt.n	8001572 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	b2da      	uxtb	r2, r3
 8001560:	490c      	ldr	r1, [pc, #48]	@ (8001594 <__NVIC_SetPriority+0x4c>)
 8001562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001566:	0112      	lsls	r2, r2, #4
 8001568:	b2d2      	uxtb	r2, r2
 800156a:	440b      	add	r3, r1
 800156c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001570:	e00a      	b.n	8001588 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	b2da      	uxtb	r2, r3
 8001576:	4908      	ldr	r1, [pc, #32]	@ (8001598 <__NVIC_SetPriority+0x50>)
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	f003 030f 	and.w	r3, r3, #15
 800157e:	3b04      	subs	r3, #4
 8001580:	0112      	lsls	r2, r2, #4
 8001582:	b2d2      	uxtb	r2, r2
 8001584:	440b      	add	r3, r1
 8001586:	761a      	strb	r2, [r3, #24]
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000e100 	.word	0xe000e100
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800159c:	b480      	push	{r7}
 800159e:	b089      	sub	sp, #36	@ 0x24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f003 0307 	and.w	r3, r3, #7
 80015ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	f1c3 0307 	rsb	r3, r3, #7
 80015b6:	2b04      	cmp	r3, #4
 80015b8:	bf28      	it	cs
 80015ba:	2304      	movcs	r3, #4
 80015bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	3304      	adds	r3, #4
 80015c2:	2b06      	cmp	r3, #6
 80015c4:	d902      	bls.n	80015cc <NVIC_EncodePriority+0x30>
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	3b03      	subs	r3, #3
 80015ca:	e000      	b.n	80015ce <NVIC_EncodePriority+0x32>
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	43da      	mvns	r2, r3
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	401a      	ands	r2, r3
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015e4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	fa01 f303 	lsl.w	r3, r1, r3
 80015ee:	43d9      	mvns	r1, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f4:	4313      	orrs	r3, r2
         );
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3724      	adds	r7, #36	@ 0x24
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7ff ff4c 	bl	80014a8 <__NVIC_SetPriorityGrouping>
}
 8001610:	bf00      	nop
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
 8001624:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800162a:	f7ff ff61 	bl	80014f0 <__NVIC_GetPriorityGrouping>
 800162e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	68b9      	ldr	r1, [r7, #8]
 8001634:	6978      	ldr	r0, [r7, #20]
 8001636:	f7ff ffb1 	bl	800159c <NVIC_EncodePriority>
 800163a:	4602      	mov	r2, r0
 800163c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001640:	4611      	mov	r1, r2
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff ff80 	bl	8001548 <__NVIC_SetPriority>
}
 8001648:	bf00      	nop
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800165a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff ff54 	bl	800150c <__NVIC_EnableIRQ>
}
 8001664:	bf00      	nop
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800166c:	b480      	push	{r7}
 800166e:	b087      	sub	sp, #28
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001676:	2300      	movs	r3, #0
 8001678:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800167a:	e17f      	b.n	800197c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	2101      	movs	r1, #1
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	fa01 f303 	lsl.w	r3, r1, r3
 8001688:	4013      	ands	r3, r2
 800168a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2b00      	cmp	r3, #0
 8001690:	f000 8171 	beq.w	8001976 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f003 0303 	and.w	r3, r3, #3
 800169c:	2b01      	cmp	r3, #1
 800169e:	d005      	beq.n	80016ac <HAL_GPIO_Init+0x40>
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f003 0303 	and.w	r3, r3, #3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d130      	bne.n	800170e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	2203      	movs	r2, #3
 80016b8:	fa02 f303 	lsl.w	r3, r2, r3
 80016bc:	43db      	mvns	r3, r3
 80016be:	693a      	ldr	r2, [r7, #16]
 80016c0:	4013      	ands	r3, r2
 80016c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	68da      	ldr	r2, [r3, #12]
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	693a      	ldr	r2, [r7, #16]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	693a      	ldr	r2, [r7, #16]
 80016da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016e2:	2201      	movs	r2, #1
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ea:	43db      	mvns	r3, r3
 80016ec:	693a      	ldr	r2, [r7, #16]
 80016ee:	4013      	ands	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	091b      	lsrs	r3, r3, #4
 80016f8:	f003 0201 	and.w	r2, r3, #1
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001702:	693a      	ldr	r2, [r7, #16]
 8001704:	4313      	orrs	r3, r2
 8001706:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f003 0303 	and.w	r3, r3, #3
 8001716:	2b03      	cmp	r3, #3
 8001718:	d118      	bne.n	800174c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800171e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001720:	2201      	movs	r2, #1
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	4013      	ands	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	08db      	lsrs	r3, r3, #3
 8001736:	f003 0201 	and.w	r2, r3, #1
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	fa02 f303 	lsl.w	r3, r2, r3
 8001740:	693a      	ldr	r2, [r7, #16]
 8001742:	4313      	orrs	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f003 0303 	and.w	r3, r3, #3
 8001754:	2b03      	cmp	r3, #3
 8001756:	d017      	beq.n	8001788 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	2203      	movs	r2, #3
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	43db      	mvns	r3, r3
 800176a:	693a      	ldr	r2, [r7, #16]
 800176c:	4013      	ands	r3, r2
 800176e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	689a      	ldr	r2, [r3, #8]
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	4313      	orrs	r3, r2
 8001780:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	693a      	ldr	r2, [r7, #16]
 8001786:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f003 0303 	and.w	r3, r3, #3
 8001790:	2b02      	cmp	r3, #2
 8001792:	d123      	bne.n	80017dc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	08da      	lsrs	r2, r3, #3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	3208      	adds	r2, #8
 800179c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	f003 0307 	and.w	r3, r3, #7
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	220f      	movs	r2, #15
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	43db      	mvns	r3, r3
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	4013      	ands	r3, r2
 80017b6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	691a      	ldr	r2, [r3, #16]
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	f003 0307 	and.w	r3, r3, #7
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	693a      	ldr	r2, [r7, #16]
 80017ca:	4313      	orrs	r3, r2
 80017cc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	08da      	lsrs	r2, r3, #3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	3208      	adds	r2, #8
 80017d6:	6939      	ldr	r1, [r7, #16]
 80017d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	2203      	movs	r2, #3
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	43db      	mvns	r3, r3
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	4013      	ands	r3, r2
 80017f2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f003 0203 	and.w	r2, r3, #3
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	4313      	orrs	r3, r2
 8001808:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	693a      	ldr	r2, [r7, #16]
 800180e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001818:	2b00      	cmp	r3, #0
 800181a:	f000 80ac 	beq.w	8001976 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800181e:	4b5f      	ldr	r3, [pc, #380]	@ (800199c <HAL_GPIO_Init+0x330>)
 8001820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001822:	4a5e      	ldr	r2, [pc, #376]	@ (800199c <HAL_GPIO_Init+0x330>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	6613      	str	r3, [r2, #96]	@ 0x60
 800182a:	4b5c      	ldr	r3, [pc, #368]	@ (800199c <HAL_GPIO_Init+0x330>)
 800182c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001836:	4a5a      	ldr	r2, [pc, #360]	@ (80019a0 <HAL_GPIO_Init+0x334>)
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	089b      	lsrs	r3, r3, #2
 800183c:	3302      	adds	r3, #2
 800183e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001842:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	f003 0303 	and.w	r3, r3, #3
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	220f      	movs	r2, #15
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	43db      	mvns	r3, r3
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	4013      	ands	r3, r2
 8001858:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001860:	d025      	beq.n	80018ae <HAL_GPIO_Init+0x242>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a4f      	ldr	r2, [pc, #316]	@ (80019a4 <HAL_GPIO_Init+0x338>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d01f      	beq.n	80018aa <HAL_GPIO_Init+0x23e>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a4e      	ldr	r2, [pc, #312]	@ (80019a8 <HAL_GPIO_Init+0x33c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d019      	beq.n	80018a6 <HAL_GPIO_Init+0x23a>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a4d      	ldr	r2, [pc, #308]	@ (80019ac <HAL_GPIO_Init+0x340>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d013      	beq.n	80018a2 <HAL_GPIO_Init+0x236>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a4c      	ldr	r2, [pc, #304]	@ (80019b0 <HAL_GPIO_Init+0x344>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d00d      	beq.n	800189e <HAL_GPIO_Init+0x232>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a4b      	ldr	r2, [pc, #300]	@ (80019b4 <HAL_GPIO_Init+0x348>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d007      	beq.n	800189a <HAL_GPIO_Init+0x22e>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a4a      	ldr	r2, [pc, #296]	@ (80019b8 <HAL_GPIO_Init+0x34c>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d101      	bne.n	8001896 <HAL_GPIO_Init+0x22a>
 8001892:	2306      	movs	r3, #6
 8001894:	e00c      	b.n	80018b0 <HAL_GPIO_Init+0x244>
 8001896:	2307      	movs	r3, #7
 8001898:	e00a      	b.n	80018b0 <HAL_GPIO_Init+0x244>
 800189a:	2305      	movs	r3, #5
 800189c:	e008      	b.n	80018b0 <HAL_GPIO_Init+0x244>
 800189e:	2304      	movs	r3, #4
 80018a0:	e006      	b.n	80018b0 <HAL_GPIO_Init+0x244>
 80018a2:	2303      	movs	r3, #3
 80018a4:	e004      	b.n	80018b0 <HAL_GPIO_Init+0x244>
 80018a6:	2302      	movs	r3, #2
 80018a8:	e002      	b.n	80018b0 <HAL_GPIO_Init+0x244>
 80018aa:	2301      	movs	r3, #1
 80018ac:	e000      	b.n	80018b0 <HAL_GPIO_Init+0x244>
 80018ae:	2300      	movs	r3, #0
 80018b0:	697a      	ldr	r2, [r7, #20]
 80018b2:	f002 0203 	and.w	r2, r2, #3
 80018b6:	0092      	lsls	r2, r2, #2
 80018b8:	4093      	lsls	r3, r2
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	4313      	orrs	r3, r2
 80018be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018c0:	4937      	ldr	r1, [pc, #220]	@ (80019a0 <HAL_GPIO_Init+0x334>)
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	089b      	lsrs	r3, r3, #2
 80018c6:	3302      	adds	r3, #2
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018ce:	4b3b      	ldr	r3, [pc, #236]	@ (80019bc <HAL_GPIO_Init+0x350>)
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	43db      	mvns	r3, r3
 80018d8:	693a      	ldr	r2, [r7, #16]
 80018da:	4013      	ands	r3, r2
 80018dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d003      	beq.n	80018f2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018f2:	4a32      	ldr	r2, [pc, #200]	@ (80019bc <HAL_GPIO_Init+0x350>)
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80018f8:	4b30      	ldr	r3, [pc, #192]	@ (80019bc <HAL_GPIO_Init+0x350>)
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	43db      	mvns	r3, r3
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	4013      	ands	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d003      	beq.n	800191c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	4313      	orrs	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800191c:	4a27      	ldr	r2, [pc, #156]	@ (80019bc <HAL_GPIO_Init+0x350>)
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001922:	4b26      	ldr	r3, [pc, #152]	@ (80019bc <HAL_GPIO_Init+0x350>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	43db      	mvns	r3, r3
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	4013      	ands	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d003      	beq.n	8001946 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	4313      	orrs	r3, r2
 8001944:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001946:	4a1d      	ldr	r2, [pc, #116]	@ (80019bc <HAL_GPIO_Init+0x350>)
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800194c:	4b1b      	ldr	r3, [pc, #108]	@ (80019bc <HAL_GPIO_Init+0x350>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	43db      	mvns	r3, r3
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4013      	ands	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d003      	beq.n	8001970 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	4313      	orrs	r3, r2
 800196e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001970:	4a12      	ldr	r2, [pc, #72]	@ (80019bc <HAL_GPIO_Init+0x350>)
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	3301      	adds	r3, #1
 800197a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	fa22 f303 	lsr.w	r3, r2, r3
 8001986:	2b00      	cmp	r3, #0
 8001988:	f47f ae78 	bne.w	800167c <HAL_GPIO_Init+0x10>
  }
}
 800198c:	bf00      	nop
 800198e:	bf00      	nop
 8001990:	371c      	adds	r7, #28
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	40021000 	.word	0x40021000
 80019a0:	40010000 	.word	0x40010000
 80019a4:	48000400 	.word	0x48000400
 80019a8:	48000800 	.word	0x48000800
 80019ac:	48000c00 	.word	0x48000c00
 80019b0:	48001000 	.word	0x48001000
 80019b4:	48001400 	.word	0x48001400
 80019b8:	48001800 	.word	0x48001800
 80019bc:	40010400 	.word	0x40010400

080019c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	460b      	mov	r3, r1
 80019ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	691a      	ldr	r2, [r3, #16]
 80019d0:	887b      	ldrh	r3, [r7, #2]
 80019d2:	4013      	ands	r3, r2
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d002      	beq.n	80019de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80019d8:	2301      	movs	r3, #1
 80019da:	73fb      	strb	r3, [r7, #15]
 80019dc:	e001      	b.n	80019e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019de:	2300      	movs	r3, #0
 80019e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3714      	adds	r7, #20
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	460b      	mov	r3, r1
 80019fa:	807b      	strh	r3, [r7, #2]
 80019fc:	4613      	mov	r3, r2
 80019fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a00:	787b      	ldrb	r3, [r7, #1]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d003      	beq.n	8001a0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a06:	887a      	ldrh	r2, [r7, #2]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a0c:	e002      	b.n	8001a14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a0e:	887a      	ldrh	r2, [r7, #2]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001a24:	4b04      	ldr	r3, [pc, #16]	@ (8001a38 <HAL_PWREx_GetVoltageRange+0x18>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	40007000 	.word	0x40007000

08001a3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a4a:	d130      	bne.n	8001aae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a4c:	4b23      	ldr	r3, [pc, #140]	@ (8001adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a58:	d038      	beq.n	8001acc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a5a:	4b20      	ldr	r3, [pc, #128]	@ (8001adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a62:	4a1e      	ldr	r2, [pc, #120]	@ (8001adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a68:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ae0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2232      	movs	r2, #50	@ 0x32
 8001a70:	fb02 f303 	mul.w	r3, r2, r3
 8001a74:	4a1b      	ldr	r2, [pc, #108]	@ (8001ae4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001a76:	fba2 2303 	umull	r2, r3, r2, r3
 8001a7a:	0c9b      	lsrs	r3, r3, #18
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a80:	e002      	b.n	8001a88 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	3b01      	subs	r3, #1
 8001a86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a88:	4b14      	ldr	r3, [pc, #80]	@ (8001adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a8a:	695b      	ldr	r3, [r3, #20]
 8001a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a94:	d102      	bne.n	8001a9c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d1f2      	bne.n	8001a82 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a9e:	695b      	ldr	r3, [r3, #20]
 8001aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001aa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001aa8:	d110      	bne.n	8001acc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e00f      	b.n	8001ace <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001aae:	4b0b      	ldr	r3, [pc, #44]	@ (8001adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ab6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001aba:	d007      	beq.n	8001acc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001abc:	4b07      	ldr	r3, [pc, #28]	@ (8001adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ac4:	4a05      	ldr	r2, [pc, #20]	@ (8001adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ac6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001aca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3714      	adds	r7, #20
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	40007000 	.word	0x40007000
 8001ae0:	20000000 	.word	0x20000000
 8001ae4:	431bde83 	.word	0x431bde83

08001ae8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b088      	sub	sp, #32
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d101      	bne.n	8001afa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e3ca      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001afa:	4b97      	ldr	r3, [pc, #604]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f003 030c 	and.w	r3, r3, #12
 8001b02:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b04:	4b94      	ldr	r3, [pc, #592]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	f003 0303 	and.w	r3, r3, #3
 8001b0c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0310 	and.w	r3, r3, #16
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	f000 80e4 	beq.w	8001ce4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d007      	beq.n	8001b32 <HAL_RCC_OscConfig+0x4a>
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	2b0c      	cmp	r3, #12
 8001b26:	f040 808b 	bne.w	8001c40 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	f040 8087 	bne.w	8001c40 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b32:	4b89      	ldr	r3, [pc, #548]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d005      	beq.n	8001b4a <HAL_RCC_OscConfig+0x62>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	699b      	ldr	r3, [r3, #24]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e3a2      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a1a      	ldr	r2, [r3, #32]
 8001b4e:	4b82      	ldr	r3, [pc, #520]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 0308 	and.w	r3, r3, #8
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d004      	beq.n	8001b64 <HAL_RCC_OscConfig+0x7c>
 8001b5a:	4b7f      	ldr	r3, [pc, #508]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b62:	e005      	b.n	8001b70 <HAL_RCC_OscConfig+0x88>
 8001b64:	4b7c      	ldr	r3, [pc, #496]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001b66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b6a:	091b      	lsrs	r3, r3, #4
 8001b6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d223      	bcs.n	8001bbc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f000 fd87 	bl	800268c <RCC_SetFlashLatencyFromMSIRange>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e383      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b88:	4b73      	ldr	r3, [pc, #460]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a72      	ldr	r2, [pc, #456]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001b8e:	f043 0308 	orr.w	r3, r3, #8
 8001b92:	6013      	str	r3, [r2, #0]
 8001b94:	4b70      	ldr	r3, [pc, #448]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6a1b      	ldr	r3, [r3, #32]
 8001ba0:	496d      	ldr	r1, [pc, #436]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ba6:	4b6c      	ldr	r3, [pc, #432]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	021b      	lsls	r3, r3, #8
 8001bb4:	4968      	ldr	r1, [pc, #416]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	604b      	str	r3, [r1, #4]
 8001bba:	e025      	b.n	8001c08 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bbc:	4b66      	ldr	r3, [pc, #408]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a65      	ldr	r2, [pc, #404]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001bc2:	f043 0308 	orr.w	r3, r3, #8
 8001bc6:	6013      	str	r3, [r2, #0]
 8001bc8:	4b63      	ldr	r3, [pc, #396]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	4960      	ldr	r1, [pc, #384]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bda:	4b5f      	ldr	r3, [pc, #380]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	021b      	lsls	r3, r3, #8
 8001be8:	495b      	ldr	r1, [pc, #364]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d109      	bne.n	8001c08 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a1b      	ldr	r3, [r3, #32]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f000 fd47 	bl	800268c <RCC_SetFlashLatencyFromMSIRange>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e343      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c08:	f000 fc4a 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	4b52      	ldr	r3, [pc, #328]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	091b      	lsrs	r3, r3, #4
 8001c14:	f003 030f 	and.w	r3, r3, #15
 8001c18:	4950      	ldr	r1, [pc, #320]	@ (8001d5c <HAL_RCC_OscConfig+0x274>)
 8001c1a:	5ccb      	ldrb	r3, [r1, r3]
 8001c1c:	f003 031f 	and.w	r3, r3, #31
 8001c20:	fa22 f303 	lsr.w	r3, r2, r3
 8001c24:	4a4e      	ldr	r2, [pc, #312]	@ (8001d60 <HAL_RCC_OscConfig+0x278>)
 8001c26:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001c28:	4b4e      	ldr	r3, [pc, #312]	@ (8001d64 <HAL_RCC_OscConfig+0x27c>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fa23 	bl	8001078 <HAL_InitTick>
 8001c32:	4603      	mov	r3, r0
 8001c34:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001c36:	7bfb      	ldrb	r3, [r7, #15]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d052      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001c3c:	7bfb      	ldrb	r3, [r7, #15]
 8001c3e:	e327      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d032      	beq.n	8001cae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c48:	4b43      	ldr	r3, [pc, #268]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a42      	ldr	r2, [pc, #264]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001c4e:	f043 0301 	orr.w	r3, r3, #1
 8001c52:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c54:	f7ff fc1c 	bl	8001490 <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c5c:	f7ff fc18 	bl	8001490 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e310      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c6e:	4b3a      	ldr	r3, [pc, #232]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d0f0      	beq.n	8001c5c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c7a:	4b37      	ldr	r3, [pc, #220]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a36      	ldr	r2, [pc, #216]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001c80:	f043 0308 	orr.w	r3, r3, #8
 8001c84:	6013      	str	r3, [r2, #0]
 8001c86:	4b34      	ldr	r3, [pc, #208]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6a1b      	ldr	r3, [r3, #32]
 8001c92:	4931      	ldr	r1, [pc, #196]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001c94:	4313      	orrs	r3, r2
 8001c96:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c98:	4b2f      	ldr	r3, [pc, #188]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	69db      	ldr	r3, [r3, #28]
 8001ca4:	021b      	lsls	r3, r3, #8
 8001ca6:	492c      	ldr	r1, [pc, #176]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	604b      	str	r3, [r1, #4]
 8001cac:	e01a      	b.n	8001ce4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001cae:	4b2a      	ldr	r3, [pc, #168]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a29      	ldr	r2, [pc, #164]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001cb4:	f023 0301 	bic.w	r3, r3, #1
 8001cb8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001cba:	f7ff fbe9 	bl	8001490 <HAL_GetTick>
 8001cbe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001cc0:	e008      	b.n	8001cd4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001cc2:	f7ff fbe5 	bl	8001490 <HAL_GetTick>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d901      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e2dd      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001cd4:	4b20      	ldr	r3, [pc, #128]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0302 	and.w	r3, r3, #2
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d1f0      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x1da>
 8001ce0:	e000      	b.n	8001ce4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ce2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0301 	and.w	r3, r3, #1
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d074      	beq.n	8001dda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	2b08      	cmp	r3, #8
 8001cf4:	d005      	beq.n	8001d02 <HAL_RCC_OscConfig+0x21a>
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	2b0c      	cmp	r3, #12
 8001cfa:	d10e      	bne.n	8001d1a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	2b03      	cmp	r3, #3
 8001d00:	d10b      	bne.n	8001d1a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d02:	4b15      	ldr	r3, [pc, #84]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d064      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x2f0>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d160      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e2ba      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d22:	d106      	bne.n	8001d32 <HAL_RCC_OscConfig+0x24a>
 8001d24:	4b0c      	ldr	r3, [pc, #48]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a0b      	ldr	r2, [pc, #44]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001d2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d2e:	6013      	str	r3, [r2, #0]
 8001d30:	e026      	b.n	8001d80 <HAL_RCC_OscConfig+0x298>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d3a:	d115      	bne.n	8001d68 <HAL_RCC_OscConfig+0x280>
 8001d3c:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a05      	ldr	r2, [pc, #20]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001d42:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d46:	6013      	str	r3, [r2, #0]
 8001d48:	4b03      	ldr	r3, [pc, #12]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a02      	ldr	r2, [pc, #8]	@ (8001d58 <HAL_RCC_OscConfig+0x270>)
 8001d4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d52:	6013      	str	r3, [r2, #0]
 8001d54:	e014      	b.n	8001d80 <HAL_RCC_OscConfig+0x298>
 8001d56:	bf00      	nop
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	080076c8 	.word	0x080076c8
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000004 	.word	0x20000004
 8001d68:	4ba0      	ldr	r3, [pc, #640]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a9f      	ldr	r2, [pc, #636]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001d6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d72:	6013      	str	r3, [r2, #0]
 8001d74:	4b9d      	ldr	r3, [pc, #628]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a9c      	ldr	r2, [pc, #624]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001d7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d013      	beq.n	8001db0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d88:	f7ff fb82 	bl	8001490 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d90:	f7ff fb7e 	bl	8001490 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b64      	cmp	r3, #100	@ 0x64
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e276      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001da2:	4b92      	ldr	r3, [pc, #584]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d0f0      	beq.n	8001d90 <HAL_RCC_OscConfig+0x2a8>
 8001dae:	e014      	b.n	8001dda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db0:	f7ff fb6e 	bl	8001490 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001db8:	f7ff fb6a 	bl	8001490 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b64      	cmp	r3, #100	@ 0x64
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e262      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dca:	4b88      	ldr	r3, [pc, #544]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1f0      	bne.n	8001db8 <HAL_RCC_OscConfig+0x2d0>
 8001dd6:	e000      	b.n	8001dda <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d060      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	2b04      	cmp	r3, #4
 8001dea:	d005      	beq.n	8001df8 <HAL_RCC_OscConfig+0x310>
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	2b0c      	cmp	r3, #12
 8001df0:	d119      	bne.n	8001e26 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d116      	bne.n	8001e26 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001df8:	4b7c      	ldr	r3, [pc, #496]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d005      	beq.n	8001e10 <HAL_RCC_OscConfig+0x328>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d101      	bne.n	8001e10 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e23f      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e10:	4b76      	ldr	r3, [pc, #472]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	691b      	ldr	r3, [r3, #16]
 8001e1c:	061b      	lsls	r3, r3, #24
 8001e1e:	4973      	ldr	r1, [pc, #460]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001e20:	4313      	orrs	r3, r2
 8001e22:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e24:	e040      	b.n	8001ea8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d023      	beq.n	8001e76 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e2e:	4b6f      	ldr	r3, [pc, #444]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a6e      	ldr	r2, [pc, #440]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001e34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e3a:	f7ff fb29 	bl	8001490 <HAL_GetTick>
 8001e3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e40:	e008      	b.n	8001e54 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e42:	f7ff fb25 	bl	8001490 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e21d      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e54:	4b65      	ldr	r3, [pc, #404]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d0f0      	beq.n	8001e42 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e60:	4b62      	ldr	r3, [pc, #392]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	691b      	ldr	r3, [r3, #16]
 8001e6c:	061b      	lsls	r3, r3, #24
 8001e6e:	495f      	ldr	r1, [pc, #380]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001e70:	4313      	orrs	r3, r2
 8001e72:	604b      	str	r3, [r1, #4]
 8001e74:	e018      	b.n	8001ea8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e76:	4b5d      	ldr	r3, [pc, #372]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a5c      	ldr	r2, [pc, #368]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001e7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e82:	f7ff fb05 	bl	8001490 <HAL_GetTick>
 8001e86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e88:	e008      	b.n	8001e9c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e8a:	f7ff fb01 	bl	8001490 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d901      	bls.n	8001e9c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e1f9      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e9c:	4b53      	ldr	r3, [pc, #332]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d1f0      	bne.n	8001e8a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0308 	and.w	r3, r3, #8
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d03c      	beq.n	8001f2e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	695b      	ldr	r3, [r3, #20]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d01c      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ebc:	4b4b      	ldr	r3, [pc, #300]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001ebe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ec2:	4a4a      	ldr	r2, [pc, #296]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001ec4:	f043 0301 	orr.w	r3, r3, #1
 8001ec8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ecc:	f7ff fae0 	bl	8001490 <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ed2:	e008      	b.n	8001ee6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ed4:	f7ff fadc 	bl	8001490 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e1d4      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ee6:	4b41      	ldr	r3, [pc, #260]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001ee8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d0ef      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x3ec>
 8001ef4:	e01b      	b.n	8001f2e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ef6:	4b3d      	ldr	r3, [pc, #244]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001ef8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001efc:	4a3b      	ldr	r2, [pc, #236]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001efe:	f023 0301 	bic.w	r3, r3, #1
 8001f02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f06:	f7ff fac3 	bl	8001490 <HAL_GetTick>
 8001f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f0c:	e008      	b.n	8001f20 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f0e:	f7ff fabf 	bl	8001490 <HAL_GetTick>
 8001f12:	4602      	mov	r2, r0
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	2b02      	cmp	r3, #2
 8001f1a:	d901      	bls.n	8001f20 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001f1c:	2303      	movs	r3, #3
 8001f1e:	e1b7      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f20:	4b32      	ldr	r3, [pc, #200]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001f22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d1ef      	bne.n	8001f0e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0304 	and.w	r3, r3, #4
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	f000 80a6 	beq.w	8002088 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001f40:	4b2a      	ldr	r3, [pc, #168]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d10d      	bne.n	8001f68 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f4c:	4b27      	ldr	r3, [pc, #156]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f50:	4a26      	ldr	r2, [pc, #152]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001f52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f56:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f58:	4b24      	ldr	r3, [pc, #144]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f64:	2301      	movs	r3, #1
 8001f66:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f68:	4b21      	ldr	r3, [pc, #132]	@ (8001ff0 <HAL_RCC_OscConfig+0x508>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d118      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f74:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff0 <HAL_RCC_OscConfig+0x508>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a1d      	ldr	r2, [pc, #116]	@ (8001ff0 <HAL_RCC_OscConfig+0x508>)
 8001f7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f7e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f80:	f7ff fa86 	bl	8001490 <HAL_GetTick>
 8001f84:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f86:	e008      	b.n	8001f9a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f88:	f7ff fa82 	bl	8001490 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d901      	bls.n	8001f9a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e17a      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f9a:	4b15      	ldr	r3, [pc, #84]	@ (8001ff0 <HAL_RCC_OscConfig+0x508>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d0f0      	beq.n	8001f88 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d108      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x4d8>
 8001fae:	4b0f      	ldr	r3, [pc, #60]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fb4:	4a0d      	ldr	r2, [pc, #52]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001fb6:	f043 0301 	orr.w	r3, r3, #1
 8001fba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fbe:	e029      	b.n	8002014 <HAL_RCC_OscConfig+0x52c>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	2b05      	cmp	r3, #5
 8001fc6:	d115      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x50c>
 8001fc8:	4b08      	ldr	r3, [pc, #32]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fce:	4a07      	ldr	r2, [pc, #28]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001fd0:	f043 0304 	orr.w	r3, r3, #4
 8001fd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fd8:	4b04      	ldr	r3, [pc, #16]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fde:	4a03      	ldr	r2, [pc, #12]	@ (8001fec <HAL_RCC_OscConfig+0x504>)
 8001fe0:	f043 0301 	orr.w	r3, r3, #1
 8001fe4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fe8:	e014      	b.n	8002014 <HAL_RCC_OscConfig+0x52c>
 8001fea:	bf00      	nop
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	40007000 	.word	0x40007000
 8001ff4:	4b9c      	ldr	r3, [pc, #624]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 8001ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ffa:	4a9b      	ldr	r2, [pc, #620]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 8001ffc:	f023 0301 	bic.w	r3, r3, #1
 8002000:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002004:	4b98      	ldr	r3, [pc, #608]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 8002006:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800200a:	4a97      	ldr	r2, [pc, #604]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 800200c:	f023 0304 	bic.w	r3, r3, #4
 8002010:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d016      	beq.n	800204a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800201c:	f7ff fa38 	bl	8001490 <HAL_GetTick>
 8002020:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002022:	e00a      	b.n	800203a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002024:	f7ff fa34 	bl	8001490 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002032:	4293      	cmp	r3, r2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e12a      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800203a:	4b8b      	ldr	r3, [pc, #556]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 800203c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d0ed      	beq.n	8002024 <HAL_RCC_OscConfig+0x53c>
 8002048:	e015      	b.n	8002076 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800204a:	f7ff fa21 	bl	8001490 <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002050:	e00a      	b.n	8002068 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002052:	f7ff fa1d 	bl	8001490 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002060:	4293      	cmp	r3, r2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e113      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002068:	4b7f      	ldr	r3, [pc, #508]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 800206a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d1ed      	bne.n	8002052 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002076:	7ffb      	ldrb	r3, [r7, #31]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d105      	bne.n	8002088 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800207c:	4b7a      	ldr	r3, [pc, #488]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 800207e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002080:	4a79      	ldr	r2, [pc, #484]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 8002082:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002086:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800208c:	2b00      	cmp	r3, #0
 800208e:	f000 80fe 	beq.w	800228e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002096:	2b02      	cmp	r3, #2
 8002098:	f040 80d0 	bne.w	800223c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800209c:	4b72      	ldr	r3, [pc, #456]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	f003 0203 	and.w	r2, r3, #3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d130      	bne.n	8002112 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ba:	3b01      	subs	r3, #1
 80020bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020be:	429a      	cmp	r2, r3
 80020c0:	d127      	bne.n	8002112 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d11f      	bne.n	8002112 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80020dc:	2a07      	cmp	r2, #7
 80020de:	bf14      	ite	ne
 80020e0:	2201      	movne	r2, #1
 80020e2:	2200      	moveq	r2, #0
 80020e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d113      	bne.n	8002112 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020f4:	085b      	lsrs	r3, r3, #1
 80020f6:	3b01      	subs	r3, #1
 80020f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d109      	bne.n	8002112 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002108:	085b      	lsrs	r3, r3, #1
 800210a:	3b01      	subs	r3, #1
 800210c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800210e:	429a      	cmp	r2, r3
 8002110:	d06e      	beq.n	80021f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	2b0c      	cmp	r3, #12
 8002116:	d069      	beq.n	80021ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002118:	4b53      	ldr	r3, [pc, #332]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d105      	bne.n	8002130 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002124:	4b50      	ldr	r3, [pc, #320]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e0ad      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002134:	4b4c      	ldr	r3, [pc, #304]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a4b      	ldr	r2, [pc, #300]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 800213a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800213e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002140:	f7ff f9a6 	bl	8001490 <HAL_GetTick>
 8002144:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002146:	e008      	b.n	800215a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002148:	f7ff f9a2 	bl	8001490 <HAL_GetTick>
 800214c:	4602      	mov	r2, r0
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b02      	cmp	r3, #2
 8002154:	d901      	bls.n	800215a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e09a      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800215a:	4b43      	ldr	r3, [pc, #268]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d1f0      	bne.n	8002148 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002166:	4b40      	ldr	r3, [pc, #256]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 8002168:	68da      	ldr	r2, [r3, #12]
 800216a:	4b40      	ldr	r3, [pc, #256]	@ (800226c <HAL_RCC_OscConfig+0x784>)
 800216c:	4013      	ands	r3, r2
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002176:	3a01      	subs	r2, #1
 8002178:	0112      	lsls	r2, r2, #4
 800217a:	4311      	orrs	r1, r2
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002180:	0212      	lsls	r2, r2, #8
 8002182:	4311      	orrs	r1, r2
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002188:	0852      	lsrs	r2, r2, #1
 800218a:	3a01      	subs	r2, #1
 800218c:	0552      	lsls	r2, r2, #21
 800218e:	4311      	orrs	r1, r2
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002194:	0852      	lsrs	r2, r2, #1
 8002196:	3a01      	subs	r2, #1
 8002198:	0652      	lsls	r2, r2, #25
 800219a:	4311      	orrs	r1, r2
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80021a0:	0912      	lsrs	r2, r2, #4
 80021a2:	0452      	lsls	r2, r2, #17
 80021a4:	430a      	orrs	r2, r1
 80021a6:	4930      	ldr	r1, [pc, #192]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 80021a8:	4313      	orrs	r3, r2
 80021aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80021ac:	4b2e      	ldr	r3, [pc, #184]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a2d      	ldr	r2, [pc, #180]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 80021b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	4a2a      	ldr	r2, [pc, #168]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 80021be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80021c4:	f7ff f964 	bl	8001490 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021cc:	f7ff f960 	bl	8001490 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e058      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021de:	4b22      	ldr	r3, [pc, #136]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021ea:	e050      	b.n	800228e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e04f      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d148      	bne.n	800228e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80021fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a19      	ldr	r2, [pc, #100]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 8002202:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002206:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002208:	4b17      	ldr	r3, [pc, #92]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	4a16      	ldr	r2, [pc, #88]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 800220e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002212:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002214:	f7ff f93c 	bl	8001490 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800221c:	f7ff f938 	bl	8001490 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b02      	cmp	r3, #2
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e030      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800222e:	4b0e      	ldr	r3, [pc, #56]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d0f0      	beq.n	800221c <HAL_RCC_OscConfig+0x734>
 800223a:	e028      	b.n	800228e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	2b0c      	cmp	r3, #12
 8002240:	d023      	beq.n	800228a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002242:	4b09      	ldr	r3, [pc, #36]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a08      	ldr	r2, [pc, #32]	@ (8002268 <HAL_RCC_OscConfig+0x780>)
 8002248:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800224c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800224e:	f7ff f91f 	bl	8001490 <HAL_GetTick>
 8002252:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002254:	e00c      	b.n	8002270 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002256:	f7ff f91b 	bl	8001490 <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	2b02      	cmp	r3, #2
 8002262:	d905      	bls.n	8002270 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e013      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
 8002268:	40021000 	.word	0x40021000
 800226c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002270:	4b09      	ldr	r3, [pc, #36]	@ (8002298 <HAL_RCC_OscConfig+0x7b0>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d1ec      	bne.n	8002256 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800227c:	4b06      	ldr	r3, [pc, #24]	@ (8002298 <HAL_RCC_OscConfig+0x7b0>)
 800227e:	68da      	ldr	r2, [r3, #12]
 8002280:	4905      	ldr	r1, [pc, #20]	@ (8002298 <HAL_RCC_OscConfig+0x7b0>)
 8002282:	4b06      	ldr	r3, [pc, #24]	@ (800229c <HAL_RCC_OscConfig+0x7b4>)
 8002284:	4013      	ands	r3, r2
 8002286:	60cb      	str	r3, [r1, #12]
 8002288:	e001      	b.n	800228e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e000      	b.n	8002290 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	3720      	adds	r7, #32
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40021000 	.word	0x40021000
 800229c:	feeefffc 	.word	0xfeeefffc

080022a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e0e7      	b.n	8002484 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022b4:	4b75      	ldr	r3, [pc, #468]	@ (800248c <HAL_RCC_ClockConfig+0x1ec>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d910      	bls.n	80022e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022c2:	4b72      	ldr	r3, [pc, #456]	@ (800248c <HAL_RCC_ClockConfig+0x1ec>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f023 0207 	bic.w	r2, r3, #7
 80022ca:	4970      	ldr	r1, [pc, #448]	@ (800248c <HAL_RCC_ClockConfig+0x1ec>)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022d2:	4b6e      	ldr	r3, [pc, #440]	@ (800248c <HAL_RCC_ClockConfig+0x1ec>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0307 	and.w	r3, r3, #7
 80022da:	683a      	ldr	r2, [r7, #0]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d001      	beq.n	80022e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e0cf      	b.n	8002484 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d010      	beq.n	8002312 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689a      	ldr	r2, [r3, #8]
 80022f4:	4b66      	ldr	r3, [pc, #408]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d908      	bls.n	8002312 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002300:	4b63      	ldr	r3, [pc, #396]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	4960      	ldr	r1, [pc, #384]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 800230e:	4313      	orrs	r3, r2
 8002310:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	2b00      	cmp	r3, #0
 800231c:	d04c      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	2b03      	cmp	r3, #3
 8002324:	d107      	bne.n	8002336 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002326:	4b5a      	ldr	r3, [pc, #360]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d121      	bne.n	8002376 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e0a6      	b.n	8002484 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	2b02      	cmp	r3, #2
 800233c:	d107      	bne.n	800234e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800233e:	4b54      	ldr	r3, [pc, #336]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d115      	bne.n	8002376 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e09a      	b.n	8002484 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d107      	bne.n	8002366 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002356:	4b4e      	ldr	r3, [pc, #312]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b00      	cmp	r3, #0
 8002360:	d109      	bne.n	8002376 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e08e      	b.n	8002484 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002366:	4b4a      	ldr	r3, [pc, #296]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e086      	b.n	8002484 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002376:	4b46      	ldr	r3, [pc, #280]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f023 0203 	bic.w	r2, r3, #3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	4943      	ldr	r1, [pc, #268]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 8002384:	4313      	orrs	r3, r2
 8002386:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002388:	f7ff f882 	bl	8001490 <HAL_GetTick>
 800238c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800238e:	e00a      	b.n	80023a6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002390:	f7ff f87e 	bl	8001490 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800239e:	4293      	cmp	r3, r2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e06e      	b.n	8002484 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023a6:	4b3a      	ldr	r3, [pc, #232]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f003 020c 	and.w	r2, r3, #12
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d1eb      	bne.n	8002390 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d010      	beq.n	80023e6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	4b31      	ldr	r3, [pc, #196]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d208      	bcs.n	80023e6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023d4:	4b2e      	ldr	r3, [pc, #184]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	492b      	ldr	r1, [pc, #172]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023e6:	4b29      	ldr	r3, [pc, #164]	@ (800248c <HAL_RCC_ClockConfig+0x1ec>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d210      	bcs.n	8002416 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023f4:	4b25      	ldr	r3, [pc, #148]	@ (800248c <HAL_RCC_ClockConfig+0x1ec>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f023 0207 	bic.w	r2, r3, #7
 80023fc:	4923      	ldr	r1, [pc, #140]	@ (800248c <HAL_RCC_ClockConfig+0x1ec>)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	4313      	orrs	r3, r2
 8002402:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002404:	4b21      	ldr	r3, [pc, #132]	@ (800248c <HAL_RCC_ClockConfig+0x1ec>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d001      	beq.n	8002416 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e036      	b.n	8002484 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0304 	and.w	r3, r3, #4
 800241e:	2b00      	cmp	r3, #0
 8002420:	d008      	beq.n	8002434 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002422:	4b1b      	ldr	r3, [pc, #108]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	4918      	ldr	r1, [pc, #96]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 8002430:	4313      	orrs	r3, r2
 8002432:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0308 	and.w	r3, r3, #8
 800243c:	2b00      	cmp	r3, #0
 800243e:	d009      	beq.n	8002454 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002440:	4b13      	ldr	r3, [pc, #76]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	691b      	ldr	r3, [r3, #16]
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	4910      	ldr	r1, [pc, #64]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 8002450:	4313      	orrs	r3, r2
 8002452:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002454:	f000 f824 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 8002458:	4602      	mov	r2, r0
 800245a:	4b0d      	ldr	r3, [pc, #52]	@ (8002490 <HAL_RCC_ClockConfig+0x1f0>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	091b      	lsrs	r3, r3, #4
 8002460:	f003 030f 	and.w	r3, r3, #15
 8002464:	490b      	ldr	r1, [pc, #44]	@ (8002494 <HAL_RCC_ClockConfig+0x1f4>)
 8002466:	5ccb      	ldrb	r3, [r1, r3]
 8002468:	f003 031f 	and.w	r3, r3, #31
 800246c:	fa22 f303 	lsr.w	r3, r2, r3
 8002470:	4a09      	ldr	r2, [pc, #36]	@ (8002498 <HAL_RCC_ClockConfig+0x1f8>)
 8002472:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002474:	4b09      	ldr	r3, [pc, #36]	@ (800249c <HAL_RCC_ClockConfig+0x1fc>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4618      	mov	r0, r3
 800247a:	f7fe fdfd 	bl	8001078 <HAL_InitTick>
 800247e:	4603      	mov	r3, r0
 8002480:	72fb      	strb	r3, [r7, #11]

  return status;
 8002482:	7afb      	ldrb	r3, [r7, #11]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40022000 	.word	0x40022000
 8002490:	40021000 	.word	0x40021000
 8002494:	080076c8 	.word	0x080076c8
 8002498:	20000000 	.word	0x20000000
 800249c:	20000004 	.word	0x20000004

080024a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b089      	sub	sp, #36	@ 0x24
 80024a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80024a6:	2300      	movs	r3, #0
 80024a8:	61fb      	str	r3, [r7, #28]
 80024aa:	2300      	movs	r3, #0
 80024ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024ae:	4b3e      	ldr	r3, [pc, #248]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f003 030c 	and.w	r3, r3, #12
 80024b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024b8:	4b3b      	ldr	r3, [pc, #236]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	f003 0303 	and.w	r3, r3, #3
 80024c0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d005      	beq.n	80024d4 <HAL_RCC_GetSysClockFreq+0x34>
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	2b0c      	cmp	r3, #12
 80024cc:	d121      	bne.n	8002512 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d11e      	bne.n	8002512 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80024d4:	4b34      	ldr	r3, [pc, #208]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0308 	and.w	r3, r3, #8
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d107      	bne.n	80024f0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80024e0:	4b31      	ldr	r3, [pc, #196]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80024e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024e6:	0a1b      	lsrs	r3, r3, #8
 80024e8:	f003 030f 	and.w	r3, r3, #15
 80024ec:	61fb      	str	r3, [r7, #28]
 80024ee:	e005      	b.n	80024fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80024f0:	4b2d      	ldr	r3, [pc, #180]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	091b      	lsrs	r3, r3, #4
 80024f6:	f003 030f 	and.w	r3, r3, #15
 80024fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80024fc:	4a2b      	ldr	r2, [pc, #172]	@ (80025ac <HAL_RCC_GetSysClockFreq+0x10c>)
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002504:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d10d      	bne.n	8002528 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002510:	e00a      	b.n	8002528 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	2b04      	cmp	r3, #4
 8002516:	d102      	bne.n	800251e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002518:	4b25      	ldr	r3, [pc, #148]	@ (80025b0 <HAL_RCC_GetSysClockFreq+0x110>)
 800251a:	61bb      	str	r3, [r7, #24]
 800251c:	e004      	b.n	8002528 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	2b08      	cmp	r3, #8
 8002522:	d101      	bne.n	8002528 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002524:	4b23      	ldr	r3, [pc, #140]	@ (80025b4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002526:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	2b0c      	cmp	r3, #12
 800252c:	d134      	bne.n	8002598 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800252e:	4b1e      	ldr	r3, [pc, #120]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	f003 0303 	and.w	r3, r3, #3
 8002536:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	2b02      	cmp	r3, #2
 800253c:	d003      	beq.n	8002546 <HAL_RCC_GetSysClockFreq+0xa6>
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	2b03      	cmp	r3, #3
 8002542:	d003      	beq.n	800254c <HAL_RCC_GetSysClockFreq+0xac>
 8002544:	e005      	b.n	8002552 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002546:	4b1a      	ldr	r3, [pc, #104]	@ (80025b0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002548:	617b      	str	r3, [r7, #20]
      break;
 800254a:	e005      	b.n	8002558 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800254c:	4b19      	ldr	r3, [pc, #100]	@ (80025b4 <HAL_RCC_GetSysClockFreq+0x114>)
 800254e:	617b      	str	r3, [r7, #20]
      break;
 8002550:	e002      	b.n	8002558 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	617b      	str	r3, [r7, #20]
      break;
 8002556:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002558:	4b13      	ldr	r3, [pc, #76]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x108>)
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	091b      	lsrs	r3, r3, #4
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	3301      	adds	r3, #1
 8002564:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002566:	4b10      	ldr	r3, [pc, #64]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	0a1b      	lsrs	r3, r3, #8
 800256c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002570:	697a      	ldr	r2, [r7, #20]
 8002572:	fb03 f202 	mul.w	r2, r3, r2
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	fbb2 f3f3 	udiv	r3, r2, r3
 800257c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800257e:	4b0a      	ldr	r3, [pc, #40]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	0e5b      	lsrs	r3, r3, #25
 8002584:	f003 0303 	and.w	r3, r3, #3
 8002588:	3301      	adds	r3, #1
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800258e:	697a      	ldr	r2, [r7, #20]
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	fbb2 f3f3 	udiv	r3, r2, r3
 8002596:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002598:	69bb      	ldr	r3, [r7, #24]
}
 800259a:	4618      	mov	r0, r3
 800259c:	3724      	adds	r7, #36	@ 0x24
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	40021000 	.word	0x40021000
 80025ac:	080076e0 	.word	0x080076e0
 80025b0:	00f42400 	.word	0x00f42400
 80025b4:	007a1200 	.word	0x007a1200

080025b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025bc:	4b03      	ldr	r3, [pc, #12]	@ (80025cc <HAL_RCC_GetHCLKFreq+0x14>)
 80025be:	681b      	ldr	r3, [r3, #0]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	20000000 	.word	0x20000000

080025d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80025d4:	f7ff fff0 	bl	80025b8 <HAL_RCC_GetHCLKFreq>
 80025d8:	4602      	mov	r2, r0
 80025da:	4b06      	ldr	r3, [pc, #24]	@ (80025f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	0a1b      	lsrs	r3, r3, #8
 80025e0:	f003 0307 	and.w	r3, r3, #7
 80025e4:	4904      	ldr	r1, [pc, #16]	@ (80025f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80025e6:	5ccb      	ldrb	r3, [r1, r3]
 80025e8:	f003 031f 	and.w	r3, r3, #31
 80025ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	40021000 	.word	0x40021000
 80025f8:	080076d8 	.word	0x080076d8

080025fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002600:	f7ff ffda 	bl	80025b8 <HAL_RCC_GetHCLKFreq>
 8002604:	4602      	mov	r2, r0
 8002606:	4b06      	ldr	r3, [pc, #24]	@ (8002620 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	0adb      	lsrs	r3, r3, #11
 800260c:	f003 0307 	and.w	r3, r3, #7
 8002610:	4904      	ldr	r1, [pc, #16]	@ (8002624 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002612:	5ccb      	ldrb	r3, [r1, r3]
 8002614:	f003 031f 	and.w	r3, r3, #31
 8002618:	fa22 f303 	lsr.w	r3, r2, r3
}
 800261c:	4618      	mov	r0, r3
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40021000 	.word	0x40021000
 8002624:	080076d8 	.word	0x080076d8

08002628 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	220f      	movs	r2, #15
 8002636:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002638:	4b12      	ldr	r3, [pc, #72]	@ (8002684 <HAL_RCC_GetClockConfig+0x5c>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f003 0203 	and.w	r2, r3, #3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002644:	4b0f      	ldr	r3, [pc, #60]	@ (8002684 <HAL_RCC_GetClockConfig+0x5c>)
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002650:	4b0c      	ldr	r3, [pc, #48]	@ (8002684 <HAL_RCC_GetClockConfig+0x5c>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800265c:	4b09      	ldr	r3, [pc, #36]	@ (8002684 <HAL_RCC_GetClockConfig+0x5c>)
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	08db      	lsrs	r3, r3, #3
 8002662:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800266a:	4b07      	ldr	r3, [pc, #28]	@ (8002688 <HAL_RCC_GetClockConfig+0x60>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0207 	and.w	r2, r3, #7
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	601a      	str	r2, [r3, #0]
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	40021000 	.word	0x40021000
 8002688:	40022000 	.word	0x40022000

0800268c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002694:	2300      	movs	r3, #0
 8002696:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002698:	4b2a      	ldr	r3, [pc, #168]	@ (8002744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800269a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800269c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d003      	beq.n	80026ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80026a4:	f7ff f9bc 	bl	8001a20 <HAL_PWREx_GetVoltageRange>
 80026a8:	6178      	str	r0, [r7, #20]
 80026aa:	e014      	b.n	80026d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80026ac:	4b25      	ldr	r3, [pc, #148]	@ (8002744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b0:	4a24      	ldr	r2, [pc, #144]	@ (8002744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80026b8:	4b22      	ldr	r3, [pc, #136]	@ (8002744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80026c4:	f7ff f9ac 	bl	8001a20 <HAL_PWREx_GetVoltageRange>
 80026c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80026ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ce:	4a1d      	ldr	r2, [pc, #116]	@ (8002744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026d4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026dc:	d10b      	bne.n	80026f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2b80      	cmp	r3, #128	@ 0x80
 80026e2:	d919      	bls.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2ba0      	cmp	r3, #160	@ 0xa0
 80026e8:	d902      	bls.n	80026f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80026ea:	2302      	movs	r3, #2
 80026ec:	613b      	str	r3, [r7, #16]
 80026ee:	e013      	b.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80026f0:	2301      	movs	r3, #1
 80026f2:	613b      	str	r3, [r7, #16]
 80026f4:	e010      	b.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b80      	cmp	r3, #128	@ 0x80
 80026fa:	d902      	bls.n	8002702 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80026fc:	2303      	movs	r3, #3
 80026fe:	613b      	str	r3, [r7, #16]
 8002700:	e00a      	b.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b80      	cmp	r3, #128	@ 0x80
 8002706:	d102      	bne.n	800270e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002708:	2302      	movs	r3, #2
 800270a:	613b      	str	r3, [r7, #16]
 800270c:	e004      	b.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b70      	cmp	r3, #112	@ 0x70
 8002712:	d101      	bne.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002714:	2301      	movs	r3, #1
 8002716:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002718:	4b0b      	ldr	r3, [pc, #44]	@ (8002748 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f023 0207 	bic.w	r2, r3, #7
 8002720:	4909      	ldr	r1, [pc, #36]	@ (8002748 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	4313      	orrs	r3, r2
 8002726:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002728:	4b07      	ldr	r3, [pc, #28]	@ (8002748 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	429a      	cmp	r2, r3
 8002734:	d001      	beq.n	800273a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e000      	b.n	800273c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40021000 	.word	0x40021000
 8002748:	40022000 	.word	0x40022000

0800274c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002754:	2300      	movs	r3, #0
 8002756:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002758:	2300      	movs	r3, #0
 800275a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002764:	2b00      	cmp	r3, #0
 8002766:	d041      	beq.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800276c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002770:	d02a      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002772:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002776:	d824      	bhi.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002778:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800277c:	d008      	beq.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800277e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002782:	d81e      	bhi.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002784:	2b00      	cmp	r3, #0
 8002786:	d00a      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002788:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800278c:	d010      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800278e:	e018      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002790:	4b86      	ldr	r3, [pc, #536]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	4a85      	ldr	r2, [pc, #532]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002796:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800279a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800279c:	e015      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	3304      	adds	r3, #4
 80027a2:	2100      	movs	r1, #0
 80027a4:	4618      	mov	r0, r3
 80027a6:	f000 fabb 	bl	8002d20 <RCCEx_PLLSAI1_Config>
 80027aa:	4603      	mov	r3, r0
 80027ac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80027ae:	e00c      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	3320      	adds	r3, #32
 80027b4:	2100      	movs	r1, #0
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 fba6 	bl	8002f08 <RCCEx_PLLSAI2_Config>
 80027bc:	4603      	mov	r3, r0
 80027be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80027c0:	e003      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	74fb      	strb	r3, [r7, #19]
      break;
 80027c6:	e000      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80027c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027ca:	7cfb      	ldrb	r3, [r7, #19]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d10b      	bne.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80027d0:	4b76      	ldr	r3, [pc, #472]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80027de:	4973      	ldr	r1, [pc, #460]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80027e6:	e001      	b.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027e8:	7cfb      	ldrb	r3, [r7, #19]
 80027ea:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d041      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80027fc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002800:	d02a      	beq.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002802:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002806:	d824      	bhi.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002808:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800280c:	d008      	beq.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800280e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002812:	d81e      	bhi.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00a      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002818:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800281c:	d010      	beq.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800281e:	e018      	b.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002820:	4b62      	ldr	r3, [pc, #392]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	4a61      	ldr	r2, [pc, #388]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002826:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800282a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800282c:	e015      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	3304      	adds	r3, #4
 8002832:	2100      	movs	r1, #0
 8002834:	4618      	mov	r0, r3
 8002836:	f000 fa73 	bl	8002d20 <RCCEx_PLLSAI1_Config>
 800283a:	4603      	mov	r3, r0
 800283c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800283e:	e00c      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	3320      	adds	r3, #32
 8002844:	2100      	movs	r1, #0
 8002846:	4618      	mov	r0, r3
 8002848:	f000 fb5e 	bl	8002f08 <RCCEx_PLLSAI2_Config>
 800284c:	4603      	mov	r3, r0
 800284e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002850:	e003      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	74fb      	strb	r3, [r7, #19]
      break;
 8002856:	e000      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002858:	bf00      	nop
    }

    if(ret == HAL_OK)
 800285a:	7cfb      	ldrb	r3, [r7, #19]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d10b      	bne.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002860:	4b52      	ldr	r3, [pc, #328]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002866:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800286e:	494f      	ldr	r1, [pc, #316]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002870:	4313      	orrs	r3, r2
 8002872:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002876:	e001      	b.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002878:	7cfb      	ldrb	r3, [r7, #19]
 800287a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002884:	2b00      	cmp	r3, #0
 8002886:	f000 80a0 	beq.w	80029ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800288a:	2300      	movs	r3, #0
 800288c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800288e:	4b47      	ldr	r3, [pc, #284]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800289a:	2301      	movs	r3, #1
 800289c:	e000      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800289e:	2300      	movs	r3, #0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d00d      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028a4:	4b41      	ldr	r3, [pc, #260]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a8:	4a40      	ldr	r2, [pc, #256]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80028b0:	4b3e      	ldr	r3, [pc, #248]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028bc:	2301      	movs	r3, #1
 80028be:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028c0:	4b3b      	ldr	r3, [pc, #236]	@ (80029b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a3a      	ldr	r2, [pc, #232]	@ (80029b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80028c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028cc:	f7fe fde0 	bl	8001490 <HAL_GetTick>
 80028d0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80028d2:	e009      	b.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028d4:	f7fe fddc 	bl	8001490 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d902      	bls.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	74fb      	strb	r3, [r7, #19]
        break;
 80028e6:	e005      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80028e8:	4b31      	ldr	r3, [pc, #196]	@ (80029b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d0ef      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80028f4:	7cfb      	ldrb	r3, [r7, #19]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d15c      	bne.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80028fa:	4b2c      	ldr	r3, [pc, #176]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002900:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002904:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d01f      	beq.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	429a      	cmp	r2, r3
 8002916:	d019      	beq.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002918:	4b24      	ldr	r3, [pc, #144]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800291a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800291e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002922:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002924:	4b21      	ldr	r3, [pc, #132]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800292a:	4a20      	ldr	r2, [pc, #128]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800292c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002930:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002934:	4b1d      	ldr	r3, [pc, #116]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800293a:	4a1c      	ldr	r2, [pc, #112]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800293c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002940:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002944:	4a19      	ldr	r2, [pc, #100]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b00      	cmp	r3, #0
 8002954:	d016      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002956:	f7fe fd9b 	bl	8001490 <HAL_GetTick>
 800295a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800295c:	e00b      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800295e:	f7fe fd97 	bl	8001490 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	f241 3288 	movw	r2, #5000	@ 0x1388
 800296c:	4293      	cmp	r3, r2
 800296e:	d902      	bls.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	74fb      	strb	r3, [r7, #19]
            break;
 8002974:	e006      	b.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002976:	4b0d      	ldr	r3, [pc, #52]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002978:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d0ec      	beq.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002984:	7cfb      	ldrb	r3, [r7, #19]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10c      	bne.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800298a:	4b08      	ldr	r3, [pc, #32]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800298c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002990:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800299a:	4904      	ldr	r1, [pc, #16]	@ (80029ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800299c:	4313      	orrs	r3, r2
 800299e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80029a2:	e009      	b.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80029a4:	7cfb      	ldrb	r3, [r7, #19]
 80029a6:	74bb      	strb	r3, [r7, #18]
 80029a8:	e006      	b.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80029aa:	bf00      	nop
 80029ac:	40021000 	.word	0x40021000
 80029b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029b4:	7cfb      	ldrb	r3, [r7, #19]
 80029b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029b8:	7c7b      	ldrb	r3, [r7, #17]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d105      	bne.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029be:	4b9e      	ldr	r3, [pc, #632]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c2:	4a9d      	ldr	r2, [pc, #628]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00a      	beq.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029d6:	4b98      	ldr	r3, [pc, #608]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029dc:	f023 0203 	bic.w	r2, r3, #3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029e4:	4994      	ldr	r1, [pc, #592]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00a      	beq.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029f8:	4b8f      	ldr	r3, [pc, #572]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029fe:	f023 020c 	bic.w	r2, r3, #12
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a06:	498c      	ldr	r1, [pc, #560]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0304 	and.w	r3, r3, #4
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d00a      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a1a:	4b87      	ldr	r3, [pc, #540]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a20:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a28:	4983      	ldr	r1, [pc, #524]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0308 	and.w	r3, r3, #8
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d00a      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002a3c:	4b7e      	ldr	r3, [pc, #504]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a42:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4a:	497b      	ldr	r1, [pc, #492]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0310 	and.w	r3, r3, #16
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00a      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002a5e:	4b76      	ldr	r3, [pc, #472]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a6c:	4972      	ldr	r1, [pc, #456]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0320 	and.w	r3, r3, #32
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00a      	beq.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a80:	4b6d      	ldr	r3, [pc, #436]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a86:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a8e:	496a      	ldr	r1, [pc, #424]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00a      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002aa2:	4b65      	ldr	r3, [pc, #404]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aa8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab0:	4961      	ldr	r1, [pc, #388]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00a      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ac4:	4b5c      	ldr	r3, [pc, #368]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ad2:	4959      	ldr	r1, [pc, #356]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d00a      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ae6:	4b54      	ldr	r3, [pc, #336]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002af4:	4950      	ldr	r1, [pc, #320]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d00a      	beq.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b08:	4b4b      	ldr	r3, [pc, #300]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b0e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b16:	4948      	ldr	r1, [pc, #288]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00a      	beq.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b2a:	4b43      	ldr	r3, [pc, #268]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b38:	493f      	ldr	r1, [pc, #252]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d028      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b4c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b52:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b5a:	4937      	ldr	r1, [pc, #220]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b6a:	d106      	bne.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b6c:	4b32      	ldr	r3, [pc, #200]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	4a31      	ldr	r2, [pc, #196]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b76:	60d3      	str	r3, [r2, #12]
 8002b78:	e011      	b.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b82:	d10c      	bne.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3304      	adds	r3, #4
 8002b88:	2101      	movs	r1, #1
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f000 f8c8 	bl	8002d20 <RCCEx_PLLSAI1_Config>
 8002b90:	4603      	mov	r3, r0
 8002b92:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002b94:	7cfb      	ldrb	r3, [r7, #19]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002b9a:	7cfb      	ldrb	r3, [r7, #19]
 8002b9c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d028      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002baa:	4b23      	ldr	r3, [pc, #140]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bb0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb8:	491f      	ldr	r1, [pc, #124]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002bc8:	d106      	bne.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bca:	4b1b      	ldr	r3, [pc, #108]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	4a1a      	ldr	r2, [pc, #104]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bd0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bd4:	60d3      	str	r3, [r2, #12]
 8002bd6:	e011      	b.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bdc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002be0:	d10c      	bne.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	3304      	adds	r3, #4
 8002be6:	2101      	movs	r1, #1
 8002be8:	4618      	mov	r0, r3
 8002bea:	f000 f899 	bl	8002d20 <RCCEx_PLLSAI1_Config>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bf2:	7cfb      	ldrb	r3, [r7, #19]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d001      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002bf8:	7cfb      	ldrb	r3, [r7, #19]
 8002bfa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d02b      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c08:	4b0b      	ldr	r3, [pc, #44]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c0e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c16:	4908      	ldr	r1, [pc, #32]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c26:	d109      	bne.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c28:	4b03      	ldr	r3, [pc, #12]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	4a02      	ldr	r2, [pc, #8]	@ (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c32:	60d3      	str	r3, [r2, #12]
 8002c34:	e014      	b.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002c36:	bf00      	nop
 8002c38:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c44:	d10c      	bne.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3304      	adds	r3, #4
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f000 f867 	bl	8002d20 <RCCEx_PLLSAI1_Config>
 8002c52:	4603      	mov	r3, r0
 8002c54:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c56:	7cfb      	ldrb	r3, [r7, #19]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002c5c:	7cfb      	ldrb	r3, [r7, #19]
 8002c5e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d02f      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c72:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c7a:	4928      	ldr	r1, [pc, #160]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c8a:	d10d      	bne.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	3304      	adds	r3, #4
 8002c90:	2102      	movs	r1, #2
 8002c92:	4618      	mov	r0, r3
 8002c94:	f000 f844 	bl	8002d20 <RCCEx_PLLSAI1_Config>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c9c:	7cfb      	ldrb	r3, [r7, #19]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d014      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002ca2:	7cfb      	ldrb	r3, [r7, #19]
 8002ca4:	74bb      	strb	r3, [r7, #18]
 8002ca6:	e011      	b.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002cac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cb0:	d10c      	bne.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	3320      	adds	r3, #32
 8002cb6:	2102      	movs	r1, #2
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f000 f925 	bl	8002f08 <RCCEx_PLLSAI2_Config>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002cc2:	7cfb      	ldrb	r3, [r7, #19]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d001      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002cc8:	7cfb      	ldrb	r3, [r7, #19]
 8002cca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00a      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002cd8:	4b10      	ldr	r3, [pc, #64]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cde:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ce6:	490d      	ldr	r1, [pc, #52]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00b      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002cfa:	4b08      	ldr	r3, [pc, #32]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d00:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d0a:	4904      	ldr	r1, [pc, #16]	@ (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002d12:	7cbb      	ldrb	r3, [r7, #18]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3718      	adds	r7, #24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40021000 	.word	0x40021000

08002d20 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002d2e:	4b75      	ldr	r3, [pc, #468]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	f003 0303 	and.w	r3, r3, #3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d018      	beq.n	8002d6c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002d3a:	4b72      	ldr	r3, [pc, #456]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	f003 0203 	and.w	r2, r3, #3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d10d      	bne.n	8002d66 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
       ||
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d009      	beq.n	8002d66 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002d52:	4b6c      	ldr	r3, [pc, #432]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	091b      	lsrs	r3, r3, #4
 8002d58:	f003 0307 	and.w	r3, r3, #7
 8002d5c:	1c5a      	adds	r2, r3, #1
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
       ||
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d047      	beq.n	8002df6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	73fb      	strb	r3, [r7, #15]
 8002d6a:	e044      	b.n	8002df6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2b03      	cmp	r3, #3
 8002d72:	d018      	beq.n	8002da6 <RCCEx_PLLSAI1_Config+0x86>
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	d825      	bhi.n	8002dc4 <RCCEx_PLLSAI1_Config+0xa4>
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d002      	beq.n	8002d82 <RCCEx_PLLSAI1_Config+0x62>
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d009      	beq.n	8002d94 <RCCEx_PLLSAI1_Config+0x74>
 8002d80:	e020      	b.n	8002dc4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002d82:	4b60      	ldr	r3, [pc, #384]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d11d      	bne.n	8002dca <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d92:	e01a      	b.n	8002dca <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002d94:	4b5b      	ldr	r3, [pc, #364]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d116      	bne.n	8002dce <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002da4:	e013      	b.n	8002dce <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002da6:	4b57      	ldr	r3, [pc, #348]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d10f      	bne.n	8002dd2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002db2:	4b54      	ldr	r3, [pc, #336]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d109      	bne.n	8002dd2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002dc2:	e006      	b.n	8002dd2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8002dc8:	e004      	b.n	8002dd4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002dca:	bf00      	nop
 8002dcc:	e002      	b.n	8002dd4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002dce:	bf00      	nop
 8002dd0:	e000      	b.n	8002dd4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002dd2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002dd4:	7bfb      	ldrb	r3, [r7, #15]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d10d      	bne.n	8002df6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002dda:	4b4a      	ldr	r3, [pc, #296]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6819      	ldr	r1, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	3b01      	subs	r3, #1
 8002dec:	011b      	lsls	r3, r3, #4
 8002dee:	430b      	orrs	r3, r1
 8002df0:	4944      	ldr	r1, [pc, #272]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d17d      	bne.n	8002ef8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002dfc:	4b41      	ldr	r3, [pc, #260]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a40      	ldr	r2, [pc, #256]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002e06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e08:	f7fe fb42 	bl	8001490 <HAL_GetTick>
 8002e0c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e0e:	e009      	b.n	8002e24 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e10:	f7fe fb3e 	bl	8001490 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d902      	bls.n	8002e24 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	73fb      	strb	r3, [r7, #15]
        break;
 8002e22:	e005      	b.n	8002e30 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e24:	4b37      	ldr	r3, [pc, #220]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1ef      	bne.n	8002e10 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002e30:	7bfb      	ldrb	r3, [r7, #15]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d160      	bne.n	8002ef8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d111      	bne.n	8002e60 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e3c:	4b31      	ldr	r3, [pc, #196]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002e44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	6892      	ldr	r2, [r2, #8]
 8002e4c:	0211      	lsls	r1, r2, #8
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	68d2      	ldr	r2, [r2, #12]
 8002e52:	0912      	lsrs	r2, r2, #4
 8002e54:	0452      	lsls	r2, r2, #17
 8002e56:	430a      	orrs	r2, r1
 8002e58:	492a      	ldr	r1, [pc, #168]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	610b      	str	r3, [r1, #16]
 8002e5e:	e027      	b.n	8002eb0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d112      	bne.n	8002e8c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e66:	4b27      	ldr	r3, [pc, #156]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002e6e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	6892      	ldr	r2, [r2, #8]
 8002e76:	0211      	lsls	r1, r2, #8
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	6912      	ldr	r2, [r2, #16]
 8002e7c:	0852      	lsrs	r2, r2, #1
 8002e7e:	3a01      	subs	r2, #1
 8002e80:	0552      	lsls	r2, r2, #21
 8002e82:	430a      	orrs	r2, r1
 8002e84:	491f      	ldr	r1, [pc, #124]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	610b      	str	r3, [r1, #16]
 8002e8a:	e011      	b.n	8002eb0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e8e:	691b      	ldr	r3, [r3, #16]
 8002e90:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002e94:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	6892      	ldr	r2, [r2, #8]
 8002e9c:	0211      	lsls	r1, r2, #8
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	6952      	ldr	r2, [r2, #20]
 8002ea2:	0852      	lsrs	r2, r2, #1
 8002ea4:	3a01      	subs	r2, #1
 8002ea6:	0652      	lsls	r2, r2, #25
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	4916      	ldr	r1, [pc, #88]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002eb0:	4b14      	ldr	r3, [pc, #80]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a13      	ldr	r2, [pc, #76]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eb6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002eba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ebc:	f7fe fae8 	bl	8001490 <HAL_GetTick>
 8002ec0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ec2:	e009      	b.n	8002ed8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ec4:	f7fe fae4 	bl	8001490 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d902      	bls.n	8002ed8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	73fb      	strb	r3, [r7, #15]
          break;
 8002ed6:	e005      	b.n	8002ee4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d0ef      	beq.n	8002ec4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002ee4:	7bfb      	ldrb	r3, [r7, #15]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d106      	bne.n	8002ef8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002eea:	4b06      	ldr	r3, [pc, #24]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eec:	691a      	ldr	r2, [r3, #16]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	4904      	ldr	r1, [pc, #16]	@ (8002f04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40021000 	.word	0x40021000

08002f08 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f12:	2300      	movs	r3, #0
 8002f14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f16:	4b6a      	ldr	r3, [pc, #424]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	f003 0303 	and.w	r3, r3, #3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d018      	beq.n	8002f54 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002f22:	4b67      	ldr	r3, [pc, #412]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	f003 0203 	and.w	r2, r3, #3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d10d      	bne.n	8002f4e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
       ||
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d009      	beq.n	8002f4e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002f3a:	4b61      	ldr	r3, [pc, #388]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	091b      	lsrs	r3, r3, #4
 8002f40:	f003 0307 	and.w	r3, r3, #7
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
       ||
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d047      	beq.n	8002fde <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	73fb      	strb	r3, [r7, #15]
 8002f52:	e044      	b.n	8002fde <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2b03      	cmp	r3, #3
 8002f5a:	d018      	beq.n	8002f8e <RCCEx_PLLSAI2_Config+0x86>
 8002f5c:	2b03      	cmp	r3, #3
 8002f5e:	d825      	bhi.n	8002fac <RCCEx_PLLSAI2_Config+0xa4>
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d002      	beq.n	8002f6a <RCCEx_PLLSAI2_Config+0x62>
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d009      	beq.n	8002f7c <RCCEx_PLLSAI2_Config+0x74>
 8002f68:	e020      	b.n	8002fac <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f6a:	4b55      	ldr	r3, [pc, #340]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d11d      	bne.n	8002fb2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f7a:	e01a      	b.n	8002fb2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f7c:	4b50      	ldr	r3, [pc, #320]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d116      	bne.n	8002fb6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f8c:	e013      	b.n	8002fb6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f8e:	4b4c      	ldr	r3, [pc, #304]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10f      	bne.n	8002fba <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f9a:	4b49      	ldr	r3, [pc, #292]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d109      	bne.n	8002fba <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002faa:	e006      	b.n	8002fba <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	73fb      	strb	r3, [r7, #15]
      break;
 8002fb0:	e004      	b.n	8002fbc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002fb2:	bf00      	nop
 8002fb4:	e002      	b.n	8002fbc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002fb6:	bf00      	nop
 8002fb8:	e000      	b.n	8002fbc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002fba:	bf00      	nop
    }

    if(status == HAL_OK)
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10d      	bne.n	8002fde <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002fc2:	4b3f      	ldr	r3, [pc, #252]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6819      	ldr	r1, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	011b      	lsls	r3, r3, #4
 8002fd6:	430b      	orrs	r3, r1
 8002fd8:	4939      	ldr	r1, [pc, #228]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002fde:	7bfb      	ldrb	r3, [r7, #15]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d167      	bne.n	80030b4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002fe4:	4b36      	ldr	r3, [pc, #216]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a35      	ldr	r2, [pc, #212]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ff0:	f7fe fa4e 	bl	8001490 <HAL_GetTick>
 8002ff4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ff6:	e009      	b.n	800300c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ff8:	f7fe fa4a 	bl	8001490 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b02      	cmp	r3, #2
 8003004:	d902      	bls.n	800300c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	73fb      	strb	r3, [r7, #15]
        break;
 800300a:	e005      	b.n	8003018 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800300c:	4b2c      	ldr	r3, [pc, #176]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d1ef      	bne.n	8002ff8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003018:	7bfb      	ldrb	r3, [r7, #15]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d14a      	bne.n	80030b4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d111      	bne.n	8003048 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003024:	4b26      	ldr	r3, [pc, #152]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003026:	695b      	ldr	r3, [r3, #20]
 8003028:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800302c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6892      	ldr	r2, [r2, #8]
 8003034:	0211      	lsls	r1, r2, #8
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	68d2      	ldr	r2, [r2, #12]
 800303a:	0912      	lsrs	r2, r2, #4
 800303c:	0452      	lsls	r2, r2, #17
 800303e:	430a      	orrs	r2, r1
 8003040:	491f      	ldr	r1, [pc, #124]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003042:	4313      	orrs	r3, r2
 8003044:	614b      	str	r3, [r1, #20]
 8003046:	e011      	b.n	800306c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003048:	4b1d      	ldr	r3, [pc, #116]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003050:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6892      	ldr	r2, [r2, #8]
 8003058:	0211      	lsls	r1, r2, #8
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	6912      	ldr	r2, [r2, #16]
 800305e:	0852      	lsrs	r2, r2, #1
 8003060:	3a01      	subs	r2, #1
 8003062:	0652      	lsls	r2, r2, #25
 8003064:	430a      	orrs	r2, r1
 8003066:	4916      	ldr	r1, [pc, #88]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003068:	4313      	orrs	r3, r2
 800306a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800306c:	4b14      	ldr	r3, [pc, #80]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a13      	ldr	r2, [pc, #76]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003076:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003078:	f7fe fa0a 	bl	8001490 <HAL_GetTick>
 800307c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800307e:	e009      	b.n	8003094 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003080:	f7fe fa06 	bl	8001490 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d902      	bls.n	8003094 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	73fb      	strb	r3, [r7, #15]
          break;
 8003092:	e005      	b.n	80030a0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003094:	4b0a      	ldr	r3, [pc, #40]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d0ef      	beq.n	8003080 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80030a0:	7bfb      	ldrb	r3, [r7, #15]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d106      	bne.n	80030b4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80030a6:	4b06      	ldr	r3, [pc, #24]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030a8:	695a      	ldr	r2, [r3, #20]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	4904      	ldr	r1, [pc, #16]	@ (80030c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40021000 	.word	0x40021000

080030c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e095      	b.n	8003202 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d108      	bne.n	80030f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80030e6:	d009      	beq.n	80030fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	61da      	str	r2, [r3, #28]
 80030ee:	e005      	b.n	80030fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2200      	movs	r2, #0
 8003100:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	d106      	bne.n	800311c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f7fd ff24 	bl	8000f64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2202      	movs	r2, #2
 8003120:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003132:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800313c:	d902      	bls.n	8003144 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800313e:	2300      	movs	r3, #0
 8003140:	60fb      	str	r3, [r7, #12]
 8003142:	e002      	b.n	800314a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003144:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003148:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003152:	d007      	beq.n	8003164 <HAL_SPI_Init+0xa0>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800315c:	d002      	beq.n	8003164 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003174:	431a      	orrs	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	431a      	orrs	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	695b      	ldr	r3, [r3, #20]
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	431a      	orrs	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003192:	431a      	orrs	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	69db      	ldr	r3, [r3, #28]
 8003198:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800319c:	431a      	orrs	r2, r3
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a1b      	ldr	r3, [r3, #32]
 80031a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031a6:	ea42 0103 	orr.w	r1, r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ae:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	0c1b      	lsrs	r3, r3, #16
 80031c0:	f003 0204 	and.w	r2, r3, #4
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c8:	f003 0310 	and.w	r3, r3, #16
 80031cc:	431a      	orrs	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031d2:	f003 0308 	and.w	r3, r3, #8
 80031d6:	431a      	orrs	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80031e0:	ea42 0103 	orr.w	r1, r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	430a      	orrs	r2, r1
 80031f0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	3710      	adds	r7, #16
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}

0800320a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800320a:	b580      	push	{r7, lr}
 800320c:	b082      	sub	sp, #8
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d101      	bne.n	800321c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e049      	b.n	80032b0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b00      	cmp	r3, #0
 8003226:	d106      	bne.n	8003236 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f000 f841 	bl	80032b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2202      	movs	r2, #2
 800323a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	3304      	adds	r3, #4
 8003246:	4619      	mov	r1, r3
 8003248:	4610      	mov	r0, r2
 800324a:	f000 f9df 	bl	800360c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2201      	movs	r2, #1
 8003262:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2201      	movs	r2, #1
 8003282:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2201      	movs	r2, #1
 800329a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2201      	movs	r2, #1
 80032aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032ae:	2300      	movs	r3, #0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3708      	adds	r7, #8
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80032c0:	bf00      	nop
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d001      	beq.n	80032e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e04f      	b.n	8003384 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2202      	movs	r2, #2
 80032e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68da      	ldr	r2, [r3, #12]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f042 0201 	orr.w	r2, r2, #1
 80032fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a23      	ldr	r2, [pc, #140]	@ (8003390 <HAL_TIM_Base_Start_IT+0xc4>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d01d      	beq.n	8003342 <HAL_TIM_Base_Start_IT+0x76>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800330e:	d018      	beq.n	8003342 <HAL_TIM_Base_Start_IT+0x76>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a1f      	ldr	r2, [pc, #124]	@ (8003394 <HAL_TIM_Base_Start_IT+0xc8>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d013      	beq.n	8003342 <HAL_TIM_Base_Start_IT+0x76>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a1e      	ldr	r2, [pc, #120]	@ (8003398 <HAL_TIM_Base_Start_IT+0xcc>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d00e      	beq.n	8003342 <HAL_TIM_Base_Start_IT+0x76>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a1c      	ldr	r2, [pc, #112]	@ (800339c <HAL_TIM_Base_Start_IT+0xd0>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d009      	beq.n	8003342 <HAL_TIM_Base_Start_IT+0x76>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a1b      	ldr	r2, [pc, #108]	@ (80033a0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d004      	beq.n	8003342 <HAL_TIM_Base_Start_IT+0x76>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a19      	ldr	r2, [pc, #100]	@ (80033a4 <HAL_TIM_Base_Start_IT+0xd8>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d115      	bne.n	800336e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	4b17      	ldr	r3, [pc, #92]	@ (80033a8 <HAL_TIM_Base_Start_IT+0xdc>)
 800334a:	4013      	ands	r3, r2
 800334c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2b06      	cmp	r3, #6
 8003352:	d015      	beq.n	8003380 <HAL_TIM_Base_Start_IT+0xb4>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800335a:	d011      	beq.n	8003380 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f042 0201 	orr.w	r2, r2, #1
 800336a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800336c:	e008      	b.n	8003380 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f042 0201 	orr.w	r2, r2, #1
 800337c:	601a      	str	r2, [r3, #0]
 800337e:	e000      	b.n	8003382 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003380:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3714      	adds	r7, #20
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	40012c00 	.word	0x40012c00
 8003394:	40000400 	.word	0x40000400
 8003398:	40000800 	.word	0x40000800
 800339c:	40000c00 	.word	0x40000c00
 80033a0:	40013400 	.word	0x40013400
 80033a4:	40014000 	.word	0x40014000
 80033a8:	00010007 	.word	0x00010007

080033ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d020      	beq.n	8003410 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d01b      	beq.n	8003410 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f06f 0202 	mvn.w	r2, #2
 80033e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2201      	movs	r2, #1
 80033e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	f003 0303 	and.w	r3, r3, #3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d003      	beq.n	80033fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 f8e9 	bl	80035ce <HAL_TIM_IC_CaptureCallback>
 80033fc:	e005      	b.n	800340a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 f8db 	bl	80035ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f000 f8ec 	bl	80035e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	f003 0304 	and.w	r3, r3, #4
 8003416:	2b00      	cmp	r3, #0
 8003418:	d020      	beq.n	800345c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f003 0304 	and.w	r3, r3, #4
 8003420:	2b00      	cmp	r3, #0
 8003422:	d01b      	beq.n	800345c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f06f 0204 	mvn.w	r2, #4
 800342c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2202      	movs	r2, #2
 8003432:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800343e:	2b00      	cmp	r3, #0
 8003440:	d003      	beq.n	800344a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 f8c3 	bl	80035ce <HAL_TIM_IC_CaptureCallback>
 8003448:	e005      	b.n	8003456 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f8b5 	bl	80035ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	f000 f8c6 	bl	80035e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	2b00      	cmp	r3, #0
 8003464:	d020      	beq.n	80034a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f003 0308 	and.w	r3, r3, #8
 800346c:	2b00      	cmp	r3, #0
 800346e:	d01b      	beq.n	80034a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f06f 0208 	mvn.w	r2, #8
 8003478:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2204      	movs	r2, #4
 800347e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	69db      	ldr	r3, [r3, #28]
 8003486:	f003 0303 	and.w	r3, r3, #3
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 f89d 	bl	80035ce <HAL_TIM_IC_CaptureCallback>
 8003494:	e005      	b.n	80034a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f88f 	bl	80035ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f000 f8a0 	bl	80035e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	f003 0310 	and.w	r3, r3, #16
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d020      	beq.n	80034f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f003 0310 	and.w	r3, r3, #16
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d01b      	beq.n	80034f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f06f 0210 	mvn.w	r2, #16
 80034c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2208      	movs	r2, #8
 80034ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	69db      	ldr	r3, [r3, #28]
 80034d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 f877 	bl	80035ce <HAL_TIM_IC_CaptureCallback>
 80034e0:	e005      	b.n	80034ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f869 	bl	80035ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f000 f87a 	bl	80035e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00c      	beq.n	8003518 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	2b00      	cmp	r3, #0
 8003506:	d007      	beq.n	8003518 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f06f 0201 	mvn.w	r2, #1
 8003510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7fd fcd0 	bl	8000eb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800351e:	2b00      	cmp	r3, #0
 8003520:	d104      	bne.n	800352c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00c      	beq.n	8003546 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003532:	2b00      	cmp	r3, #0
 8003534:	d007      	beq.n	8003546 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800353e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f000 f913 	bl	800376c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00c      	beq.n	800356a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003556:	2b00      	cmp	r3, #0
 8003558:	d007      	beq.n	800356a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003562:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f000 f90b 	bl	8003780 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00c      	beq.n	800358e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800357a:	2b00      	cmp	r3, #0
 800357c:	d007      	beq.n	800358e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003586:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f000 f834 	bl	80035f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	f003 0320 	and.w	r3, r3, #32
 8003594:	2b00      	cmp	r3, #0
 8003596:	d00c      	beq.n	80035b2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f003 0320 	and.w	r3, r3, #32
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d007      	beq.n	80035b2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f06f 0220 	mvn.w	r2, #32
 80035aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f8d3 	bl	8003758 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035b2:	bf00      	nop
 80035b4:	3710      	adds	r7, #16
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}

080035ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b083      	sub	sp, #12
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr

080035ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80035ce:	b480      	push	{r7}
 80035d0:	b083      	sub	sp, #12
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80035d6:	bf00      	nop
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr

080035e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80035e2:	b480      	push	{r7}
 80035e4:	b083      	sub	sp, #12
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80035ea:	bf00      	nop
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr

080035f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035f6:	b480      	push	{r7}
 80035f8:	b083      	sub	sp, #12
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035fe:	bf00      	nop
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
	...

0800360c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a46      	ldr	r2, [pc, #280]	@ (8003738 <TIM_Base_SetConfig+0x12c>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d013      	beq.n	800364c <TIM_Base_SetConfig+0x40>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800362a:	d00f      	beq.n	800364c <TIM_Base_SetConfig+0x40>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a43      	ldr	r2, [pc, #268]	@ (800373c <TIM_Base_SetConfig+0x130>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d00b      	beq.n	800364c <TIM_Base_SetConfig+0x40>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a42      	ldr	r2, [pc, #264]	@ (8003740 <TIM_Base_SetConfig+0x134>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d007      	beq.n	800364c <TIM_Base_SetConfig+0x40>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a41      	ldr	r2, [pc, #260]	@ (8003744 <TIM_Base_SetConfig+0x138>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d003      	beq.n	800364c <TIM_Base_SetConfig+0x40>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a40      	ldr	r2, [pc, #256]	@ (8003748 <TIM_Base_SetConfig+0x13c>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d108      	bne.n	800365e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003652:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	4313      	orrs	r3, r2
 800365c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a35      	ldr	r2, [pc, #212]	@ (8003738 <TIM_Base_SetConfig+0x12c>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d01f      	beq.n	80036a6 <TIM_Base_SetConfig+0x9a>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800366c:	d01b      	beq.n	80036a6 <TIM_Base_SetConfig+0x9a>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a32      	ldr	r2, [pc, #200]	@ (800373c <TIM_Base_SetConfig+0x130>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d017      	beq.n	80036a6 <TIM_Base_SetConfig+0x9a>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a31      	ldr	r2, [pc, #196]	@ (8003740 <TIM_Base_SetConfig+0x134>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d013      	beq.n	80036a6 <TIM_Base_SetConfig+0x9a>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a30      	ldr	r2, [pc, #192]	@ (8003744 <TIM_Base_SetConfig+0x138>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d00f      	beq.n	80036a6 <TIM_Base_SetConfig+0x9a>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a2f      	ldr	r2, [pc, #188]	@ (8003748 <TIM_Base_SetConfig+0x13c>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d00b      	beq.n	80036a6 <TIM_Base_SetConfig+0x9a>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a2e      	ldr	r2, [pc, #184]	@ (800374c <TIM_Base_SetConfig+0x140>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d007      	beq.n	80036a6 <TIM_Base_SetConfig+0x9a>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a2d      	ldr	r2, [pc, #180]	@ (8003750 <TIM_Base_SetConfig+0x144>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d003      	beq.n	80036a6 <TIM_Base_SetConfig+0x9a>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a2c      	ldr	r2, [pc, #176]	@ (8003754 <TIM_Base_SetConfig+0x148>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d108      	bne.n	80036b8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	4a16      	ldr	r2, [pc, #88]	@ (8003738 <TIM_Base_SetConfig+0x12c>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d00f      	beq.n	8003704 <TIM_Base_SetConfig+0xf8>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	4a18      	ldr	r2, [pc, #96]	@ (8003748 <TIM_Base_SetConfig+0x13c>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d00b      	beq.n	8003704 <TIM_Base_SetConfig+0xf8>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	4a17      	ldr	r2, [pc, #92]	@ (800374c <TIM_Base_SetConfig+0x140>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d007      	beq.n	8003704 <TIM_Base_SetConfig+0xf8>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	4a16      	ldr	r2, [pc, #88]	@ (8003750 <TIM_Base_SetConfig+0x144>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d003      	beq.n	8003704 <TIM_Base_SetConfig+0xf8>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a15      	ldr	r2, [pc, #84]	@ (8003754 <TIM_Base_SetConfig+0x148>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d103      	bne.n	800370c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	691a      	ldr	r2, [r3, #16]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b01      	cmp	r3, #1
 800371c:	d105      	bne.n	800372a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	f023 0201 	bic.w	r2, r3, #1
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	611a      	str	r2, [r3, #16]
  }
}
 800372a:	bf00      	nop
 800372c:	3714      	adds	r7, #20
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	40012c00 	.word	0x40012c00
 800373c:	40000400 	.word	0x40000400
 8003740:	40000800 	.word	0x40000800
 8003744:	40000c00 	.word	0x40000c00
 8003748:	40013400 	.word	0x40013400
 800374c:	40014000 	.word	0x40014000
 8003750:	40014400 	.word	0x40014400
 8003754:	40014800 	.word	0x40014800

08003758 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e040      	b.n	8003828 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d106      	bne.n	80037bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f7fd fdb0 	bl	800131c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2224      	movs	r2, #36	@ 0x24
 80037c0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f022 0201 	bic.w	r2, r2, #1
 80037d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d002      	beq.n	80037e0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f000 fae0 	bl	8003da0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f000 f825 	bl	8003830 <UART_SetConfig>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d101      	bne.n	80037f0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e01b      	b.n	8003828 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	685a      	ldr	r2, [r3, #4]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80037fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689a      	ldr	r2, [r3, #8]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800380e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f042 0201 	orr.w	r2, r2, #1
 800381e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f000 fb5f 	bl	8003ee4 <UART_CheckIdleState>
 8003826:	4603      	mov	r3, r0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3708      	adds	r7, #8
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003830:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003834:	b08a      	sub	sp, #40	@ 0x28
 8003836:	af00      	add	r7, sp, #0
 8003838:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800383a:	2300      	movs	r3, #0
 800383c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	691b      	ldr	r3, [r3, #16]
 8003848:	431a      	orrs	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	695b      	ldr	r3, [r3, #20]
 800384e:	431a      	orrs	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	69db      	ldr	r3, [r3, #28]
 8003854:	4313      	orrs	r3, r2
 8003856:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	4ba4      	ldr	r3, [pc, #656]	@ (8003af0 <UART_SetConfig+0x2c0>)
 8003860:	4013      	ands	r3, r2
 8003862:	68fa      	ldr	r2, [r7, #12]
 8003864:	6812      	ldr	r2, [r2, #0]
 8003866:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003868:	430b      	orrs	r3, r1
 800386a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	68da      	ldr	r2, [r3, #12]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	430a      	orrs	r2, r1
 8003880:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a99      	ldr	r2, [pc, #612]	@ (8003af4 <UART_SetConfig+0x2c4>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d004      	beq.n	800389c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6a1b      	ldr	r3, [r3, #32]
 8003896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003898:	4313      	orrs	r3, r2
 800389a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038ac:	430a      	orrs	r2, r1
 80038ae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a90      	ldr	r2, [pc, #576]	@ (8003af8 <UART_SetConfig+0x2c8>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d126      	bne.n	8003908 <UART_SetConfig+0xd8>
 80038ba:	4b90      	ldr	r3, [pc, #576]	@ (8003afc <UART_SetConfig+0x2cc>)
 80038bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c0:	f003 0303 	and.w	r3, r3, #3
 80038c4:	2b03      	cmp	r3, #3
 80038c6:	d81b      	bhi.n	8003900 <UART_SetConfig+0xd0>
 80038c8:	a201      	add	r2, pc, #4	@ (adr r2, 80038d0 <UART_SetConfig+0xa0>)
 80038ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ce:	bf00      	nop
 80038d0:	080038e1 	.word	0x080038e1
 80038d4:	080038f1 	.word	0x080038f1
 80038d8:	080038e9 	.word	0x080038e9
 80038dc:	080038f9 	.word	0x080038f9
 80038e0:	2301      	movs	r3, #1
 80038e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038e6:	e116      	b.n	8003b16 <UART_SetConfig+0x2e6>
 80038e8:	2302      	movs	r3, #2
 80038ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038ee:	e112      	b.n	8003b16 <UART_SetConfig+0x2e6>
 80038f0:	2304      	movs	r3, #4
 80038f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038f6:	e10e      	b.n	8003b16 <UART_SetConfig+0x2e6>
 80038f8:	2308      	movs	r3, #8
 80038fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038fe:	e10a      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003900:	2310      	movs	r3, #16
 8003902:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003906:	e106      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a7c      	ldr	r2, [pc, #496]	@ (8003b00 <UART_SetConfig+0x2d0>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d138      	bne.n	8003984 <UART_SetConfig+0x154>
 8003912:	4b7a      	ldr	r3, [pc, #488]	@ (8003afc <UART_SetConfig+0x2cc>)
 8003914:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003918:	f003 030c 	and.w	r3, r3, #12
 800391c:	2b0c      	cmp	r3, #12
 800391e:	d82d      	bhi.n	800397c <UART_SetConfig+0x14c>
 8003920:	a201      	add	r2, pc, #4	@ (adr r2, 8003928 <UART_SetConfig+0xf8>)
 8003922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003926:	bf00      	nop
 8003928:	0800395d 	.word	0x0800395d
 800392c:	0800397d 	.word	0x0800397d
 8003930:	0800397d 	.word	0x0800397d
 8003934:	0800397d 	.word	0x0800397d
 8003938:	0800396d 	.word	0x0800396d
 800393c:	0800397d 	.word	0x0800397d
 8003940:	0800397d 	.word	0x0800397d
 8003944:	0800397d 	.word	0x0800397d
 8003948:	08003965 	.word	0x08003965
 800394c:	0800397d 	.word	0x0800397d
 8003950:	0800397d 	.word	0x0800397d
 8003954:	0800397d 	.word	0x0800397d
 8003958:	08003975 	.word	0x08003975
 800395c:	2300      	movs	r3, #0
 800395e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003962:	e0d8      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003964:	2302      	movs	r3, #2
 8003966:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800396a:	e0d4      	b.n	8003b16 <UART_SetConfig+0x2e6>
 800396c:	2304      	movs	r3, #4
 800396e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003972:	e0d0      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003974:	2308      	movs	r3, #8
 8003976:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800397a:	e0cc      	b.n	8003b16 <UART_SetConfig+0x2e6>
 800397c:	2310      	movs	r3, #16
 800397e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003982:	e0c8      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a5e      	ldr	r2, [pc, #376]	@ (8003b04 <UART_SetConfig+0x2d4>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d125      	bne.n	80039da <UART_SetConfig+0x1aa>
 800398e:	4b5b      	ldr	r3, [pc, #364]	@ (8003afc <UART_SetConfig+0x2cc>)
 8003990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003994:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003998:	2b30      	cmp	r3, #48	@ 0x30
 800399a:	d016      	beq.n	80039ca <UART_SetConfig+0x19a>
 800399c:	2b30      	cmp	r3, #48	@ 0x30
 800399e:	d818      	bhi.n	80039d2 <UART_SetConfig+0x1a2>
 80039a0:	2b20      	cmp	r3, #32
 80039a2:	d00a      	beq.n	80039ba <UART_SetConfig+0x18a>
 80039a4:	2b20      	cmp	r3, #32
 80039a6:	d814      	bhi.n	80039d2 <UART_SetConfig+0x1a2>
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d002      	beq.n	80039b2 <UART_SetConfig+0x182>
 80039ac:	2b10      	cmp	r3, #16
 80039ae:	d008      	beq.n	80039c2 <UART_SetConfig+0x192>
 80039b0:	e00f      	b.n	80039d2 <UART_SetConfig+0x1a2>
 80039b2:	2300      	movs	r3, #0
 80039b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039b8:	e0ad      	b.n	8003b16 <UART_SetConfig+0x2e6>
 80039ba:	2302      	movs	r3, #2
 80039bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039c0:	e0a9      	b.n	8003b16 <UART_SetConfig+0x2e6>
 80039c2:	2304      	movs	r3, #4
 80039c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039c8:	e0a5      	b.n	8003b16 <UART_SetConfig+0x2e6>
 80039ca:	2308      	movs	r3, #8
 80039cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039d0:	e0a1      	b.n	8003b16 <UART_SetConfig+0x2e6>
 80039d2:	2310      	movs	r3, #16
 80039d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039d8:	e09d      	b.n	8003b16 <UART_SetConfig+0x2e6>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a4a      	ldr	r2, [pc, #296]	@ (8003b08 <UART_SetConfig+0x2d8>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d125      	bne.n	8003a30 <UART_SetConfig+0x200>
 80039e4:	4b45      	ldr	r3, [pc, #276]	@ (8003afc <UART_SetConfig+0x2cc>)
 80039e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80039ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80039f0:	d016      	beq.n	8003a20 <UART_SetConfig+0x1f0>
 80039f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80039f4:	d818      	bhi.n	8003a28 <UART_SetConfig+0x1f8>
 80039f6:	2b80      	cmp	r3, #128	@ 0x80
 80039f8:	d00a      	beq.n	8003a10 <UART_SetConfig+0x1e0>
 80039fa:	2b80      	cmp	r3, #128	@ 0x80
 80039fc:	d814      	bhi.n	8003a28 <UART_SetConfig+0x1f8>
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d002      	beq.n	8003a08 <UART_SetConfig+0x1d8>
 8003a02:	2b40      	cmp	r3, #64	@ 0x40
 8003a04:	d008      	beq.n	8003a18 <UART_SetConfig+0x1e8>
 8003a06:	e00f      	b.n	8003a28 <UART_SetConfig+0x1f8>
 8003a08:	2300      	movs	r3, #0
 8003a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a0e:	e082      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003a10:	2302      	movs	r3, #2
 8003a12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a16:	e07e      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003a18:	2304      	movs	r3, #4
 8003a1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a1e:	e07a      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003a20:	2308      	movs	r3, #8
 8003a22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a26:	e076      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003a28:	2310      	movs	r3, #16
 8003a2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a2e:	e072      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a35      	ldr	r2, [pc, #212]	@ (8003b0c <UART_SetConfig+0x2dc>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d12a      	bne.n	8003a90 <UART_SetConfig+0x260>
 8003a3a:	4b30      	ldr	r3, [pc, #192]	@ (8003afc <UART_SetConfig+0x2cc>)
 8003a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a48:	d01a      	beq.n	8003a80 <UART_SetConfig+0x250>
 8003a4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a4e:	d81b      	bhi.n	8003a88 <UART_SetConfig+0x258>
 8003a50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a54:	d00c      	beq.n	8003a70 <UART_SetConfig+0x240>
 8003a56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a5a:	d815      	bhi.n	8003a88 <UART_SetConfig+0x258>
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d003      	beq.n	8003a68 <UART_SetConfig+0x238>
 8003a60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a64:	d008      	beq.n	8003a78 <UART_SetConfig+0x248>
 8003a66:	e00f      	b.n	8003a88 <UART_SetConfig+0x258>
 8003a68:	2300      	movs	r3, #0
 8003a6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a6e:	e052      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003a70:	2302      	movs	r3, #2
 8003a72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a76:	e04e      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003a78:	2304      	movs	r3, #4
 8003a7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a7e:	e04a      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003a80:	2308      	movs	r3, #8
 8003a82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a86:	e046      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003a88:	2310      	movs	r3, #16
 8003a8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a8e:	e042      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a17      	ldr	r2, [pc, #92]	@ (8003af4 <UART_SetConfig+0x2c4>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d13a      	bne.n	8003b10 <UART_SetConfig+0x2e0>
 8003a9a:	4b18      	ldr	r3, [pc, #96]	@ (8003afc <UART_SetConfig+0x2cc>)
 8003a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003aa4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003aa8:	d01a      	beq.n	8003ae0 <UART_SetConfig+0x2b0>
 8003aaa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003aae:	d81b      	bhi.n	8003ae8 <UART_SetConfig+0x2b8>
 8003ab0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ab4:	d00c      	beq.n	8003ad0 <UART_SetConfig+0x2a0>
 8003ab6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003aba:	d815      	bhi.n	8003ae8 <UART_SetConfig+0x2b8>
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <UART_SetConfig+0x298>
 8003ac0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ac4:	d008      	beq.n	8003ad8 <UART_SetConfig+0x2a8>
 8003ac6:	e00f      	b.n	8003ae8 <UART_SetConfig+0x2b8>
 8003ac8:	2300      	movs	r3, #0
 8003aca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ace:	e022      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ad6:	e01e      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003ad8:	2304      	movs	r3, #4
 8003ada:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ade:	e01a      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003ae0:	2308      	movs	r3, #8
 8003ae2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ae6:	e016      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003ae8:	2310      	movs	r3, #16
 8003aea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003aee:	e012      	b.n	8003b16 <UART_SetConfig+0x2e6>
 8003af0:	efff69f3 	.word	0xefff69f3
 8003af4:	40008000 	.word	0x40008000
 8003af8:	40013800 	.word	0x40013800
 8003afc:	40021000 	.word	0x40021000
 8003b00:	40004400 	.word	0x40004400
 8003b04:	40004800 	.word	0x40004800
 8003b08:	40004c00 	.word	0x40004c00
 8003b0c:	40005000 	.word	0x40005000
 8003b10:	2310      	movs	r3, #16
 8003b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a9f      	ldr	r2, [pc, #636]	@ (8003d98 <UART_SetConfig+0x568>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d17a      	bne.n	8003c16 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003b20:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003b24:	2b08      	cmp	r3, #8
 8003b26:	d824      	bhi.n	8003b72 <UART_SetConfig+0x342>
 8003b28:	a201      	add	r2, pc, #4	@ (adr r2, 8003b30 <UART_SetConfig+0x300>)
 8003b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b2e:	bf00      	nop
 8003b30:	08003b55 	.word	0x08003b55
 8003b34:	08003b73 	.word	0x08003b73
 8003b38:	08003b5d 	.word	0x08003b5d
 8003b3c:	08003b73 	.word	0x08003b73
 8003b40:	08003b63 	.word	0x08003b63
 8003b44:	08003b73 	.word	0x08003b73
 8003b48:	08003b73 	.word	0x08003b73
 8003b4c:	08003b73 	.word	0x08003b73
 8003b50:	08003b6b 	.word	0x08003b6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b54:	f7fe fd3c 	bl	80025d0 <HAL_RCC_GetPCLK1Freq>
 8003b58:	61f8      	str	r0, [r7, #28]
        break;
 8003b5a:	e010      	b.n	8003b7e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b5c:	4b8f      	ldr	r3, [pc, #572]	@ (8003d9c <UART_SetConfig+0x56c>)
 8003b5e:	61fb      	str	r3, [r7, #28]
        break;
 8003b60:	e00d      	b.n	8003b7e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b62:	f7fe fc9d 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 8003b66:	61f8      	str	r0, [r7, #28]
        break;
 8003b68:	e009      	b.n	8003b7e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b6e:	61fb      	str	r3, [r7, #28]
        break;
 8003b70:	e005      	b.n	8003b7e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003b72:	2300      	movs	r3, #0
 8003b74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003b7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f000 80fb 	beq.w	8003d7c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	685a      	ldr	r2, [r3, #4]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	005b      	lsls	r3, r3, #1
 8003b8e:	4413      	add	r3, r2
 8003b90:	69fa      	ldr	r2, [r7, #28]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d305      	bcc.n	8003ba2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b9c:	69fa      	ldr	r2, [r7, #28]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d903      	bls.n	8003baa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003ba8:	e0e8      	b.n	8003d7c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	2200      	movs	r2, #0
 8003bae:	461c      	mov	r4, r3
 8003bb0:	4615      	mov	r5, r2
 8003bb2:	f04f 0200 	mov.w	r2, #0
 8003bb6:	f04f 0300 	mov.w	r3, #0
 8003bba:	022b      	lsls	r3, r5, #8
 8003bbc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003bc0:	0222      	lsls	r2, r4, #8
 8003bc2:	68f9      	ldr	r1, [r7, #12]
 8003bc4:	6849      	ldr	r1, [r1, #4]
 8003bc6:	0849      	lsrs	r1, r1, #1
 8003bc8:	2000      	movs	r0, #0
 8003bca:	4688      	mov	r8, r1
 8003bcc:	4681      	mov	r9, r0
 8003bce:	eb12 0a08 	adds.w	sl, r2, r8
 8003bd2:	eb43 0b09 	adc.w	fp, r3, r9
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	603b      	str	r3, [r7, #0]
 8003bde:	607a      	str	r2, [r7, #4]
 8003be0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003be4:	4650      	mov	r0, sl
 8003be6:	4659      	mov	r1, fp
 8003be8:	f7fc faf2 	bl	80001d0 <__aeabi_uldivmod>
 8003bec:	4602      	mov	r2, r0
 8003bee:	460b      	mov	r3, r1
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bfa:	d308      	bcc.n	8003c0e <UART_SetConfig+0x3de>
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c02:	d204      	bcs.n	8003c0e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	60da      	str	r2, [r3, #12]
 8003c0c:	e0b6      	b.n	8003d7c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003c14:	e0b2      	b.n	8003d7c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c1e:	d15e      	bne.n	8003cde <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003c20:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003c24:	2b08      	cmp	r3, #8
 8003c26:	d828      	bhi.n	8003c7a <UART_SetConfig+0x44a>
 8003c28:	a201      	add	r2, pc, #4	@ (adr r2, 8003c30 <UART_SetConfig+0x400>)
 8003c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2e:	bf00      	nop
 8003c30:	08003c55 	.word	0x08003c55
 8003c34:	08003c5d 	.word	0x08003c5d
 8003c38:	08003c65 	.word	0x08003c65
 8003c3c:	08003c7b 	.word	0x08003c7b
 8003c40:	08003c6b 	.word	0x08003c6b
 8003c44:	08003c7b 	.word	0x08003c7b
 8003c48:	08003c7b 	.word	0x08003c7b
 8003c4c:	08003c7b 	.word	0x08003c7b
 8003c50:	08003c73 	.word	0x08003c73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c54:	f7fe fcbc 	bl	80025d0 <HAL_RCC_GetPCLK1Freq>
 8003c58:	61f8      	str	r0, [r7, #28]
        break;
 8003c5a:	e014      	b.n	8003c86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c5c:	f7fe fcce 	bl	80025fc <HAL_RCC_GetPCLK2Freq>
 8003c60:	61f8      	str	r0, [r7, #28]
        break;
 8003c62:	e010      	b.n	8003c86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c64:	4b4d      	ldr	r3, [pc, #308]	@ (8003d9c <UART_SetConfig+0x56c>)
 8003c66:	61fb      	str	r3, [r7, #28]
        break;
 8003c68:	e00d      	b.n	8003c86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c6a:	f7fe fc19 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 8003c6e:	61f8      	str	r0, [r7, #28]
        break;
 8003c70:	e009      	b.n	8003c86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c76:	61fb      	str	r3, [r7, #28]
        break;
 8003c78:	e005      	b.n	8003c86 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003c84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d077      	beq.n	8003d7c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	005a      	lsls	r2, r3, #1
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	085b      	lsrs	r3, r3, #1
 8003c96:	441a      	add	r2, r3
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	2b0f      	cmp	r3, #15
 8003ca6:	d916      	bls.n	8003cd6 <UART_SetConfig+0x4a6>
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cae:	d212      	bcs.n	8003cd6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	f023 030f 	bic.w	r3, r3, #15
 8003cb8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	085b      	lsrs	r3, r3, #1
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	f003 0307 	and.w	r3, r3, #7
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	8afb      	ldrh	r3, [r7, #22]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	8afa      	ldrh	r2, [r7, #22]
 8003cd2:	60da      	str	r2, [r3, #12]
 8003cd4:	e052      	b.n	8003d7c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003cdc:	e04e      	b.n	8003d7c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003cde:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003ce2:	2b08      	cmp	r3, #8
 8003ce4:	d827      	bhi.n	8003d36 <UART_SetConfig+0x506>
 8003ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8003cec <UART_SetConfig+0x4bc>)
 8003ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cec:	08003d11 	.word	0x08003d11
 8003cf0:	08003d19 	.word	0x08003d19
 8003cf4:	08003d21 	.word	0x08003d21
 8003cf8:	08003d37 	.word	0x08003d37
 8003cfc:	08003d27 	.word	0x08003d27
 8003d00:	08003d37 	.word	0x08003d37
 8003d04:	08003d37 	.word	0x08003d37
 8003d08:	08003d37 	.word	0x08003d37
 8003d0c:	08003d2f 	.word	0x08003d2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d10:	f7fe fc5e 	bl	80025d0 <HAL_RCC_GetPCLK1Freq>
 8003d14:	61f8      	str	r0, [r7, #28]
        break;
 8003d16:	e014      	b.n	8003d42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d18:	f7fe fc70 	bl	80025fc <HAL_RCC_GetPCLK2Freq>
 8003d1c:	61f8      	str	r0, [r7, #28]
        break;
 8003d1e:	e010      	b.n	8003d42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d20:	4b1e      	ldr	r3, [pc, #120]	@ (8003d9c <UART_SetConfig+0x56c>)
 8003d22:	61fb      	str	r3, [r7, #28]
        break;
 8003d24:	e00d      	b.n	8003d42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d26:	f7fe fbbb 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 8003d2a:	61f8      	str	r0, [r7, #28]
        break;
 8003d2c:	e009      	b.n	8003d42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d32:	61fb      	str	r3, [r7, #28]
        break;
 8003d34:	e005      	b.n	8003d42 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003d36:	2300      	movs	r3, #0
 8003d38:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003d40:	bf00      	nop
    }

    if (pclk != 0U)
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d019      	beq.n	8003d7c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	085a      	lsrs	r2, r3, #1
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	441a      	add	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d5a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	2b0f      	cmp	r3, #15
 8003d60:	d909      	bls.n	8003d76 <UART_SetConfig+0x546>
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d68:	d205      	bcs.n	8003d76 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003d6a:	69bb      	ldr	r3, [r7, #24]
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	60da      	str	r2, [r3, #12]
 8003d74:	e002      	b.n	8003d7c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003d88:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3728      	adds	r7, #40	@ 0x28
 8003d90:	46bd      	mov	sp, r7
 8003d92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d96:	bf00      	nop
 8003d98:	40008000 	.word	0x40008000
 8003d9c:	00f42400 	.word	0x00f42400

08003da0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dac:	f003 0308 	and.w	r3, r3, #8
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00a      	beq.n	8003dca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00a      	beq.n	8003dec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00a      	beq.n	8003e0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e12:	f003 0304 	and.w	r3, r3, #4
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00a      	beq.n	8003e30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e34:	f003 0310 	and.w	r3, r3, #16
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00a      	beq.n	8003e52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e56:	f003 0320 	and.w	r3, r3, #32
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00a      	beq.n	8003e74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	430a      	orrs	r2, r1
 8003e72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d01a      	beq.n	8003eb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	430a      	orrs	r2, r1
 8003e94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e9e:	d10a      	bne.n	8003eb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d00a      	beq.n	8003ed8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	605a      	str	r2, [r3, #4]
  }
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b098      	sub	sp, #96	@ 0x60
 8003ee8:	af02      	add	r7, sp, #8
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ef4:	f7fd facc 	bl	8001490 <HAL_GetTick>
 8003ef8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0308 	and.w	r3, r3, #8
 8003f04:	2b08      	cmp	r3, #8
 8003f06:	d12e      	bne.n	8003f66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f10:	2200      	movs	r2, #0
 8003f12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 f88c 	bl	8004034 <UART_WaitOnFlagUntilTimeout>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d021      	beq.n	8003f66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f2a:	e853 3f00 	ldrex	r3, [r3]
 8003f2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f36:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f40:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f42:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f48:	e841 2300 	strex	r3, r2, [r1]
 8003f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1e6      	bne.n	8003f22 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2220      	movs	r2, #32
 8003f58:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e062      	b.n	800402c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0304 	and.w	r3, r3, #4
 8003f70:	2b04      	cmp	r3, #4
 8003f72:	d149      	bne.n	8004008 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003f78:	9300      	str	r3, [sp, #0]
 8003f7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 f856 	bl	8004034 <UART_WaitOnFlagUntilTimeout>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d03c      	beq.n	8004008 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f96:	e853 3f00 	ldrex	r3, [r3]
 8003f9a:	623b      	str	r3, [r7, #32]
   return(result);
 8003f9c:	6a3b      	ldr	r3, [r7, #32]
 8003f9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	461a      	mov	r2, r3
 8003faa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fac:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003fb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fb4:	e841 2300 	strex	r3, r2, [r1]
 8003fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1e6      	bne.n	8003f8e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	3308      	adds	r3, #8
 8003fc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	e853 3f00 	ldrex	r3, [r3]
 8003fce:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f023 0301 	bic.w	r3, r3, #1
 8003fd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	3308      	adds	r3, #8
 8003fde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fe0:	61fa      	str	r2, [r7, #28]
 8003fe2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe4:	69b9      	ldr	r1, [r7, #24]
 8003fe6:	69fa      	ldr	r2, [r7, #28]
 8003fe8:	e841 2300 	strex	r3, r2, [r1]
 8003fec:	617b      	str	r3, [r7, #20]
   return(result);
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1e5      	bne.n	8003fc0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2220      	movs	r2, #32
 8003ff8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e011      	b.n	800402c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2220      	movs	r2, #32
 800400c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2220      	movs	r2, #32
 8004012:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3758      	adds	r7, #88	@ 0x58
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	603b      	str	r3, [r7, #0]
 8004040:	4613      	mov	r3, r2
 8004042:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004044:	e04f      	b.n	80040e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800404c:	d04b      	beq.n	80040e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800404e:	f7fd fa1f 	bl	8001490 <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	429a      	cmp	r2, r3
 800405c:	d302      	bcc.n	8004064 <UART_WaitOnFlagUntilTimeout+0x30>
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e04e      	b.n	8004106 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0304 	and.w	r3, r3, #4
 8004072:	2b00      	cmp	r3, #0
 8004074:	d037      	beq.n	80040e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	2b80      	cmp	r3, #128	@ 0x80
 800407a:	d034      	beq.n	80040e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	2b40      	cmp	r3, #64	@ 0x40
 8004080:	d031      	beq.n	80040e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	69db      	ldr	r3, [r3, #28]
 8004088:	f003 0308 	and.w	r3, r3, #8
 800408c:	2b08      	cmp	r3, #8
 800408e:	d110      	bne.n	80040b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2208      	movs	r2, #8
 8004096:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f000 f838 	bl	800410e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2208      	movs	r2, #8
 80040a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e029      	b.n	8004106 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	69db      	ldr	r3, [r3, #28]
 80040b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040c0:	d111      	bne.n	80040e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80040ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040cc:	68f8      	ldr	r0, [r7, #12]
 80040ce:	f000 f81e 	bl	800410e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2220      	movs	r2, #32
 80040d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e00f      	b.n	8004106 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	69da      	ldr	r2, [r3, #28]
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	4013      	ands	r3, r2
 80040f0:	68ba      	ldr	r2, [r7, #8]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	bf0c      	ite	eq
 80040f6:	2301      	moveq	r3, #1
 80040f8:	2300      	movne	r3, #0
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	461a      	mov	r2, r3
 80040fe:	79fb      	ldrb	r3, [r7, #7]
 8004100:	429a      	cmp	r2, r3
 8004102:	d0a0      	beq.n	8004046 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800410e:	b480      	push	{r7}
 8004110:	b095      	sub	sp, #84	@ 0x54
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800411c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800411e:	e853 3f00 	ldrex	r3, [r3]
 8004122:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004126:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800412a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	461a      	mov	r2, r3
 8004132:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004134:	643b      	str	r3, [r7, #64]	@ 0x40
 8004136:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004138:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800413a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800413c:	e841 2300 	strex	r3, r2, [r1]
 8004140:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004144:	2b00      	cmp	r3, #0
 8004146:	d1e6      	bne.n	8004116 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	3308      	adds	r3, #8
 800414e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004150:	6a3b      	ldr	r3, [r7, #32]
 8004152:	e853 3f00 	ldrex	r3, [r3]
 8004156:	61fb      	str	r3, [r7, #28]
   return(result);
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	f023 0301 	bic.w	r3, r3, #1
 800415e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	3308      	adds	r3, #8
 8004166:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004168:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800416a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800416c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800416e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004170:	e841 2300 	strex	r3, r2, [r1]
 8004174:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004178:	2b00      	cmp	r3, #0
 800417a:	d1e5      	bne.n	8004148 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004180:	2b01      	cmp	r3, #1
 8004182:	d118      	bne.n	80041b6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	e853 3f00 	ldrex	r3, [r3]
 8004190:	60bb      	str	r3, [r7, #8]
   return(result);
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	f023 0310 	bic.w	r3, r3, #16
 8004198:	647b      	str	r3, [r7, #68]	@ 0x44
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	461a      	mov	r2, r3
 80041a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041a2:	61bb      	str	r3, [r7, #24]
 80041a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a6:	6979      	ldr	r1, [r7, #20]
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	e841 2300 	strex	r3, r2, [r1]
 80041ae:	613b      	str	r3, [r7, #16]
   return(result);
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1e6      	bne.n	8004184 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2220      	movs	r2, #32
 80041ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80041ca:	bf00      	nop
 80041cc:	3754      	adds	r7, #84	@ 0x54
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
	...

080041d8 <__NVIC_SetPriority>:
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	4603      	mov	r3, r0
 80041e0:	6039      	str	r1, [r7, #0]
 80041e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	db0a      	blt.n	8004202 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	b2da      	uxtb	r2, r3
 80041f0:	490c      	ldr	r1, [pc, #48]	@ (8004224 <__NVIC_SetPriority+0x4c>)
 80041f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041f6:	0112      	lsls	r2, r2, #4
 80041f8:	b2d2      	uxtb	r2, r2
 80041fa:	440b      	add	r3, r1
 80041fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004200:	e00a      	b.n	8004218 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	b2da      	uxtb	r2, r3
 8004206:	4908      	ldr	r1, [pc, #32]	@ (8004228 <__NVIC_SetPriority+0x50>)
 8004208:	79fb      	ldrb	r3, [r7, #7]
 800420a:	f003 030f 	and.w	r3, r3, #15
 800420e:	3b04      	subs	r3, #4
 8004210:	0112      	lsls	r2, r2, #4
 8004212:	b2d2      	uxtb	r2, r2
 8004214:	440b      	add	r3, r1
 8004216:	761a      	strb	r2, [r3, #24]
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr
 8004224:	e000e100 	.word	0xe000e100
 8004228:	e000ed00 	.word	0xe000ed00

0800422c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800422c:	b580      	push	{r7, lr}
 800422e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004230:	4b05      	ldr	r3, [pc, #20]	@ (8004248 <SysTick_Handler+0x1c>)
 8004232:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004234:	f002 f82a 	bl	800628c <xTaskGetSchedulerState>
 8004238:	4603      	mov	r3, r0
 800423a:	2b01      	cmp	r3, #1
 800423c:	d001      	beq.n	8004242 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800423e:	f002 fe3b 	bl	8006eb8 <xPortSysTickHandler>
  }
}
 8004242:	bf00      	nop
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	e000e010 	.word	0xe000e010

0800424c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004250:	2100      	movs	r1, #0
 8004252:	f06f 0004 	mvn.w	r0, #4
 8004256:	f7ff ffbf 	bl	80041d8 <__NVIC_SetPriority>
#endif
}
 800425a:	bf00      	nop
 800425c:	bd80      	pop	{r7, pc}
	...

08004260 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004266:	f3ef 8305 	mrs	r3, IPSR
 800426a:	603b      	str	r3, [r7, #0]
  return(result);
 800426c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800426e:	2b00      	cmp	r3, #0
 8004270:	d003      	beq.n	800427a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004272:	f06f 0305 	mvn.w	r3, #5
 8004276:	607b      	str	r3, [r7, #4]
 8004278:	e00c      	b.n	8004294 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800427a:	4b0a      	ldr	r3, [pc, #40]	@ (80042a4 <osKernelInitialize+0x44>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d105      	bne.n	800428e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004282:	4b08      	ldr	r3, [pc, #32]	@ (80042a4 <osKernelInitialize+0x44>)
 8004284:	2201      	movs	r2, #1
 8004286:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004288:	2300      	movs	r3, #0
 800428a:	607b      	str	r3, [r7, #4]
 800428c:	e002      	b.n	8004294 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800428e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004292:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004294:	687b      	ldr	r3, [r7, #4]
}
 8004296:	4618      	mov	r0, r3
 8004298:	370c      	adds	r7, #12
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	200001e0 	.word	0x200001e0

080042a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042ae:	f3ef 8305 	mrs	r3, IPSR
 80042b2:	603b      	str	r3, [r7, #0]
  return(result);
 80042b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80042ba:	f06f 0305 	mvn.w	r3, #5
 80042be:	607b      	str	r3, [r7, #4]
 80042c0:	e010      	b.n	80042e4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80042c2:	4b0b      	ldr	r3, [pc, #44]	@ (80042f0 <osKernelStart+0x48>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d109      	bne.n	80042de <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80042ca:	f7ff ffbf 	bl	800424c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80042ce:	4b08      	ldr	r3, [pc, #32]	@ (80042f0 <osKernelStart+0x48>)
 80042d0:	2202      	movs	r2, #2
 80042d2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80042d4:	f001 fad4 	bl	8005880 <vTaskStartScheduler>
      stat = osOK;
 80042d8:	2300      	movs	r3, #0
 80042da:	607b      	str	r3, [r7, #4]
 80042dc:	e002      	b.n	80042e4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80042de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80042e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042e4:	687b      	ldr	r3, [r7, #4]
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	200001e0 	.word	0x200001e0

080042f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b08e      	sub	sp, #56	@ 0x38
 80042f8:	af04      	add	r7, sp, #16
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	60b9      	str	r1, [r7, #8]
 80042fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004300:	2300      	movs	r3, #0
 8004302:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004304:	f3ef 8305 	mrs	r3, IPSR
 8004308:	617b      	str	r3, [r7, #20]
  return(result);
 800430a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800430c:	2b00      	cmp	r3, #0
 800430e:	d17e      	bne.n	800440e <osThreadNew+0x11a>
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d07b      	beq.n	800440e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004316:	2380      	movs	r3, #128	@ 0x80
 8004318:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800431a:	2318      	movs	r3, #24
 800431c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800431e:	2300      	movs	r3, #0
 8004320:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004322:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004326:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d045      	beq.n	80043ba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d002      	beq.n	800433c <osThreadNew+0x48>
        name = attr->name;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d002      	beq.n	800434a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d008      	beq.n	8004362 <osThreadNew+0x6e>
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	2b38      	cmp	r3, #56	@ 0x38
 8004354:	d805      	bhi.n	8004362 <osThreadNew+0x6e>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	d001      	beq.n	8004366 <osThreadNew+0x72>
        return (NULL);
 8004362:	2300      	movs	r3, #0
 8004364:	e054      	b.n	8004410 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	089b      	lsrs	r3, r3, #2
 8004374:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00e      	beq.n	800439c <osThreadNew+0xa8>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	2ba7      	cmp	r3, #167	@ 0xa7
 8004384:	d90a      	bls.n	800439c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800438a:	2b00      	cmp	r3, #0
 800438c:	d006      	beq.n	800439c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d002      	beq.n	800439c <osThreadNew+0xa8>
        mem = 1;
 8004396:	2301      	movs	r3, #1
 8004398:	61bb      	str	r3, [r7, #24]
 800439a:	e010      	b.n	80043be <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d10c      	bne.n	80043be <osThreadNew+0xca>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d108      	bne.n	80043be <osThreadNew+0xca>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	691b      	ldr	r3, [r3, #16]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d104      	bne.n	80043be <osThreadNew+0xca>
          mem = 0;
 80043b4:	2300      	movs	r3, #0
 80043b6:	61bb      	str	r3, [r7, #24]
 80043b8:	e001      	b.n	80043be <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80043ba:	2300      	movs	r3, #0
 80043bc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d110      	bne.n	80043e6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80043cc:	9202      	str	r2, [sp, #8]
 80043ce:	9301      	str	r3, [sp, #4]
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	9300      	str	r3, [sp, #0]
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	6a3a      	ldr	r2, [r7, #32]
 80043d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043da:	68f8      	ldr	r0, [r7, #12]
 80043dc:	f001 f85c 	bl	8005498 <xTaskCreateStatic>
 80043e0:	4603      	mov	r3, r0
 80043e2:	613b      	str	r3, [r7, #16]
 80043e4:	e013      	b.n	800440e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d110      	bne.n	800440e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80043ec:	6a3b      	ldr	r3, [r7, #32]
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	f107 0310 	add.w	r3, r7, #16
 80043f4:	9301      	str	r3, [sp, #4]
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	9300      	str	r3, [sp, #0]
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f001 f8aa 	bl	8005558 <xTaskCreate>
 8004404:	4603      	mov	r3, r0
 8004406:	2b01      	cmp	r3, #1
 8004408:	d001      	beq.n	800440e <osThreadNew+0x11a>
            hTask = NULL;
 800440a:	2300      	movs	r3, #0
 800440c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800440e:	693b      	ldr	r3, [r7, #16]
}
 8004410:	4618      	mov	r0, r3
 8004412:	3728      	adds	r7, #40	@ 0x28
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004420:	f3ef 8305 	mrs	r3, IPSR
 8004424:	60bb      	str	r3, [r7, #8]
  return(result);
 8004426:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004428:	2b00      	cmp	r3, #0
 800442a:	d003      	beq.n	8004434 <osDelay+0x1c>
    stat = osErrorISR;
 800442c:	f06f 0305 	mvn.w	r3, #5
 8004430:	60fb      	str	r3, [r7, #12]
 8004432:	e007      	b.n	8004444 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004434:	2300      	movs	r3, #0
 8004436:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d002      	beq.n	8004444 <osDelay+0x2c>
      vTaskDelay(ticks);
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f001 f9e8 	bl	8005814 <vTaskDelay>
    }
  }

  return (stat);
 8004444:	68fb      	ldr	r3, [r7, #12]
}
 8004446:	4618      	mov	r0, r3
 8004448:	3710      	adds	r7, #16
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
	...

08004450 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4a07      	ldr	r2, [pc, #28]	@ (800447c <vApplicationGetIdleTaskMemory+0x2c>)
 8004460:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	4a06      	ldr	r2, [pc, #24]	@ (8004480 <vApplicationGetIdleTaskMemory+0x30>)
 8004466:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2280      	movs	r2, #128	@ 0x80
 800446c:	601a      	str	r2, [r3, #0]
}
 800446e:	bf00      	nop
 8004470:	3714      	adds	r7, #20
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	200001e4 	.word	0x200001e4
 8004480:	2000028c 	.word	0x2000028c

08004484 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004484:	b480      	push	{r7}
 8004486:	b085      	sub	sp, #20
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4a07      	ldr	r2, [pc, #28]	@ (80044b0 <vApplicationGetTimerTaskMemory+0x2c>)
 8004494:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	4a06      	ldr	r2, [pc, #24]	@ (80044b4 <vApplicationGetTimerTaskMemory+0x30>)
 800449a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044a2:	601a      	str	r2, [r3, #0]
}
 80044a4:	bf00      	nop
 80044a6:	3714      	adds	r7, #20
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr
 80044b0:	2000048c 	.word	0x2000048c
 80044b4:	20000534 	.word	0x20000534

080044b8 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80044be:	2020      	movs	r0, #32
 80044c0:	f002 fd8c 	bl	8006fdc <pvPortMalloc>
 80044c4:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00a      	beq.n	80044e2 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	3304      	adds	r3, #4
 80044d6:	4618      	mov	r0, r3
 80044d8:	f000 f9c1 	bl	800485e <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80044e2:	687b      	ldr	r3, [r7, #4]
	}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3708      	adds	r7, #8
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b090      	sub	sp, #64	@ 0x40
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]
 80044f8:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80044fe:	2300      	movs	r3, #0
 8004500:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8004502:	2300      	movs	r3, #0
 8004504:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d10b      	bne.n	8004524 <xEventGroupWaitBits+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800450c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004510:	f383 8811 	msr	BASEPRI, r3
 8004514:	f3bf 8f6f 	isb	sy
 8004518:	f3bf 8f4f 	dsb	sy
 800451c:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800451e:	bf00      	nop
 8004520:	bf00      	nop
 8004522:	e7fd      	b.n	8004520 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800452a:	d30b      	bcc.n	8004544 <xEventGroupWaitBits+0x58>
	__asm volatile
 800452c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004530:	f383 8811 	msr	BASEPRI, r3
 8004534:	f3bf 8f6f 	isb	sy
 8004538:	f3bf 8f4f 	dsb	sy
 800453c:	61fb      	str	r3, [r7, #28]
}
 800453e:	bf00      	nop
 8004540:	bf00      	nop
 8004542:	e7fd      	b.n	8004540 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d10b      	bne.n	8004562 <xEventGroupWaitBits+0x76>
	__asm volatile
 800454a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800454e:	f383 8811 	msr	BASEPRI, r3
 8004552:	f3bf 8f6f 	isb	sy
 8004556:	f3bf 8f4f 	dsb	sy
 800455a:	61bb      	str	r3, [r7, #24]
}
 800455c:	bf00      	nop
 800455e:	bf00      	nop
 8004560:	e7fd      	b.n	800455e <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004562:	f001 fe93 	bl	800628c <xTaskGetSchedulerState>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d102      	bne.n	8004572 <xEventGroupWaitBits+0x86>
 800456c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800456e:	2b00      	cmp	r3, #0
 8004570:	d101      	bne.n	8004576 <xEventGroupWaitBits+0x8a>
 8004572:	2301      	movs	r3, #1
 8004574:	e000      	b.n	8004578 <xEventGroupWaitBits+0x8c>
 8004576:	2300      	movs	r3, #0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d10b      	bne.n	8004594 <xEventGroupWaitBits+0xa8>
	__asm volatile
 800457c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004580:	f383 8811 	msr	BASEPRI, r3
 8004584:	f3bf 8f6f 	isb	sy
 8004588:	f3bf 8f4f 	dsb	sy
 800458c:	617b      	str	r3, [r7, #20]
}
 800458e:	bf00      	nop
 8004590:	bf00      	nop
 8004592:	e7fd      	b.n	8004590 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8004594:	f001 f9e4 	bl	8005960 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8004598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800459e:	683a      	ldr	r2, [r7, #0]
 80045a0:	68b9      	ldr	r1, [r7, #8]
 80045a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80045a4:	f000 f939 	bl	800481a <prvTestWaitCondition>
 80045a8:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 80045aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00e      	beq.n	80045ce <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80045b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80045b4:	2300      	movs	r3, #0
 80045b6:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d028      	beq.n	8004610 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80045be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	43db      	mvns	r3, r3
 80045c6:	401a      	ands	r2, r3
 80045c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045ca:	601a      	str	r2, [r3, #0]
 80045cc:	e020      	b.n	8004610 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80045ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d104      	bne.n	80045de <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80045d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 80045d8:	2301      	movs	r3, #1
 80045da:	633b      	str	r3, [r7, #48]	@ 0x30
 80045dc:	e018      	b.n	8004610 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d003      	beq.n	80045ec <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80045e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045ea:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d003      	beq.n	80045fa <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80045f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80045f8:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80045fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045fc:	1d18      	adds	r0, r3, #4
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004602:	4313      	orrs	r3, r2
 8004604:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004606:	4619      	mov	r1, r3
 8004608:	f001 fbac 	bl	8005d64 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800460c:	2300      	movs	r3, #0
 800460e:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8004610:	f001 f9b4 	bl	800597c <xTaskResumeAll>
 8004614:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8004616:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004618:	2b00      	cmp	r3, #0
 800461a:	d031      	beq.n	8004680 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 800461c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461e:	2b00      	cmp	r3, #0
 8004620:	d107      	bne.n	8004632 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8004622:	4b1a      	ldr	r3, [pc, #104]	@ (800468c <xEventGroupWaitBits+0x1a0>)
 8004624:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004628:	601a      	str	r2, [r3, #0]
 800462a:	f3bf 8f4f 	dsb	sy
 800462e:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8004632:	f001 feb9 	bl	80063a8 <uxTaskResetEventItemValue>
 8004636:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8004638:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800463a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d11a      	bne.n	8004678 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8004642:	f002 fba9 	bl	8006d98 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8004646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800464c:	683a      	ldr	r2, [r7, #0]
 800464e:	68b9      	ldr	r1, [r7, #8]
 8004650:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004652:	f000 f8e2 	bl	800481a <prvTestWaitCondition>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d009      	beq.n	8004670 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d006      	beq.n	8004670 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8004662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	43db      	mvns	r3, r3
 800466a:	401a      	ands	r2, r3
 800466c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800466e:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8004670:	2301      	movs	r3, #1
 8004672:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8004674:	f002 fbc2 	bl	8006dfc <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800467a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800467e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8004680:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004682:	4618      	mov	r0, r3
 8004684:	3740      	adds	r7, #64	@ 0x40
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	e000ed04 	.word	0xe000ed04

08004690 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b086      	sub	sp, #24
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d10b      	bne.n	80046bc <xEventGroupClearBits+0x2c>
	__asm volatile
 80046a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a8:	f383 8811 	msr	BASEPRI, r3
 80046ac:	f3bf 8f6f 	isb	sy
 80046b0:	f3bf 8f4f 	dsb	sy
 80046b4:	60fb      	str	r3, [r7, #12]
}
 80046b6:	bf00      	nop
 80046b8:	bf00      	nop
 80046ba:	e7fd      	b.n	80046b8 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046c2:	d30b      	bcc.n	80046dc <xEventGroupClearBits+0x4c>
	__asm volatile
 80046c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046c8:	f383 8811 	msr	BASEPRI, r3
 80046cc:	f3bf 8f6f 	isb	sy
 80046d0:	f3bf 8f4f 	dsb	sy
 80046d4:	60bb      	str	r3, [r7, #8]
}
 80046d6:	bf00      	nop
 80046d8:	bf00      	nop
 80046da:	e7fd      	b.n	80046d8 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 80046dc:	f002 fb5c 	bl	8006d98 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	43db      	mvns	r3, r3
 80046ee:	401a      	ands	r2, r3
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 80046f4:	f002 fb82 	bl	8006dfc <vPortExitCritical>

	return uxReturn;
 80046f8:	693b      	ldr	r3, [r7, #16]
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3718      	adds	r7, #24
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}

08004702 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8004702:	b580      	push	{r7, lr}
 8004704:	b08e      	sub	sp, #56	@ 0x38
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
 800470a:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800470c:	2300      	movs	r3, #0
 800470e:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8004714:	2300      	movs	r3, #0
 8004716:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d10b      	bne.n	8004736 <xEventGroupSetBits+0x34>
	__asm volatile
 800471e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004722:	f383 8811 	msr	BASEPRI, r3
 8004726:	f3bf 8f6f 	isb	sy
 800472a:	f3bf 8f4f 	dsb	sy
 800472e:	613b      	str	r3, [r7, #16]
}
 8004730:	bf00      	nop
 8004732:	bf00      	nop
 8004734:	e7fd      	b.n	8004732 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800473c:	d30b      	bcc.n	8004756 <xEventGroupSetBits+0x54>
	__asm volatile
 800473e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004742:	f383 8811 	msr	BASEPRI, r3
 8004746:	f3bf 8f6f 	isb	sy
 800474a:	f3bf 8f4f 	dsb	sy
 800474e:	60fb      	str	r3, [r7, #12]
}
 8004750:	bf00      	nop
 8004752:	bf00      	nop
 8004754:	e7fd      	b.n	8004752 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8004756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004758:	3304      	adds	r3, #4
 800475a:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800475c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475e:	3308      	adds	r3, #8
 8004760:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8004762:	f001 f8fd 	bl	8005960 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8004766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800476c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	431a      	orrs	r2, r3
 8004774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004776:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8004778:	e03c      	b.n	80047f4 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 800477a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8004780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8004786:	2300      	movs	r3, #0
 8004788:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004790:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004798:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d108      	bne.n	80047b6 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80047a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	4013      	ands	r3, r2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d00b      	beq.n	80047c8 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 80047b0:	2301      	movs	r3, #1
 80047b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047b4:	e008      	b.n	80047c8 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80047b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	4013      	ands	r3, r2
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d101      	bne.n	80047c8 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80047c4:	2301      	movs	r3, #1
 80047c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80047c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d010      	beq.n	80047f0 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d003      	beq.n	80047e0 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80047d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	4313      	orrs	r3, r2
 80047de:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80047e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80047e8:	4619      	mov	r1, r3
 80047ea:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80047ec:	f001 fb88 	bl	8005f00 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 80047f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047f6:	6a3b      	ldr	r3, [r7, #32]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d1be      	bne.n	800477a <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80047fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004802:	43db      	mvns	r3, r3
 8004804:	401a      	ands	r2, r3
 8004806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004808:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800480a:	f001 f8b7 	bl	800597c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800480e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004810:	681b      	ldr	r3, [r3, #0]
}
 8004812:	4618      	mov	r0, r3
 8004814:	3738      	adds	r7, #56	@ 0x38
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800481a:	b480      	push	{r7}
 800481c:	b087      	sub	sp, #28
 800481e:	af00      	add	r7, sp, #0
 8004820:	60f8      	str	r0, [r7, #12]
 8004822:	60b9      	str	r1, [r7, #8]
 8004824:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8004826:	2300      	movs	r3, #0
 8004828:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d107      	bne.n	8004840 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	4013      	ands	r3, r2
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00a      	beq.n	8004850 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800483a:	2301      	movs	r3, #1
 800483c:	617b      	str	r3, [r7, #20]
 800483e:	e007      	b.n	8004850 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8004840:	68fa      	ldr	r2, [r7, #12]
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	4013      	ands	r3, r2
 8004846:	68ba      	ldr	r2, [r7, #8]
 8004848:	429a      	cmp	r2, r3
 800484a:	d101      	bne.n	8004850 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800484c:	2301      	movs	r3, #1
 800484e:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8004850:	697b      	ldr	r3, [r7, #20]
}
 8004852:	4618      	mov	r0, r3
 8004854:	371c      	adds	r7, #28
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800485e:	b480      	push	{r7}
 8004860:	b083      	sub	sp, #12
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f103 0208 	add.w	r2, r3, #8
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004876:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	f103 0208 	add.w	r2, r3, #8
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f103 0208 	add.w	r2, r3, #8
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004892:	bf00      	nop
 8004894:	370c      	adds	r7, #12
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr

0800489e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048b8:	b480      	push	{r7}
 80048ba:	b085      	sub	sp, #20
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	689a      	ldr	r2, [r3, #8]
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	683a      	ldr	r2, [r7, #0]
 80048dc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	683a      	ldr	r2, [r7, #0]
 80048e2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	601a      	str	r2, [r3, #0]
}
 80048f4:	bf00      	nop
 80048f6:	3714      	adds	r7, #20
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004916:	d103      	bne.n	8004920 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	60fb      	str	r3, [r7, #12]
 800491e:	e00c      	b.n	800493a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	3308      	adds	r3, #8
 8004924:	60fb      	str	r3, [r7, #12]
 8004926:	e002      	b.n	800492e <vListInsert+0x2e>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	60fb      	str	r3, [r7, #12]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68ba      	ldr	r2, [r7, #8]
 8004936:	429a      	cmp	r2, r3
 8004938:	d2f6      	bcs.n	8004928 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	683a      	ldr	r2, [r7, #0]
 8004948:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	683a      	ldr	r2, [r7, #0]
 8004954:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	1c5a      	adds	r2, r3, #1
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	601a      	str	r2, [r3, #0]
}
 8004966:	bf00      	nop
 8004968:	3714      	adds	r7, #20
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004972:	b480      	push	{r7}
 8004974:	b085      	sub	sp, #20
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	691b      	ldr	r3, [r3, #16]
 800497e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	6892      	ldr	r2, [r2, #8]
 8004988:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	6852      	ldr	r2, [r2, #4]
 8004992:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	429a      	cmp	r2, r3
 800499c:	d103      	bne.n	80049a6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	689a      	ldr	r2, [r3, #8]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	1e5a      	subs	r2, r3, #1
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3714      	adds	r7, #20
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr
	...

080049c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10b      	bne.n	80049f4 <xQueueGenericReset+0x2c>
	__asm volatile
 80049dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049e0:	f383 8811 	msr	BASEPRI, r3
 80049e4:	f3bf 8f6f 	isb	sy
 80049e8:	f3bf 8f4f 	dsb	sy
 80049ec:	60bb      	str	r3, [r7, #8]
}
 80049ee:	bf00      	nop
 80049f0:	bf00      	nop
 80049f2:	e7fd      	b.n	80049f0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80049f4:	f002 f9d0 	bl	8006d98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a00:	68f9      	ldr	r1, [r7, #12]
 8004a02:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a04:	fb01 f303 	mul.w	r3, r1, r3
 8004a08:	441a      	add	r2, r3
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a24:	3b01      	subs	r3, #1
 8004a26:	68f9      	ldr	r1, [r7, #12]
 8004a28:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a2a:	fb01 f303 	mul.w	r3, r1, r3
 8004a2e:	441a      	add	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	22ff      	movs	r2, #255	@ 0xff
 8004a38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	22ff      	movs	r2, #255	@ 0xff
 8004a40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d114      	bne.n	8004a74 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d01a      	beq.n	8004a88 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	3310      	adds	r3, #16
 8004a56:	4618      	mov	r0, r3
 8004a58:	f001 f9ee 	bl	8005e38 <xTaskRemoveFromEventList>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d012      	beq.n	8004a88 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004a62:	4b0d      	ldr	r3, [pc, #52]	@ (8004a98 <xQueueGenericReset+0xd0>)
 8004a64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a68:	601a      	str	r2, [r3, #0]
 8004a6a:	f3bf 8f4f 	dsb	sy
 8004a6e:	f3bf 8f6f 	isb	sy
 8004a72:	e009      	b.n	8004a88 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	3310      	adds	r3, #16
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f7ff fef0 	bl	800485e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	3324      	adds	r3, #36	@ 0x24
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7ff feeb 	bl	800485e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004a88:	f002 f9b8 	bl	8006dfc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004a8c:	2301      	movs	r3, #1
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	e000ed04 	.word	0xe000ed04

08004a9c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b08e      	sub	sp, #56	@ 0x38
 8004aa0:	af02      	add	r7, sp, #8
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
 8004aa8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10b      	bne.n	8004ac8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab4:	f383 8811 	msr	BASEPRI, r3
 8004ab8:	f3bf 8f6f 	isb	sy
 8004abc:	f3bf 8f4f 	dsb	sy
 8004ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ac2:	bf00      	nop
 8004ac4:	bf00      	nop
 8004ac6:	e7fd      	b.n	8004ac4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10b      	bne.n	8004ae6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ad2:	f383 8811 	msr	BASEPRI, r3
 8004ad6:	f3bf 8f6f 	isb	sy
 8004ada:	f3bf 8f4f 	dsb	sy
 8004ade:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ae0:	bf00      	nop
 8004ae2:	bf00      	nop
 8004ae4:	e7fd      	b.n	8004ae2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d002      	beq.n	8004af2 <xQueueGenericCreateStatic+0x56>
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d001      	beq.n	8004af6 <xQueueGenericCreateStatic+0x5a>
 8004af2:	2301      	movs	r3, #1
 8004af4:	e000      	b.n	8004af8 <xQueueGenericCreateStatic+0x5c>
 8004af6:	2300      	movs	r3, #0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d10b      	bne.n	8004b14 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b00:	f383 8811 	msr	BASEPRI, r3
 8004b04:	f3bf 8f6f 	isb	sy
 8004b08:	f3bf 8f4f 	dsb	sy
 8004b0c:	623b      	str	r3, [r7, #32]
}
 8004b0e:	bf00      	nop
 8004b10:	bf00      	nop
 8004b12:	e7fd      	b.n	8004b10 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d102      	bne.n	8004b20 <xQueueGenericCreateStatic+0x84>
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d101      	bne.n	8004b24 <xQueueGenericCreateStatic+0x88>
 8004b20:	2301      	movs	r3, #1
 8004b22:	e000      	b.n	8004b26 <xQueueGenericCreateStatic+0x8a>
 8004b24:	2300      	movs	r3, #0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d10b      	bne.n	8004b42 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b2e:	f383 8811 	msr	BASEPRI, r3
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	61fb      	str	r3, [r7, #28]
}
 8004b3c:	bf00      	nop
 8004b3e:	bf00      	nop
 8004b40:	e7fd      	b.n	8004b3e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004b42:	2350      	movs	r3, #80	@ 0x50
 8004b44:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	2b50      	cmp	r3, #80	@ 0x50
 8004b4a:	d00b      	beq.n	8004b64 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b50:	f383 8811 	msr	BASEPRI, r3
 8004b54:	f3bf 8f6f 	isb	sy
 8004b58:	f3bf 8f4f 	dsb	sy
 8004b5c:	61bb      	str	r3, [r7, #24]
}
 8004b5e:	bf00      	nop
 8004b60:	bf00      	nop
 8004b62:	e7fd      	b.n	8004b60 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004b64:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004b6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00d      	beq.n	8004b8c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004b78:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b7e:	9300      	str	r3, [sp, #0]
 8004b80:	4613      	mov	r3, r2
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	68b9      	ldr	r1, [r7, #8]
 8004b86:	68f8      	ldr	r0, [r7, #12]
 8004b88:	f000 f840 	bl	8004c0c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3730      	adds	r7, #48	@ 0x30
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004b96:	b580      	push	{r7, lr}
 8004b98:	b08a      	sub	sp, #40	@ 0x28
 8004b9a:	af02      	add	r7, sp, #8
 8004b9c:	60f8      	str	r0, [r7, #12]
 8004b9e:	60b9      	str	r1, [r7, #8]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d10b      	bne.n	8004bc2 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bae:	f383 8811 	msr	BASEPRI, r3
 8004bb2:	f3bf 8f6f 	isb	sy
 8004bb6:	f3bf 8f4f 	dsb	sy
 8004bba:	613b      	str	r3, [r7, #16]
}
 8004bbc:	bf00      	nop
 8004bbe:	bf00      	nop
 8004bc0:	e7fd      	b.n	8004bbe <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	68ba      	ldr	r2, [r7, #8]
 8004bc6:	fb02 f303 	mul.w	r3, r2, r3
 8004bca:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	3350      	adds	r3, #80	@ 0x50
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f002 fa03 	bl	8006fdc <pvPortMalloc>
 8004bd6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d011      	beq.n	8004c02 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	3350      	adds	r3, #80	@ 0x50
 8004be6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004bf0:	79fa      	ldrb	r2, [r7, #7]
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	9300      	str	r3, [sp, #0]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	68b9      	ldr	r1, [r7, #8]
 8004bfc:	68f8      	ldr	r0, [r7, #12]
 8004bfe:	f000 f805 	bl	8004c0c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004c02:	69bb      	ldr	r3, [r7, #24]
	}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3720      	adds	r7, #32
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
 8004c18:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d103      	bne.n	8004c28 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	69ba      	ldr	r2, [r7, #24]
 8004c24:	601a      	str	r2, [r3, #0]
 8004c26:	e002      	b.n	8004c2e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004c3a:	2101      	movs	r1, #1
 8004c3c:	69b8      	ldr	r0, [r7, #24]
 8004c3e:	f7ff fec3 	bl	80049c8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	78fa      	ldrb	r2, [r7, #3]
 8004c46:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004c4a:	bf00      	nop
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}

08004c52 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004c52:	b580      	push	{r7, lr}
 8004c54:	b082      	sub	sp, #8
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00e      	beq.n	8004c7e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004c72:	2300      	movs	r3, #0
 8004c74:	2200      	movs	r2, #0
 8004c76:	2100      	movs	r1, #0
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f000 f81d 	bl	8004cb8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004c7e:	bf00      	nop
 8004c80:	3708      	adds	r7, #8
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b086      	sub	sp, #24
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004c90:	2301      	movs	r3, #1
 8004c92:	617b      	str	r3, [r7, #20]
 8004c94:	2300      	movs	r3, #0
 8004c96:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004c98:	79fb      	ldrb	r3, [r7, #7]
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	6939      	ldr	r1, [r7, #16]
 8004c9e:	6978      	ldr	r0, [r7, #20]
 8004ca0:	f7ff ff79 	bl	8004b96 <xQueueGenericCreate>
 8004ca4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f7ff ffd3 	bl	8004c52 <prvInitialiseMutex>

		return xNewQueue;
 8004cac:	68fb      	ldr	r3, [r7, #12]
	}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3718      	adds	r7, #24
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
	...

08004cb8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b08e      	sub	sp, #56	@ 0x38
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]
 8004cc4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d10b      	bne.n	8004cec <xQueueGenericSend+0x34>
	__asm volatile
 8004cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd8:	f383 8811 	msr	BASEPRI, r3
 8004cdc:	f3bf 8f6f 	isb	sy
 8004ce0:	f3bf 8f4f 	dsb	sy
 8004ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ce6:	bf00      	nop
 8004ce8:	bf00      	nop
 8004cea:	e7fd      	b.n	8004ce8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d103      	bne.n	8004cfa <xQueueGenericSend+0x42>
 8004cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d101      	bne.n	8004cfe <xQueueGenericSend+0x46>
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e000      	b.n	8004d00 <xQueueGenericSend+0x48>
 8004cfe:	2300      	movs	r3, #0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d10b      	bne.n	8004d1c <xQueueGenericSend+0x64>
	__asm volatile
 8004d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d08:	f383 8811 	msr	BASEPRI, r3
 8004d0c:	f3bf 8f6f 	isb	sy
 8004d10:	f3bf 8f4f 	dsb	sy
 8004d14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004d16:	bf00      	nop
 8004d18:	bf00      	nop
 8004d1a:	e7fd      	b.n	8004d18 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	d103      	bne.n	8004d2a <xQueueGenericSend+0x72>
 8004d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d101      	bne.n	8004d2e <xQueueGenericSend+0x76>
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e000      	b.n	8004d30 <xQueueGenericSend+0x78>
 8004d2e:	2300      	movs	r3, #0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d10b      	bne.n	8004d4c <xQueueGenericSend+0x94>
	__asm volatile
 8004d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d38:	f383 8811 	msr	BASEPRI, r3
 8004d3c:	f3bf 8f6f 	isb	sy
 8004d40:	f3bf 8f4f 	dsb	sy
 8004d44:	623b      	str	r3, [r7, #32]
}
 8004d46:	bf00      	nop
 8004d48:	bf00      	nop
 8004d4a:	e7fd      	b.n	8004d48 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d4c:	f001 fa9e 	bl	800628c <xTaskGetSchedulerState>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d102      	bne.n	8004d5c <xQueueGenericSend+0xa4>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d101      	bne.n	8004d60 <xQueueGenericSend+0xa8>
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e000      	b.n	8004d62 <xQueueGenericSend+0xaa>
 8004d60:	2300      	movs	r3, #0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d10b      	bne.n	8004d7e <xQueueGenericSend+0xc6>
	__asm volatile
 8004d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d6a:	f383 8811 	msr	BASEPRI, r3
 8004d6e:	f3bf 8f6f 	isb	sy
 8004d72:	f3bf 8f4f 	dsb	sy
 8004d76:	61fb      	str	r3, [r7, #28]
}
 8004d78:	bf00      	nop
 8004d7a:	bf00      	nop
 8004d7c:	e7fd      	b.n	8004d7a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d7e:	f002 f80b 	bl	8006d98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d302      	bcc.n	8004d94 <xQueueGenericSend+0xdc>
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d129      	bne.n	8004de8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004d94:	683a      	ldr	r2, [r7, #0]
 8004d96:	68b9      	ldr	r1, [r7, #8]
 8004d98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d9a:	f000 fa0f 	bl	80051bc <prvCopyDataToQueue>
 8004d9e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d010      	beq.n	8004dca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004daa:	3324      	adds	r3, #36	@ 0x24
 8004dac:	4618      	mov	r0, r3
 8004dae:	f001 f843 	bl	8005e38 <xTaskRemoveFromEventList>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d013      	beq.n	8004de0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004db8:	4b3f      	ldr	r3, [pc, #252]	@ (8004eb8 <xQueueGenericSend+0x200>)
 8004dba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004dbe:	601a      	str	r2, [r3, #0]
 8004dc0:	f3bf 8f4f 	dsb	sy
 8004dc4:	f3bf 8f6f 	isb	sy
 8004dc8:	e00a      	b.n	8004de0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d007      	beq.n	8004de0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004dd0:	4b39      	ldr	r3, [pc, #228]	@ (8004eb8 <xQueueGenericSend+0x200>)
 8004dd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004dd6:	601a      	str	r2, [r3, #0]
 8004dd8:	f3bf 8f4f 	dsb	sy
 8004ddc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004de0:	f002 f80c 	bl	8006dfc <vPortExitCritical>
				return pdPASS;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e063      	b.n	8004eb0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d103      	bne.n	8004df6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004dee:	f002 f805 	bl	8006dfc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004df2:	2300      	movs	r3, #0
 8004df4:	e05c      	b.n	8004eb0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004df6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d106      	bne.n	8004e0a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004dfc:	f107 0314 	add.w	r3, r7, #20
 8004e00:	4618      	mov	r0, r3
 8004e02:	f001 f8e1 	bl	8005fc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e06:	2301      	movs	r3, #1
 8004e08:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e0a:	f001 fff7 	bl	8006dfc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e0e:	f000 fda7 	bl	8005960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e12:	f001 ffc1 	bl	8006d98 <vPortEnterCritical>
 8004e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e1c:	b25b      	sxtb	r3, r3
 8004e1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e22:	d103      	bne.n	8004e2c <xQueueGenericSend+0x174>
 8004e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e26:	2200      	movs	r2, #0
 8004e28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e32:	b25b      	sxtb	r3, r3
 8004e34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e38:	d103      	bne.n	8004e42 <xQueueGenericSend+0x18a>
 8004e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e42:	f001 ffdb 	bl	8006dfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e46:	1d3a      	adds	r2, r7, #4
 8004e48:	f107 0314 	add.w	r3, r7, #20
 8004e4c:	4611      	mov	r1, r2
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f001 f8d0 	bl	8005ff4 <xTaskCheckForTimeOut>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d124      	bne.n	8004ea4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004e5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e5c:	f000 faa6 	bl	80053ac <prvIsQueueFull>
 8004e60:	4603      	mov	r3, r0
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d018      	beq.n	8004e98 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e68:	3310      	adds	r3, #16
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	4611      	mov	r1, r2
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f000 ff52 	bl	8005d18 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004e74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e76:	f000 fa31 	bl	80052dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004e7a:	f000 fd7f 	bl	800597c <xTaskResumeAll>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	f47f af7c 	bne.w	8004d7e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004e86:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb8 <xQueueGenericSend+0x200>)
 8004e88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e8c:	601a      	str	r2, [r3, #0]
 8004e8e:	f3bf 8f4f 	dsb	sy
 8004e92:	f3bf 8f6f 	isb	sy
 8004e96:	e772      	b.n	8004d7e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004e98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e9a:	f000 fa1f 	bl	80052dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e9e:	f000 fd6d 	bl	800597c <xTaskResumeAll>
 8004ea2:	e76c      	b.n	8004d7e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004ea4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ea6:	f000 fa19 	bl	80052dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004eaa:	f000 fd67 	bl	800597c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004eae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3738      	adds	r7, #56	@ 0x38
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	e000ed04 	.word	0xe000ed04

08004ebc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b090      	sub	sp, #64	@ 0x40
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
 8004ec8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d10b      	bne.n	8004eec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ed8:	f383 8811 	msr	BASEPRI, r3
 8004edc:	f3bf 8f6f 	isb	sy
 8004ee0:	f3bf 8f4f 	dsb	sy
 8004ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ee6:	bf00      	nop
 8004ee8:	bf00      	nop
 8004eea:	e7fd      	b.n	8004ee8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d103      	bne.n	8004efa <xQueueGenericSendFromISR+0x3e>
 8004ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d101      	bne.n	8004efe <xQueueGenericSendFromISR+0x42>
 8004efa:	2301      	movs	r3, #1
 8004efc:	e000      	b.n	8004f00 <xQueueGenericSendFromISR+0x44>
 8004efe:	2300      	movs	r3, #0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d10b      	bne.n	8004f1c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f08:	f383 8811 	msr	BASEPRI, r3
 8004f0c:	f3bf 8f6f 	isb	sy
 8004f10:	f3bf 8f4f 	dsb	sy
 8004f14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f16:	bf00      	nop
 8004f18:	bf00      	nop
 8004f1a:	e7fd      	b.n	8004f18 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d103      	bne.n	8004f2a <xQueueGenericSendFromISR+0x6e>
 8004f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d101      	bne.n	8004f2e <xQueueGenericSendFromISR+0x72>
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e000      	b.n	8004f30 <xQueueGenericSendFromISR+0x74>
 8004f2e:	2300      	movs	r3, #0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d10b      	bne.n	8004f4c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f38:	f383 8811 	msr	BASEPRI, r3
 8004f3c:	f3bf 8f6f 	isb	sy
 8004f40:	f3bf 8f4f 	dsb	sy
 8004f44:	623b      	str	r3, [r7, #32]
}
 8004f46:	bf00      	nop
 8004f48:	bf00      	nop
 8004f4a:	e7fd      	b.n	8004f48 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004f4c:	f002 f804 	bl	8006f58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004f50:	f3ef 8211 	mrs	r2, BASEPRI
 8004f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f58:	f383 8811 	msr	BASEPRI, r3
 8004f5c:	f3bf 8f6f 	isb	sy
 8004f60:	f3bf 8f4f 	dsb	sy
 8004f64:	61fa      	str	r2, [r7, #28]
 8004f66:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004f68:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f6a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d302      	bcc.n	8004f7e <xQueueGenericSendFromISR+0xc2>
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d12f      	bne.n	8004fde <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004f7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f80:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f8e:	683a      	ldr	r2, [r7, #0]
 8004f90:	68b9      	ldr	r1, [r7, #8]
 8004f92:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004f94:	f000 f912 	bl	80051bc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004f98:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004f9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fa0:	d112      	bne.n	8004fc8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d016      	beq.n	8004fd8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fac:	3324      	adds	r3, #36	@ 0x24
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f000 ff42 	bl	8005e38 <xTaskRemoveFromEventList>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d00e      	beq.n	8004fd8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d00b      	beq.n	8004fd8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	e007      	b.n	8004fd8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004fc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004fcc:	3301      	adds	r3, #1
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	b25a      	sxtb	r2, r3
 8004fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004fdc:	e001      	b.n	8004fe2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fe4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004fec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004fee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3740      	adds	r7, #64	@ 0x40
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b08c      	sub	sp, #48	@ 0x30
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005004:	2300      	movs	r3, #0
 8005006:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800500c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10b      	bne.n	800502a <xQueueReceive+0x32>
	__asm volatile
 8005012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005016:	f383 8811 	msr	BASEPRI, r3
 800501a:	f3bf 8f6f 	isb	sy
 800501e:	f3bf 8f4f 	dsb	sy
 8005022:	623b      	str	r3, [r7, #32]
}
 8005024:	bf00      	nop
 8005026:	bf00      	nop
 8005028:	e7fd      	b.n	8005026 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d103      	bne.n	8005038 <xQueueReceive+0x40>
 8005030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005034:	2b00      	cmp	r3, #0
 8005036:	d101      	bne.n	800503c <xQueueReceive+0x44>
 8005038:	2301      	movs	r3, #1
 800503a:	e000      	b.n	800503e <xQueueReceive+0x46>
 800503c:	2300      	movs	r3, #0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10b      	bne.n	800505a <xQueueReceive+0x62>
	__asm volatile
 8005042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005046:	f383 8811 	msr	BASEPRI, r3
 800504a:	f3bf 8f6f 	isb	sy
 800504e:	f3bf 8f4f 	dsb	sy
 8005052:	61fb      	str	r3, [r7, #28]
}
 8005054:	bf00      	nop
 8005056:	bf00      	nop
 8005058:	e7fd      	b.n	8005056 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800505a:	f001 f917 	bl	800628c <xTaskGetSchedulerState>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d102      	bne.n	800506a <xQueueReceive+0x72>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d101      	bne.n	800506e <xQueueReceive+0x76>
 800506a:	2301      	movs	r3, #1
 800506c:	e000      	b.n	8005070 <xQueueReceive+0x78>
 800506e:	2300      	movs	r3, #0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d10b      	bne.n	800508c <xQueueReceive+0x94>
	__asm volatile
 8005074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005078:	f383 8811 	msr	BASEPRI, r3
 800507c:	f3bf 8f6f 	isb	sy
 8005080:	f3bf 8f4f 	dsb	sy
 8005084:	61bb      	str	r3, [r7, #24]
}
 8005086:	bf00      	nop
 8005088:	bf00      	nop
 800508a:	e7fd      	b.n	8005088 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800508c:	f001 fe84 	bl	8006d98 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005094:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005098:	2b00      	cmp	r3, #0
 800509a:	d01f      	beq.n	80050dc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800509c:	68b9      	ldr	r1, [r7, #8]
 800509e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050a0:	f000 f8f6 	bl	8005290 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80050a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a6:	1e5a      	subs	r2, r3, #1
 80050a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050aa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00f      	beq.n	80050d4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b6:	3310      	adds	r3, #16
 80050b8:	4618      	mov	r0, r3
 80050ba:	f000 febd 	bl	8005e38 <xTaskRemoveFromEventList>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d007      	beq.n	80050d4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80050c4:	4b3c      	ldr	r3, [pc, #240]	@ (80051b8 <xQueueReceive+0x1c0>)
 80050c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050ca:	601a      	str	r2, [r3, #0]
 80050cc:	f3bf 8f4f 	dsb	sy
 80050d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80050d4:	f001 fe92 	bl	8006dfc <vPortExitCritical>
				return pdPASS;
 80050d8:	2301      	movs	r3, #1
 80050da:	e069      	b.n	80051b0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d103      	bne.n	80050ea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050e2:	f001 fe8b 	bl	8006dfc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80050e6:	2300      	movs	r3, #0
 80050e8:	e062      	b.n	80051b0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d106      	bne.n	80050fe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050f0:	f107 0310 	add.w	r3, r7, #16
 80050f4:	4618      	mov	r0, r3
 80050f6:	f000 ff67 	bl	8005fc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050fa:	2301      	movs	r3, #1
 80050fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050fe:	f001 fe7d 	bl	8006dfc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005102:	f000 fc2d 	bl	8005960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005106:	f001 fe47 	bl	8006d98 <vPortEnterCritical>
 800510a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800510c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005110:	b25b      	sxtb	r3, r3
 8005112:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005116:	d103      	bne.n	8005120 <xQueueReceive+0x128>
 8005118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511a:	2200      	movs	r2, #0
 800511c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005122:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005126:	b25b      	sxtb	r3, r3
 8005128:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800512c:	d103      	bne.n	8005136 <xQueueReceive+0x13e>
 800512e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005130:	2200      	movs	r2, #0
 8005132:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005136:	f001 fe61 	bl	8006dfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800513a:	1d3a      	adds	r2, r7, #4
 800513c:	f107 0310 	add.w	r3, r7, #16
 8005140:	4611      	mov	r1, r2
 8005142:	4618      	mov	r0, r3
 8005144:	f000 ff56 	bl	8005ff4 <xTaskCheckForTimeOut>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d123      	bne.n	8005196 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800514e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005150:	f000 f916 	bl	8005380 <prvIsQueueEmpty>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d017      	beq.n	800518a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800515a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800515c:	3324      	adds	r3, #36	@ 0x24
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	4611      	mov	r1, r2
 8005162:	4618      	mov	r0, r3
 8005164:	f000 fdd8 	bl	8005d18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005168:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800516a:	f000 f8b7 	bl	80052dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800516e:	f000 fc05 	bl	800597c <xTaskResumeAll>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d189      	bne.n	800508c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005178:	4b0f      	ldr	r3, [pc, #60]	@ (80051b8 <xQueueReceive+0x1c0>)
 800517a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800517e:	601a      	str	r2, [r3, #0]
 8005180:	f3bf 8f4f 	dsb	sy
 8005184:	f3bf 8f6f 	isb	sy
 8005188:	e780      	b.n	800508c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800518a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800518c:	f000 f8a6 	bl	80052dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005190:	f000 fbf4 	bl	800597c <xTaskResumeAll>
 8005194:	e77a      	b.n	800508c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005196:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005198:	f000 f8a0 	bl	80052dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800519c:	f000 fbee 	bl	800597c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80051a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051a2:	f000 f8ed 	bl	8005380 <prvIsQueueEmpty>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f43f af6f 	beq.w	800508c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80051ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3730      	adds	r7, #48	@ 0x30
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	e000ed04 	.word	0xe000ed04

080051bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80051c8:	2300      	movs	r3, #0
 80051ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d10d      	bne.n	80051f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d14d      	bne.n	800527e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f001 f86e 	bl	80062c8 <xTaskPriorityDisinherit>
 80051ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2200      	movs	r2, #0
 80051f2:	609a      	str	r2, [r3, #8]
 80051f4:	e043      	b.n	800527e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d119      	bne.n	8005230 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6858      	ldr	r0, [r3, #4]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005204:	461a      	mov	r2, r3
 8005206:	68b9      	ldr	r1, [r7, #8]
 8005208:	f002 f962 	bl	80074d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	685a      	ldr	r2, [r3, #4]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005214:	441a      	add	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	429a      	cmp	r2, r3
 8005224:	d32b      	bcc.n	800527e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	605a      	str	r2, [r3, #4]
 800522e:	e026      	b.n	800527e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	68d8      	ldr	r0, [r3, #12]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005238:	461a      	mov	r2, r3
 800523a:	68b9      	ldr	r1, [r7, #8]
 800523c:	f002 f948 	bl	80074d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	68da      	ldr	r2, [r3, #12]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005248:	425b      	negs	r3, r3
 800524a:	441a      	add	r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	68da      	ldr	r2, [r3, #12]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	429a      	cmp	r2, r3
 800525a:	d207      	bcs.n	800526c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	689a      	ldr	r2, [r3, #8]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005264:	425b      	negs	r3, r3
 8005266:	441a      	add	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b02      	cmp	r3, #2
 8005270:	d105      	bne.n	800527e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d002      	beq.n	800527e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	3b01      	subs	r3, #1
 800527c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	1c5a      	adds	r2, r3, #1
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005286:	697b      	ldr	r3, [r7, #20]
}
 8005288:	4618      	mov	r0, r3
 800528a:	3718      	adds	r7, #24
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d018      	beq.n	80052d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	68da      	ldr	r2, [r3, #12]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052aa:	441a      	add	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	68da      	ldr	r2, [r3, #12]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d303      	bcc.n	80052c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	68d9      	ldr	r1, [r3, #12]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052cc:	461a      	mov	r2, r3
 80052ce:	6838      	ldr	r0, [r7, #0]
 80052d0:	f002 f8fe 	bl	80074d0 <memcpy>
	}
}
 80052d4:	bf00      	nop
 80052d6:	3708      	adds	r7, #8
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80052e4:	f001 fd58 	bl	8006d98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80052f0:	e011      	b.n	8005316 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d012      	beq.n	8005320 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	3324      	adds	r3, #36	@ 0x24
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 fd9a 	bl	8005e38 <xTaskRemoveFromEventList>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d001      	beq.n	800530e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800530a:	f000 fed7 	bl	80060bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800530e:	7bfb      	ldrb	r3, [r7, #15]
 8005310:	3b01      	subs	r3, #1
 8005312:	b2db      	uxtb	r3, r3
 8005314:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800531a:	2b00      	cmp	r3, #0
 800531c:	dce9      	bgt.n	80052f2 <prvUnlockQueue+0x16>
 800531e:	e000      	b.n	8005322 <prvUnlockQueue+0x46>
					break;
 8005320:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	22ff      	movs	r2, #255	@ 0xff
 8005326:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800532a:	f001 fd67 	bl	8006dfc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800532e:	f001 fd33 	bl	8006d98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005338:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800533a:	e011      	b.n	8005360 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d012      	beq.n	800536a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	3310      	adds	r3, #16
 8005348:	4618      	mov	r0, r3
 800534a:	f000 fd75 	bl	8005e38 <xTaskRemoveFromEventList>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005354:	f000 feb2 	bl	80060bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005358:	7bbb      	ldrb	r3, [r7, #14]
 800535a:	3b01      	subs	r3, #1
 800535c:	b2db      	uxtb	r3, r3
 800535e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005360:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005364:	2b00      	cmp	r3, #0
 8005366:	dce9      	bgt.n	800533c <prvUnlockQueue+0x60>
 8005368:	e000      	b.n	800536c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800536a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	22ff      	movs	r2, #255	@ 0xff
 8005370:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005374:	f001 fd42 	bl	8006dfc <vPortExitCritical>
}
 8005378:	bf00      	nop
 800537a:	3710      	adds	r7, #16
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005388:	f001 fd06 	bl	8006d98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005390:	2b00      	cmp	r3, #0
 8005392:	d102      	bne.n	800539a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005394:	2301      	movs	r3, #1
 8005396:	60fb      	str	r3, [r7, #12]
 8005398:	e001      	b.n	800539e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800539a:	2300      	movs	r3, #0
 800539c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800539e:	f001 fd2d 	bl	8006dfc <vPortExitCritical>

	return xReturn;
 80053a2:	68fb      	ldr	r3, [r7, #12]
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3710      	adds	r7, #16
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}

080053ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b084      	sub	sp, #16
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80053b4:	f001 fcf0 	bl	8006d98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d102      	bne.n	80053ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80053c4:	2301      	movs	r3, #1
 80053c6:	60fb      	str	r3, [r7, #12]
 80053c8:	e001      	b.n	80053ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80053ca:	2300      	movs	r3, #0
 80053cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80053ce:	f001 fd15 	bl	8006dfc <vPortExitCritical>

	return xReturn;
 80053d2:	68fb      	ldr	r3, [r7, #12]
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3710      	adds	r7, #16
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80053dc:	b480      	push	{r7}
 80053de:	b085      	sub	sp, #20
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80053e6:	2300      	movs	r3, #0
 80053e8:	60fb      	str	r3, [r7, #12]
 80053ea:	e014      	b.n	8005416 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80053ec:	4a0f      	ldr	r2, [pc, #60]	@ (800542c <vQueueAddToRegistry+0x50>)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d10b      	bne.n	8005410 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80053f8:	490c      	ldr	r1, [pc, #48]	@ (800542c <vQueueAddToRegistry+0x50>)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	683a      	ldr	r2, [r7, #0]
 80053fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005402:	4a0a      	ldr	r2, [pc, #40]	@ (800542c <vQueueAddToRegistry+0x50>)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	00db      	lsls	r3, r3, #3
 8005408:	4413      	add	r3, r2
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800540e:	e006      	b.n	800541e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	3301      	adds	r3, #1
 8005414:	60fb      	str	r3, [r7, #12]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2b07      	cmp	r3, #7
 800541a:	d9e7      	bls.n	80053ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800541c:	bf00      	nop
 800541e:	bf00      	nop
 8005420:	3714      	adds	r7, #20
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	20000934 	.word	0x20000934

08005430 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005430:	b580      	push	{r7, lr}
 8005432:	b086      	sub	sp, #24
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005440:	f001 fcaa 	bl	8006d98 <vPortEnterCritical>
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800544a:	b25b      	sxtb	r3, r3
 800544c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005450:	d103      	bne.n	800545a <vQueueWaitForMessageRestricted+0x2a>
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	2200      	movs	r2, #0
 8005456:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005460:	b25b      	sxtb	r3, r3
 8005462:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005466:	d103      	bne.n	8005470 <vQueueWaitForMessageRestricted+0x40>
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	2200      	movs	r2, #0
 800546c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005470:	f001 fcc4 	bl	8006dfc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005478:	2b00      	cmp	r3, #0
 800547a:	d106      	bne.n	800548a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	3324      	adds	r3, #36	@ 0x24
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	68b9      	ldr	r1, [r7, #8]
 8005484:	4618      	mov	r0, r3
 8005486:	f000 fcab 	bl	8005de0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800548a:	6978      	ldr	r0, [r7, #20]
 800548c:	f7ff ff26 	bl	80052dc <prvUnlockQueue>
	}
 8005490:	bf00      	nop
 8005492:	3718      	adds	r7, #24
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005498:	b580      	push	{r7, lr}
 800549a:	b08e      	sub	sp, #56	@ 0x38
 800549c:	af04      	add	r7, sp, #16
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	607a      	str	r2, [r7, #4]
 80054a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80054a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d10b      	bne.n	80054c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80054ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054b0:	f383 8811 	msr	BASEPRI, r3
 80054b4:	f3bf 8f6f 	isb	sy
 80054b8:	f3bf 8f4f 	dsb	sy
 80054bc:	623b      	str	r3, [r7, #32]
}
 80054be:	bf00      	nop
 80054c0:	bf00      	nop
 80054c2:	e7fd      	b.n	80054c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80054c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d10b      	bne.n	80054e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80054ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ce:	f383 8811 	msr	BASEPRI, r3
 80054d2:	f3bf 8f6f 	isb	sy
 80054d6:	f3bf 8f4f 	dsb	sy
 80054da:	61fb      	str	r3, [r7, #28]
}
 80054dc:	bf00      	nop
 80054de:	bf00      	nop
 80054e0:	e7fd      	b.n	80054de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80054e2:	23a8      	movs	r3, #168	@ 0xa8
 80054e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	2ba8      	cmp	r3, #168	@ 0xa8
 80054ea:	d00b      	beq.n	8005504 <xTaskCreateStatic+0x6c>
	__asm volatile
 80054ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f0:	f383 8811 	msr	BASEPRI, r3
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	f3bf 8f4f 	dsb	sy
 80054fc:	61bb      	str	r3, [r7, #24]
}
 80054fe:	bf00      	nop
 8005500:	bf00      	nop
 8005502:	e7fd      	b.n	8005500 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005504:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005508:	2b00      	cmp	r3, #0
 800550a:	d01e      	beq.n	800554a <xTaskCreateStatic+0xb2>
 800550c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800550e:	2b00      	cmp	r3, #0
 8005510:	d01b      	beq.n	800554a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005514:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005518:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800551a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800551c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800551e:	2202      	movs	r2, #2
 8005520:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005524:	2300      	movs	r3, #0
 8005526:	9303      	str	r3, [sp, #12]
 8005528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552a:	9302      	str	r3, [sp, #8]
 800552c:	f107 0314 	add.w	r3, r7, #20
 8005530:	9301      	str	r3, [sp, #4]
 8005532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005534:	9300      	str	r3, [sp, #0]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	68b9      	ldr	r1, [r7, #8]
 800553c:	68f8      	ldr	r0, [r7, #12]
 800553e:	f000 f851 	bl	80055e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005542:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005544:	f000 f8f6 	bl	8005734 <prvAddNewTaskToReadyList>
 8005548:	e001      	b.n	800554e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800554a:	2300      	movs	r3, #0
 800554c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800554e:	697b      	ldr	r3, [r7, #20]
	}
 8005550:	4618      	mov	r0, r3
 8005552:	3728      	adds	r7, #40	@ 0x28
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005558:	b580      	push	{r7, lr}
 800555a:	b08c      	sub	sp, #48	@ 0x30
 800555c:	af04      	add	r7, sp, #16
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	603b      	str	r3, [r7, #0]
 8005564:	4613      	mov	r3, r2
 8005566:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005568:	88fb      	ldrh	r3, [r7, #6]
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	4618      	mov	r0, r3
 800556e:	f001 fd35 	bl	8006fdc <pvPortMalloc>
 8005572:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00e      	beq.n	8005598 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800557a:	20a8      	movs	r0, #168	@ 0xa8
 800557c:	f001 fd2e 	bl	8006fdc <pvPortMalloc>
 8005580:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d003      	beq.n	8005590 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005588:	69fb      	ldr	r3, [r7, #28]
 800558a:	697a      	ldr	r2, [r7, #20]
 800558c:	631a      	str	r2, [r3, #48]	@ 0x30
 800558e:	e005      	b.n	800559c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005590:	6978      	ldr	r0, [r7, #20]
 8005592:	f001 fdf1 	bl	8007178 <vPortFree>
 8005596:	e001      	b.n	800559c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005598:	2300      	movs	r3, #0
 800559a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d017      	beq.n	80055d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80055aa:	88fa      	ldrh	r2, [r7, #6]
 80055ac:	2300      	movs	r3, #0
 80055ae:	9303      	str	r3, [sp, #12]
 80055b0:	69fb      	ldr	r3, [r7, #28]
 80055b2:	9302      	str	r3, [sp, #8]
 80055b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055b6:	9301      	str	r3, [sp, #4]
 80055b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ba:	9300      	str	r3, [sp, #0]
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	68b9      	ldr	r1, [r7, #8]
 80055c0:	68f8      	ldr	r0, [r7, #12]
 80055c2:	f000 f80f 	bl	80055e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80055c6:	69f8      	ldr	r0, [r7, #28]
 80055c8:	f000 f8b4 	bl	8005734 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80055cc:	2301      	movs	r3, #1
 80055ce:	61bb      	str	r3, [r7, #24]
 80055d0:	e002      	b.n	80055d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80055d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80055d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80055d8:	69bb      	ldr	r3, [r7, #24]
	}
 80055da:	4618      	mov	r0, r3
 80055dc:	3720      	adds	r7, #32
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
	...

080055e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b088      	sub	sp, #32
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	607a      	str	r2, [r7, #4]
 80055f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80055f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055f4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	461a      	mov	r2, r3
 80055fc:	21a5      	movs	r1, #165	@ 0xa5
 80055fe:	f001 fedb 	bl	80073b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005604:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800560c:	3b01      	subs	r3, #1
 800560e:	009b      	lsls	r3, r3, #2
 8005610:	4413      	add	r3, r2
 8005612:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005614:	69bb      	ldr	r3, [r7, #24]
 8005616:	f023 0307 	bic.w	r3, r3, #7
 800561a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800561c:	69bb      	ldr	r3, [r7, #24]
 800561e:	f003 0307 	and.w	r3, r3, #7
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00b      	beq.n	800563e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800562a:	f383 8811 	msr	BASEPRI, r3
 800562e:	f3bf 8f6f 	isb	sy
 8005632:	f3bf 8f4f 	dsb	sy
 8005636:	617b      	str	r3, [r7, #20]
}
 8005638:	bf00      	nop
 800563a:	bf00      	nop
 800563c:	e7fd      	b.n	800563a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d01f      	beq.n	8005684 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005644:	2300      	movs	r3, #0
 8005646:	61fb      	str	r3, [r7, #28]
 8005648:	e012      	b.n	8005670 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800564a:	68ba      	ldr	r2, [r7, #8]
 800564c:	69fb      	ldr	r3, [r7, #28]
 800564e:	4413      	add	r3, r2
 8005650:	7819      	ldrb	r1, [r3, #0]
 8005652:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	4413      	add	r3, r2
 8005658:	3334      	adds	r3, #52	@ 0x34
 800565a:	460a      	mov	r2, r1
 800565c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800565e:	68ba      	ldr	r2, [r7, #8]
 8005660:	69fb      	ldr	r3, [r7, #28]
 8005662:	4413      	add	r3, r2
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d006      	beq.n	8005678 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	3301      	adds	r3, #1
 800566e:	61fb      	str	r3, [r7, #28]
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	2b0f      	cmp	r3, #15
 8005674:	d9e9      	bls.n	800564a <prvInitialiseNewTask+0x66>
 8005676:	e000      	b.n	800567a <prvInitialiseNewTask+0x96>
			{
				break;
 8005678:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800567a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567c:	2200      	movs	r2, #0
 800567e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005682:	e003      	b.n	800568c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005686:	2200      	movs	r2, #0
 8005688:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800568c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568e:	2b37      	cmp	r3, #55	@ 0x37
 8005690:	d901      	bls.n	8005696 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005692:	2337      	movs	r3, #55	@ 0x37
 8005694:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005698:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800569a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800569c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056a0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80056a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a4:	2200      	movs	r2, #0
 80056a6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80056a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056aa:	3304      	adds	r3, #4
 80056ac:	4618      	mov	r0, r3
 80056ae:	f7ff f8f6 	bl	800489e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80056b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b4:	3318      	adds	r3, #24
 80056b6:	4618      	mov	r0, r3
 80056b8:	f7ff f8f1 	bl	800489e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80056bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80056c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80056cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80056d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d4:	2200      	movs	r2, #0
 80056d6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80056da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80056e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e4:	3354      	adds	r3, #84	@ 0x54
 80056e6:	224c      	movs	r2, #76	@ 0x4c
 80056e8:	2100      	movs	r1, #0
 80056ea:	4618      	mov	r0, r3
 80056ec:	f001 fe64 	bl	80073b8 <memset>
 80056f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f2:	4a0d      	ldr	r2, [pc, #52]	@ (8005728 <prvInitialiseNewTask+0x144>)
 80056f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80056f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f8:	4a0c      	ldr	r2, [pc, #48]	@ (800572c <prvInitialiseNewTask+0x148>)
 80056fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80056fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fe:	4a0c      	ldr	r2, [pc, #48]	@ (8005730 <prvInitialiseNewTask+0x14c>)
 8005700:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005702:	683a      	ldr	r2, [r7, #0]
 8005704:	68f9      	ldr	r1, [r7, #12]
 8005706:	69b8      	ldr	r0, [r7, #24]
 8005708:	f001 fa14 	bl	8006b34 <pxPortInitialiseStack>
 800570c:	4602      	mov	r2, r0
 800570e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005710:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005714:	2b00      	cmp	r3, #0
 8005716:	d002      	beq.n	800571e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800571a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800571c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800571e:	bf00      	nop
 8005720:	3720      	adds	r7, #32
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	20001f68 	.word	0x20001f68
 800572c:	20001fd0 	.word	0x20001fd0
 8005730:	20002038 	.word	0x20002038

08005734 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800573c:	f001 fb2c 	bl	8006d98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005740:	4b2d      	ldr	r3, [pc, #180]	@ (80057f8 <prvAddNewTaskToReadyList+0xc4>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	3301      	adds	r3, #1
 8005746:	4a2c      	ldr	r2, [pc, #176]	@ (80057f8 <prvAddNewTaskToReadyList+0xc4>)
 8005748:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800574a:	4b2c      	ldr	r3, [pc, #176]	@ (80057fc <prvAddNewTaskToReadyList+0xc8>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d109      	bne.n	8005766 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005752:	4a2a      	ldr	r2, [pc, #168]	@ (80057fc <prvAddNewTaskToReadyList+0xc8>)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005758:	4b27      	ldr	r3, [pc, #156]	@ (80057f8 <prvAddNewTaskToReadyList+0xc4>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d110      	bne.n	8005782 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005760:	f000 fcd0 	bl	8006104 <prvInitialiseTaskLists>
 8005764:	e00d      	b.n	8005782 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005766:	4b26      	ldr	r3, [pc, #152]	@ (8005800 <prvAddNewTaskToReadyList+0xcc>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d109      	bne.n	8005782 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800576e:	4b23      	ldr	r3, [pc, #140]	@ (80057fc <prvAddNewTaskToReadyList+0xc8>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005778:	429a      	cmp	r2, r3
 800577a:	d802      	bhi.n	8005782 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800577c:	4a1f      	ldr	r2, [pc, #124]	@ (80057fc <prvAddNewTaskToReadyList+0xc8>)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005782:	4b20      	ldr	r3, [pc, #128]	@ (8005804 <prvAddNewTaskToReadyList+0xd0>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	3301      	adds	r3, #1
 8005788:	4a1e      	ldr	r2, [pc, #120]	@ (8005804 <prvAddNewTaskToReadyList+0xd0>)
 800578a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800578c:	4b1d      	ldr	r3, [pc, #116]	@ (8005804 <prvAddNewTaskToReadyList+0xd0>)
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005798:	4b1b      	ldr	r3, [pc, #108]	@ (8005808 <prvAddNewTaskToReadyList+0xd4>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	429a      	cmp	r2, r3
 800579e:	d903      	bls.n	80057a8 <prvAddNewTaskToReadyList+0x74>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a4:	4a18      	ldr	r2, [pc, #96]	@ (8005808 <prvAddNewTaskToReadyList+0xd4>)
 80057a6:	6013      	str	r3, [r2, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057ac:	4613      	mov	r3, r2
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	4413      	add	r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	4a15      	ldr	r2, [pc, #84]	@ (800580c <prvAddNewTaskToReadyList+0xd8>)
 80057b6:	441a      	add	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	3304      	adds	r3, #4
 80057bc:	4619      	mov	r1, r3
 80057be:	4610      	mov	r0, r2
 80057c0:	f7ff f87a 	bl	80048b8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80057c4:	f001 fb1a 	bl	8006dfc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80057c8:	4b0d      	ldr	r3, [pc, #52]	@ (8005800 <prvAddNewTaskToReadyList+0xcc>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00e      	beq.n	80057ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80057d0:	4b0a      	ldr	r3, [pc, #40]	@ (80057fc <prvAddNewTaskToReadyList+0xc8>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057da:	429a      	cmp	r2, r3
 80057dc:	d207      	bcs.n	80057ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80057de:	4b0c      	ldr	r3, [pc, #48]	@ (8005810 <prvAddNewTaskToReadyList+0xdc>)
 80057e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057e4:	601a      	str	r2, [r3, #0]
 80057e6:	f3bf 8f4f 	dsb	sy
 80057ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057ee:	bf00      	nop
 80057f0:	3708      	adds	r7, #8
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	20000e48 	.word	0x20000e48
 80057fc:	20000974 	.word	0x20000974
 8005800:	20000e54 	.word	0x20000e54
 8005804:	20000e64 	.word	0x20000e64
 8005808:	20000e50 	.word	0x20000e50
 800580c:	20000978 	.word	0x20000978
 8005810:	e000ed04 	.word	0xe000ed04

08005814 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800581c:	2300      	movs	r3, #0
 800581e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d018      	beq.n	8005858 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005826:	4b14      	ldr	r3, [pc, #80]	@ (8005878 <vTaskDelay+0x64>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00b      	beq.n	8005846 <vTaskDelay+0x32>
	__asm volatile
 800582e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005832:	f383 8811 	msr	BASEPRI, r3
 8005836:	f3bf 8f6f 	isb	sy
 800583a:	f3bf 8f4f 	dsb	sy
 800583e:	60bb      	str	r3, [r7, #8]
}
 8005840:	bf00      	nop
 8005842:	bf00      	nop
 8005844:	e7fd      	b.n	8005842 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005846:	f000 f88b 	bl	8005960 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800584a:	2100      	movs	r1, #0
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 fdc3 	bl	80063d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005852:	f000 f893 	bl	800597c <xTaskResumeAll>
 8005856:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d107      	bne.n	800586e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800585e:	4b07      	ldr	r3, [pc, #28]	@ (800587c <vTaskDelay+0x68>)
 8005860:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005864:	601a      	str	r2, [r3, #0]
 8005866:	f3bf 8f4f 	dsb	sy
 800586a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800586e:	bf00      	nop
 8005870:	3710      	adds	r7, #16
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
 8005876:	bf00      	nop
 8005878:	20000e70 	.word	0x20000e70
 800587c:	e000ed04 	.word	0xe000ed04

08005880 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b08a      	sub	sp, #40	@ 0x28
 8005884:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005886:	2300      	movs	r3, #0
 8005888:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800588a:	2300      	movs	r3, #0
 800588c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800588e:	463a      	mov	r2, r7
 8005890:	1d39      	adds	r1, r7, #4
 8005892:	f107 0308 	add.w	r3, r7, #8
 8005896:	4618      	mov	r0, r3
 8005898:	f7fe fdda 	bl	8004450 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800589c:	6839      	ldr	r1, [r7, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68ba      	ldr	r2, [r7, #8]
 80058a2:	9202      	str	r2, [sp, #8]
 80058a4:	9301      	str	r3, [sp, #4]
 80058a6:	2300      	movs	r3, #0
 80058a8:	9300      	str	r3, [sp, #0]
 80058aa:	2300      	movs	r3, #0
 80058ac:	460a      	mov	r2, r1
 80058ae:	4924      	ldr	r1, [pc, #144]	@ (8005940 <vTaskStartScheduler+0xc0>)
 80058b0:	4824      	ldr	r0, [pc, #144]	@ (8005944 <vTaskStartScheduler+0xc4>)
 80058b2:	f7ff fdf1 	bl	8005498 <xTaskCreateStatic>
 80058b6:	4603      	mov	r3, r0
 80058b8:	4a23      	ldr	r2, [pc, #140]	@ (8005948 <vTaskStartScheduler+0xc8>)
 80058ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80058bc:	4b22      	ldr	r3, [pc, #136]	@ (8005948 <vTaskStartScheduler+0xc8>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d002      	beq.n	80058ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80058c4:	2301      	movs	r3, #1
 80058c6:	617b      	str	r3, [r7, #20]
 80058c8:	e001      	b.n	80058ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80058ca:	2300      	movs	r3, #0
 80058cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d102      	bne.n	80058da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80058d4:	f000 fdd4 	bl	8006480 <xTimerCreateTimerTask>
 80058d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d11b      	bne.n	8005918 <vTaskStartScheduler+0x98>
	__asm volatile
 80058e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058e4:	f383 8811 	msr	BASEPRI, r3
 80058e8:	f3bf 8f6f 	isb	sy
 80058ec:	f3bf 8f4f 	dsb	sy
 80058f0:	613b      	str	r3, [r7, #16]
}
 80058f2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80058f4:	4b15      	ldr	r3, [pc, #84]	@ (800594c <vTaskStartScheduler+0xcc>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	3354      	adds	r3, #84	@ 0x54
 80058fa:	4a15      	ldr	r2, [pc, #84]	@ (8005950 <vTaskStartScheduler+0xd0>)
 80058fc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80058fe:	4b15      	ldr	r3, [pc, #84]	@ (8005954 <vTaskStartScheduler+0xd4>)
 8005900:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005904:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005906:	4b14      	ldr	r3, [pc, #80]	@ (8005958 <vTaskStartScheduler+0xd8>)
 8005908:	2201      	movs	r2, #1
 800590a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800590c:	4b13      	ldr	r3, [pc, #76]	@ (800595c <vTaskStartScheduler+0xdc>)
 800590e:	2200      	movs	r2, #0
 8005910:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005912:	f001 f99d 	bl	8006c50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005916:	e00f      	b.n	8005938 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800591e:	d10b      	bne.n	8005938 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005924:	f383 8811 	msr	BASEPRI, r3
 8005928:	f3bf 8f6f 	isb	sy
 800592c:	f3bf 8f4f 	dsb	sy
 8005930:	60fb      	str	r3, [r7, #12]
}
 8005932:	bf00      	nop
 8005934:	bf00      	nop
 8005936:	e7fd      	b.n	8005934 <vTaskStartScheduler+0xb4>
}
 8005938:	bf00      	nop
 800593a:	3718      	adds	r7, #24
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}
 8005940:	080075fc 	.word	0x080075fc
 8005944:	080060d5 	.word	0x080060d5
 8005948:	20000e6c 	.word	0x20000e6c
 800594c:	20000974 	.word	0x20000974
 8005950:	20000010 	.word	0x20000010
 8005954:	20000e68 	.word	0x20000e68
 8005958:	20000e54 	.word	0x20000e54
 800595c:	20000e4c 	.word	0x20000e4c

08005960 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005960:	b480      	push	{r7}
 8005962:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005964:	4b04      	ldr	r3, [pc, #16]	@ (8005978 <vTaskSuspendAll+0x18>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	3301      	adds	r3, #1
 800596a:	4a03      	ldr	r2, [pc, #12]	@ (8005978 <vTaskSuspendAll+0x18>)
 800596c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800596e:	bf00      	nop
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr
 8005978:	20000e70 	.word	0x20000e70

0800597c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b084      	sub	sp, #16
 8005980:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005982:	2300      	movs	r3, #0
 8005984:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005986:	2300      	movs	r3, #0
 8005988:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800598a:	4b42      	ldr	r3, [pc, #264]	@ (8005a94 <xTaskResumeAll+0x118>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d10b      	bne.n	80059aa <xTaskResumeAll+0x2e>
	__asm volatile
 8005992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005996:	f383 8811 	msr	BASEPRI, r3
 800599a:	f3bf 8f6f 	isb	sy
 800599e:	f3bf 8f4f 	dsb	sy
 80059a2:	603b      	str	r3, [r7, #0]
}
 80059a4:	bf00      	nop
 80059a6:	bf00      	nop
 80059a8:	e7fd      	b.n	80059a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80059aa:	f001 f9f5 	bl	8006d98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80059ae:	4b39      	ldr	r3, [pc, #228]	@ (8005a94 <xTaskResumeAll+0x118>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	3b01      	subs	r3, #1
 80059b4:	4a37      	ldr	r2, [pc, #220]	@ (8005a94 <xTaskResumeAll+0x118>)
 80059b6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059b8:	4b36      	ldr	r3, [pc, #216]	@ (8005a94 <xTaskResumeAll+0x118>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d162      	bne.n	8005a86 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80059c0:	4b35      	ldr	r3, [pc, #212]	@ (8005a98 <xTaskResumeAll+0x11c>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d05e      	beq.n	8005a86 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80059c8:	e02f      	b.n	8005a2a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059ca:	4b34      	ldr	r3, [pc, #208]	@ (8005a9c <xTaskResumeAll+0x120>)
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	3318      	adds	r3, #24
 80059d6:	4618      	mov	r0, r3
 80059d8:	f7fe ffcb 	bl	8004972 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	3304      	adds	r3, #4
 80059e0:	4618      	mov	r0, r3
 80059e2:	f7fe ffc6 	bl	8004972 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ea:	4b2d      	ldr	r3, [pc, #180]	@ (8005aa0 <xTaskResumeAll+0x124>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d903      	bls.n	80059fa <xTaskResumeAll+0x7e>
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f6:	4a2a      	ldr	r2, [pc, #168]	@ (8005aa0 <xTaskResumeAll+0x124>)
 80059f8:	6013      	str	r3, [r2, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059fe:	4613      	mov	r3, r2
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	4413      	add	r3, r2
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	4a27      	ldr	r2, [pc, #156]	@ (8005aa4 <xTaskResumeAll+0x128>)
 8005a08:	441a      	add	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	3304      	adds	r3, #4
 8005a0e:	4619      	mov	r1, r3
 8005a10:	4610      	mov	r0, r2
 8005a12:	f7fe ff51 	bl	80048b8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a1a:	4b23      	ldr	r3, [pc, #140]	@ (8005aa8 <xTaskResumeAll+0x12c>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d302      	bcc.n	8005a2a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005a24:	4b21      	ldr	r3, [pc, #132]	@ (8005aac <xTaskResumeAll+0x130>)
 8005a26:	2201      	movs	r2, #1
 8005a28:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8005a9c <xTaskResumeAll+0x120>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1cb      	bne.n	80059ca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d001      	beq.n	8005a3c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005a38:	f000 fc08 	bl	800624c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005a3c:	4b1c      	ldr	r3, [pc, #112]	@ (8005ab0 <xTaskResumeAll+0x134>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d010      	beq.n	8005a6a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005a48:	f000 f846 	bl	8005ad8 <xTaskIncrementTick>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d002      	beq.n	8005a58 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005a52:	4b16      	ldr	r3, [pc, #88]	@ (8005aac <xTaskResumeAll+0x130>)
 8005a54:	2201      	movs	r2, #1
 8005a56:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	3b01      	subs	r3, #1
 8005a5c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d1f1      	bne.n	8005a48 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005a64:	4b12      	ldr	r3, [pc, #72]	@ (8005ab0 <xTaskResumeAll+0x134>)
 8005a66:	2200      	movs	r2, #0
 8005a68:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005a6a:	4b10      	ldr	r3, [pc, #64]	@ (8005aac <xTaskResumeAll+0x130>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d009      	beq.n	8005a86 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005a72:	2301      	movs	r3, #1
 8005a74:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005a76:	4b0f      	ldr	r3, [pc, #60]	@ (8005ab4 <xTaskResumeAll+0x138>)
 8005a78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a7c:	601a      	str	r2, [r3, #0]
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005a86:	f001 f9b9 	bl	8006dfc <vPortExitCritical>

	return xAlreadyYielded;
 8005a8a:	68bb      	ldr	r3, [r7, #8]
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3710      	adds	r7, #16
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	20000e70 	.word	0x20000e70
 8005a98:	20000e48 	.word	0x20000e48
 8005a9c:	20000e08 	.word	0x20000e08
 8005aa0:	20000e50 	.word	0x20000e50
 8005aa4:	20000978 	.word	0x20000978
 8005aa8:	20000974 	.word	0x20000974
 8005aac:	20000e5c 	.word	0x20000e5c
 8005ab0:	20000e58 	.word	0x20000e58
 8005ab4:	e000ed04 	.word	0xe000ed04

08005ab8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005abe:	4b05      	ldr	r3, [pc, #20]	@ (8005ad4 <xTaskGetTickCount+0x1c>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005ac4:	687b      	ldr	r3, [r7, #4]
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	370c      	adds	r7, #12
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	20000e4c 	.word	0x20000e4c

08005ad8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b086      	sub	sp, #24
 8005adc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ae2:	4b4f      	ldr	r3, [pc, #316]	@ (8005c20 <xTaskIncrementTick+0x148>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	f040 8090 	bne.w	8005c0c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005aec:	4b4d      	ldr	r3, [pc, #308]	@ (8005c24 <xTaskIncrementTick+0x14c>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	3301      	adds	r3, #1
 8005af2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005af4:	4a4b      	ldr	r2, [pc, #300]	@ (8005c24 <xTaskIncrementTick+0x14c>)
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d121      	bne.n	8005b44 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005b00:	4b49      	ldr	r3, [pc, #292]	@ (8005c28 <xTaskIncrementTick+0x150>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d00b      	beq.n	8005b22 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b0e:	f383 8811 	msr	BASEPRI, r3
 8005b12:	f3bf 8f6f 	isb	sy
 8005b16:	f3bf 8f4f 	dsb	sy
 8005b1a:	603b      	str	r3, [r7, #0]
}
 8005b1c:	bf00      	nop
 8005b1e:	bf00      	nop
 8005b20:	e7fd      	b.n	8005b1e <xTaskIncrementTick+0x46>
 8005b22:	4b41      	ldr	r3, [pc, #260]	@ (8005c28 <xTaskIncrementTick+0x150>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	60fb      	str	r3, [r7, #12]
 8005b28:	4b40      	ldr	r3, [pc, #256]	@ (8005c2c <xTaskIncrementTick+0x154>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a3e      	ldr	r2, [pc, #248]	@ (8005c28 <xTaskIncrementTick+0x150>)
 8005b2e:	6013      	str	r3, [r2, #0]
 8005b30:	4a3e      	ldr	r2, [pc, #248]	@ (8005c2c <xTaskIncrementTick+0x154>)
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6013      	str	r3, [r2, #0]
 8005b36:	4b3e      	ldr	r3, [pc, #248]	@ (8005c30 <xTaskIncrementTick+0x158>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	4a3c      	ldr	r2, [pc, #240]	@ (8005c30 <xTaskIncrementTick+0x158>)
 8005b3e:	6013      	str	r3, [r2, #0]
 8005b40:	f000 fb84 	bl	800624c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005b44:	4b3b      	ldr	r3, [pc, #236]	@ (8005c34 <xTaskIncrementTick+0x15c>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d349      	bcc.n	8005be2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b4e:	4b36      	ldr	r3, [pc, #216]	@ (8005c28 <xTaskIncrementTick+0x150>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d104      	bne.n	8005b62 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b58:	4b36      	ldr	r3, [pc, #216]	@ (8005c34 <xTaskIncrementTick+0x15c>)
 8005b5a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b5e:	601a      	str	r2, [r3, #0]
					break;
 8005b60:	e03f      	b.n	8005be2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b62:	4b31      	ldr	r3, [pc, #196]	@ (8005c28 <xTaskIncrementTick+0x150>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005b72:	693a      	ldr	r2, [r7, #16]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d203      	bcs.n	8005b82 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005b7a:	4a2e      	ldr	r2, [pc, #184]	@ (8005c34 <xTaskIncrementTick+0x15c>)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005b80:	e02f      	b.n	8005be2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	3304      	adds	r3, #4
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7fe fef3 	bl	8004972 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d004      	beq.n	8005b9e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	3318      	adds	r3, #24
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f7fe feea 	bl	8004972 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ba2:	4b25      	ldr	r3, [pc, #148]	@ (8005c38 <xTaskIncrementTick+0x160>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d903      	bls.n	8005bb2 <xTaskIncrementTick+0xda>
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bae:	4a22      	ldr	r2, [pc, #136]	@ (8005c38 <xTaskIncrementTick+0x160>)
 8005bb0:	6013      	str	r3, [r2, #0]
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	009b      	lsls	r3, r3, #2
 8005bba:	4413      	add	r3, r2
 8005bbc:	009b      	lsls	r3, r3, #2
 8005bbe:	4a1f      	ldr	r2, [pc, #124]	@ (8005c3c <xTaskIncrementTick+0x164>)
 8005bc0:	441a      	add	r2, r3
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	3304      	adds	r3, #4
 8005bc6:	4619      	mov	r1, r3
 8005bc8:	4610      	mov	r0, r2
 8005bca:	f7fe fe75 	bl	80048b8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8005c40 <xTaskIncrementTick+0x168>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d3b8      	bcc.n	8005b4e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005be0:	e7b5      	b.n	8005b4e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005be2:	4b17      	ldr	r3, [pc, #92]	@ (8005c40 <xTaskIncrementTick+0x168>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005be8:	4914      	ldr	r1, [pc, #80]	@ (8005c3c <xTaskIncrementTick+0x164>)
 8005bea:	4613      	mov	r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	4413      	add	r3, r2
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	440b      	add	r3, r1
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d901      	bls.n	8005bfe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005bfe:	4b11      	ldr	r3, [pc, #68]	@ (8005c44 <xTaskIncrementTick+0x16c>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d007      	beq.n	8005c16 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005c06:	2301      	movs	r3, #1
 8005c08:	617b      	str	r3, [r7, #20]
 8005c0a:	e004      	b.n	8005c16 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8005c48 <xTaskIncrementTick+0x170>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	3301      	adds	r3, #1
 8005c12:	4a0d      	ldr	r2, [pc, #52]	@ (8005c48 <xTaskIncrementTick+0x170>)
 8005c14:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005c16:	697b      	ldr	r3, [r7, #20]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3718      	adds	r7, #24
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	20000e70 	.word	0x20000e70
 8005c24:	20000e4c 	.word	0x20000e4c
 8005c28:	20000e00 	.word	0x20000e00
 8005c2c:	20000e04 	.word	0x20000e04
 8005c30:	20000e60 	.word	0x20000e60
 8005c34:	20000e68 	.word	0x20000e68
 8005c38:	20000e50 	.word	0x20000e50
 8005c3c:	20000978 	.word	0x20000978
 8005c40:	20000974 	.word	0x20000974
 8005c44:	20000e5c 	.word	0x20000e5c
 8005c48:	20000e58 	.word	0x20000e58

08005c4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b085      	sub	sp, #20
 8005c50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005c52:	4b2b      	ldr	r3, [pc, #172]	@ (8005d00 <vTaskSwitchContext+0xb4>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d003      	beq.n	8005c62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005c5a:	4b2a      	ldr	r3, [pc, #168]	@ (8005d04 <vTaskSwitchContext+0xb8>)
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005c60:	e047      	b.n	8005cf2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005c62:	4b28      	ldr	r3, [pc, #160]	@ (8005d04 <vTaskSwitchContext+0xb8>)
 8005c64:	2200      	movs	r2, #0
 8005c66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c68:	4b27      	ldr	r3, [pc, #156]	@ (8005d08 <vTaskSwitchContext+0xbc>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	60fb      	str	r3, [r7, #12]
 8005c6e:	e011      	b.n	8005c94 <vTaskSwitchContext+0x48>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10b      	bne.n	8005c8e <vTaskSwitchContext+0x42>
	__asm volatile
 8005c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c7a:	f383 8811 	msr	BASEPRI, r3
 8005c7e:	f3bf 8f6f 	isb	sy
 8005c82:	f3bf 8f4f 	dsb	sy
 8005c86:	607b      	str	r3, [r7, #4]
}
 8005c88:	bf00      	nop
 8005c8a:	bf00      	nop
 8005c8c:	e7fd      	b.n	8005c8a <vTaskSwitchContext+0x3e>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	3b01      	subs	r3, #1
 8005c92:	60fb      	str	r3, [r7, #12]
 8005c94:	491d      	ldr	r1, [pc, #116]	@ (8005d0c <vTaskSwitchContext+0xc0>)
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	4613      	mov	r3, r2
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	4413      	add	r3, r2
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	440b      	add	r3, r1
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d0e3      	beq.n	8005c70 <vTaskSwitchContext+0x24>
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	4613      	mov	r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	4413      	add	r3, r2
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	4a16      	ldr	r2, [pc, #88]	@ (8005d0c <vTaskSwitchContext+0xc0>)
 8005cb4:	4413      	add	r3, r2
 8005cb6:	60bb      	str	r3, [r7, #8]
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	685a      	ldr	r2, [r3, #4]
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	605a      	str	r2, [r3, #4]
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	685a      	ldr	r2, [r3, #4]
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	3308      	adds	r3, #8
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d104      	bne.n	8005cd8 <vTaskSwitchContext+0x8c>
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	605a      	str	r2, [r3, #4]
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	4a0c      	ldr	r2, [pc, #48]	@ (8005d10 <vTaskSwitchContext+0xc4>)
 8005ce0:	6013      	str	r3, [r2, #0]
 8005ce2:	4a09      	ldr	r2, [pc, #36]	@ (8005d08 <vTaskSwitchContext+0xbc>)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ce8:	4b09      	ldr	r3, [pc, #36]	@ (8005d10 <vTaskSwitchContext+0xc4>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	3354      	adds	r3, #84	@ 0x54
 8005cee:	4a09      	ldr	r2, [pc, #36]	@ (8005d14 <vTaskSwitchContext+0xc8>)
 8005cf0:	6013      	str	r3, [r2, #0]
}
 8005cf2:	bf00      	nop
 8005cf4:	3714      	adds	r7, #20
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	20000e70 	.word	0x20000e70
 8005d04:	20000e5c 	.word	0x20000e5c
 8005d08:	20000e50 	.word	0x20000e50
 8005d0c:	20000978 	.word	0x20000978
 8005d10:	20000974 	.word	0x20000974
 8005d14:	20000010 	.word	0x20000010

08005d18 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b084      	sub	sp, #16
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d10b      	bne.n	8005d40 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d2c:	f383 8811 	msr	BASEPRI, r3
 8005d30:	f3bf 8f6f 	isb	sy
 8005d34:	f3bf 8f4f 	dsb	sy
 8005d38:	60fb      	str	r3, [r7, #12]
}
 8005d3a:	bf00      	nop
 8005d3c:	bf00      	nop
 8005d3e:	e7fd      	b.n	8005d3c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005d40:	4b07      	ldr	r3, [pc, #28]	@ (8005d60 <vTaskPlaceOnEventList+0x48>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	3318      	adds	r3, #24
 8005d46:	4619      	mov	r1, r3
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f7fe fdd9 	bl	8004900 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005d4e:	2101      	movs	r1, #1
 8005d50:	6838      	ldr	r0, [r7, #0]
 8005d52:	f000 fb41 	bl	80063d8 <prvAddCurrentTaskToDelayedList>
}
 8005d56:	bf00      	nop
 8005d58:	3710      	adds	r7, #16
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	20000974 	.word	0x20000974

08005d64 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b086      	sub	sp, #24
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d10b      	bne.n	8005d8e <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8005d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7a:	f383 8811 	msr	BASEPRI, r3
 8005d7e:	f3bf 8f6f 	isb	sy
 8005d82:	f3bf 8f4f 	dsb	sy
 8005d86:	617b      	str	r3, [r7, #20]
}
 8005d88:	bf00      	nop
 8005d8a:	bf00      	nop
 8005d8c:	e7fd      	b.n	8005d8a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8005d8e:	4b12      	ldr	r3, [pc, #72]	@ (8005dd8 <vTaskPlaceOnUnorderedEventList+0x74>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10b      	bne.n	8005dae <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8005d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d9a:	f383 8811 	msr	BASEPRI, r3
 8005d9e:	f3bf 8f6f 	isb	sy
 8005da2:	f3bf 8f4f 	dsb	sy
 8005da6:	613b      	str	r3, [r7, #16]
}
 8005da8:	bf00      	nop
 8005daa:	bf00      	nop
 8005dac:	e7fd      	b.n	8005daa <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8005dae:	4b0b      	ldr	r3, [pc, #44]	@ (8005ddc <vTaskPlaceOnUnorderedEventList+0x78>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68ba      	ldr	r2, [r7, #8]
 8005db4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8005db8:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005dba:	4b08      	ldr	r3, [pc, #32]	@ (8005ddc <vTaskPlaceOnUnorderedEventList+0x78>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	3318      	adds	r3, #24
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f7fe fd78 	bl	80048b8 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005dc8:	2101      	movs	r1, #1
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 fb04 	bl	80063d8 <prvAddCurrentTaskToDelayedList>
}
 8005dd0:	bf00      	nop
 8005dd2:	3718      	adds	r7, #24
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}
 8005dd8:	20000e70 	.word	0x20000e70
 8005ddc:	20000974 	.word	0x20000974

08005de0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b086      	sub	sp, #24
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	60f8      	str	r0, [r7, #12]
 8005de8:	60b9      	str	r1, [r7, #8]
 8005dea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d10b      	bne.n	8005e0a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df6:	f383 8811 	msr	BASEPRI, r3
 8005dfa:	f3bf 8f6f 	isb	sy
 8005dfe:	f3bf 8f4f 	dsb	sy
 8005e02:	617b      	str	r3, [r7, #20]
}
 8005e04:	bf00      	nop
 8005e06:	bf00      	nop
 8005e08:	e7fd      	b.n	8005e06 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8005e34 <vTaskPlaceOnEventListRestricted+0x54>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	3318      	adds	r3, #24
 8005e10:	4619      	mov	r1, r3
 8005e12:	68f8      	ldr	r0, [r7, #12]
 8005e14:	f7fe fd50 	bl	80048b8 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d002      	beq.n	8005e24 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005e1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005e22:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005e24:	6879      	ldr	r1, [r7, #4]
 8005e26:	68b8      	ldr	r0, [r7, #8]
 8005e28:	f000 fad6 	bl	80063d8 <prvAddCurrentTaskToDelayedList>
	}
 8005e2c:	bf00      	nop
 8005e2e:	3718      	adds	r7, #24
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	20000974 	.word	0x20000974

08005e38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b086      	sub	sp, #24
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d10b      	bne.n	8005e66 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e52:	f383 8811 	msr	BASEPRI, r3
 8005e56:	f3bf 8f6f 	isb	sy
 8005e5a:	f3bf 8f4f 	dsb	sy
 8005e5e:	60fb      	str	r3, [r7, #12]
}
 8005e60:	bf00      	nop
 8005e62:	bf00      	nop
 8005e64:	e7fd      	b.n	8005e62 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	3318      	adds	r3, #24
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7fe fd81 	bl	8004972 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e70:	4b1d      	ldr	r3, [pc, #116]	@ (8005ee8 <xTaskRemoveFromEventList+0xb0>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d11d      	bne.n	8005eb4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	3304      	adds	r3, #4
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f7fe fd78 	bl	8004972 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e86:	4b19      	ldr	r3, [pc, #100]	@ (8005eec <xTaskRemoveFromEventList+0xb4>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d903      	bls.n	8005e96 <xTaskRemoveFromEventList+0x5e>
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e92:	4a16      	ldr	r2, [pc, #88]	@ (8005eec <xTaskRemoveFromEventList+0xb4>)
 8005e94:	6013      	str	r3, [r2, #0]
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	009b      	lsls	r3, r3, #2
 8005e9e:	4413      	add	r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	4a13      	ldr	r2, [pc, #76]	@ (8005ef0 <xTaskRemoveFromEventList+0xb8>)
 8005ea4:	441a      	add	r2, r3
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	3304      	adds	r3, #4
 8005eaa:	4619      	mov	r1, r3
 8005eac:	4610      	mov	r0, r2
 8005eae:	f7fe fd03 	bl	80048b8 <vListInsertEnd>
 8005eb2:	e005      	b.n	8005ec0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	3318      	adds	r3, #24
 8005eb8:	4619      	mov	r1, r3
 8005eba:	480e      	ldr	r0, [pc, #56]	@ (8005ef4 <xTaskRemoveFromEventList+0xbc>)
 8005ebc:	f7fe fcfc 	bl	80048b8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8005ef8 <xTaskRemoveFromEventList+0xc0>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d905      	bls.n	8005eda <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8005efc <xTaskRemoveFromEventList+0xc4>)
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	601a      	str	r2, [r3, #0]
 8005ed8:	e001      	b.n	8005ede <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005eda:	2300      	movs	r3, #0
 8005edc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005ede:	697b      	ldr	r3, [r7, #20]
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3718      	adds	r7, #24
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}
 8005ee8:	20000e70 	.word	0x20000e70
 8005eec:	20000e50 	.word	0x20000e50
 8005ef0:	20000978 	.word	0x20000978
 8005ef4:	20000e08 	.word	0x20000e08
 8005ef8:	20000974 	.word	0x20000974
 8005efc:	20000e5c 	.word	0x20000e5c

08005f00 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b086      	sub	sp, #24
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8005f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8005fb4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d10b      	bne.n	8005f2a <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8005f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f16:	f383 8811 	msr	BASEPRI, r3
 8005f1a:	f3bf 8f6f 	isb	sy
 8005f1e:	f3bf 8f4f 	dsb	sy
 8005f22:	613b      	str	r3, [r7, #16]
}
 8005f24:	bf00      	nop
 8005f26:	bf00      	nop
 8005f28:	e7fd      	b.n	8005f26 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10b      	bne.n	8005f58 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8005f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f44:	f383 8811 	msr	BASEPRI, r3
 8005f48:	f3bf 8f6f 	isb	sy
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	60fb      	str	r3, [r7, #12]
}
 8005f52:	bf00      	nop
 8005f54:	bf00      	nop
 8005f56:	e7fd      	b.n	8005f54 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f7fe fd0a 	bl	8004972 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	3304      	adds	r3, #4
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7fe fd05 	bl	8004972 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f6c:	4b12      	ldr	r3, [pc, #72]	@ (8005fb8 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d903      	bls.n	8005f7c <vTaskRemoveFromUnorderedEventList+0x7c>
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f78:	4a0f      	ldr	r2, [pc, #60]	@ (8005fb8 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8005f7a:	6013      	str	r3, [r2, #0]
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f80:	4613      	mov	r3, r2
 8005f82:	009b      	lsls	r3, r3, #2
 8005f84:	4413      	add	r3, r2
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	4a0c      	ldr	r2, [pc, #48]	@ (8005fbc <vTaskRemoveFromUnorderedEventList+0xbc>)
 8005f8a:	441a      	add	r2, r3
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	3304      	adds	r3, #4
 8005f90:	4619      	mov	r1, r3
 8005f92:	4610      	mov	r0, r2
 8005f94:	f7fe fc90 	bl	80048b8 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f9c:	4b08      	ldr	r3, [pc, #32]	@ (8005fc0 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d902      	bls.n	8005fac <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8005fa6:	4b07      	ldr	r3, [pc, #28]	@ (8005fc4 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8005fa8:	2201      	movs	r2, #1
 8005faa:	601a      	str	r2, [r3, #0]
	}
}
 8005fac:	bf00      	nop
 8005fae:	3718      	adds	r7, #24
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	20000e70 	.word	0x20000e70
 8005fb8:	20000e50 	.word	0x20000e50
 8005fbc:	20000978 	.word	0x20000978
 8005fc0:	20000974 	.word	0x20000974
 8005fc4:	20000e5c 	.word	0x20000e5c

08005fc8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005fd0:	4b06      	ldr	r3, [pc, #24]	@ (8005fec <vTaskInternalSetTimeOutState+0x24>)
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005fd8:	4b05      	ldr	r3, [pc, #20]	@ (8005ff0 <vTaskInternalSetTimeOutState+0x28>)
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	605a      	str	r2, [r3, #4]
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr
 8005fec:	20000e60 	.word	0x20000e60
 8005ff0:	20000e4c 	.word	0x20000e4c

08005ff4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b088      	sub	sp, #32
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10b      	bne.n	800601c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006008:	f383 8811 	msr	BASEPRI, r3
 800600c:	f3bf 8f6f 	isb	sy
 8006010:	f3bf 8f4f 	dsb	sy
 8006014:	613b      	str	r3, [r7, #16]
}
 8006016:	bf00      	nop
 8006018:	bf00      	nop
 800601a:	e7fd      	b.n	8006018 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d10b      	bne.n	800603a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006026:	f383 8811 	msr	BASEPRI, r3
 800602a:	f3bf 8f6f 	isb	sy
 800602e:	f3bf 8f4f 	dsb	sy
 8006032:	60fb      	str	r3, [r7, #12]
}
 8006034:	bf00      	nop
 8006036:	bf00      	nop
 8006038:	e7fd      	b.n	8006036 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800603a:	f000 fead 	bl	8006d98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800603e:	4b1d      	ldr	r3, [pc, #116]	@ (80060b4 <xTaskCheckForTimeOut+0xc0>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	69ba      	ldr	r2, [r7, #24]
 800604a:	1ad3      	subs	r3, r2, r3
 800604c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006056:	d102      	bne.n	800605e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006058:	2300      	movs	r3, #0
 800605a:	61fb      	str	r3, [r7, #28]
 800605c:	e023      	b.n	80060a6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	4b15      	ldr	r3, [pc, #84]	@ (80060b8 <xTaskCheckForTimeOut+0xc4>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	429a      	cmp	r2, r3
 8006068:	d007      	beq.n	800607a <xTaskCheckForTimeOut+0x86>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	69ba      	ldr	r2, [r7, #24]
 8006070:	429a      	cmp	r2, r3
 8006072:	d302      	bcc.n	800607a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006074:	2301      	movs	r3, #1
 8006076:	61fb      	str	r3, [r7, #28]
 8006078:	e015      	b.n	80060a6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	697a      	ldr	r2, [r7, #20]
 8006080:	429a      	cmp	r2, r3
 8006082:	d20b      	bcs.n	800609c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	1ad2      	subs	r2, r2, r3
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	f7ff ff99 	bl	8005fc8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006096:	2300      	movs	r3, #0
 8006098:	61fb      	str	r3, [r7, #28]
 800609a:	e004      	b.n	80060a6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	2200      	movs	r2, #0
 80060a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80060a2:	2301      	movs	r3, #1
 80060a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80060a6:	f000 fea9 	bl	8006dfc <vPortExitCritical>

	return xReturn;
 80060aa:	69fb      	ldr	r3, [r7, #28]
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3720      	adds	r7, #32
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	20000e4c 	.word	0x20000e4c
 80060b8:	20000e60 	.word	0x20000e60

080060bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80060bc:	b480      	push	{r7}
 80060be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80060c0:	4b03      	ldr	r3, [pc, #12]	@ (80060d0 <vTaskMissedYield+0x14>)
 80060c2:	2201      	movs	r2, #1
 80060c4:	601a      	str	r2, [r3, #0]
}
 80060c6:	bf00      	nop
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr
 80060d0:	20000e5c 	.word	0x20000e5c

080060d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b082      	sub	sp, #8
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80060dc:	f000 f852 	bl	8006184 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80060e0:	4b06      	ldr	r3, [pc, #24]	@ (80060fc <prvIdleTask+0x28>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d9f9      	bls.n	80060dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80060e8:	4b05      	ldr	r3, [pc, #20]	@ (8006100 <prvIdleTask+0x2c>)
 80060ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060ee:	601a      	str	r2, [r3, #0]
 80060f0:	f3bf 8f4f 	dsb	sy
 80060f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80060f8:	e7f0      	b.n	80060dc <prvIdleTask+0x8>
 80060fa:	bf00      	nop
 80060fc:	20000978 	.word	0x20000978
 8006100:	e000ed04 	.word	0xe000ed04

08006104 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800610a:	2300      	movs	r3, #0
 800610c:	607b      	str	r3, [r7, #4]
 800610e:	e00c      	b.n	800612a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	4613      	mov	r3, r2
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	4413      	add	r3, r2
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4a12      	ldr	r2, [pc, #72]	@ (8006164 <prvInitialiseTaskLists+0x60>)
 800611c:	4413      	add	r3, r2
 800611e:	4618      	mov	r0, r3
 8006120:	f7fe fb9d 	bl	800485e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	3301      	adds	r3, #1
 8006128:	607b      	str	r3, [r7, #4]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2b37      	cmp	r3, #55	@ 0x37
 800612e:	d9ef      	bls.n	8006110 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006130:	480d      	ldr	r0, [pc, #52]	@ (8006168 <prvInitialiseTaskLists+0x64>)
 8006132:	f7fe fb94 	bl	800485e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006136:	480d      	ldr	r0, [pc, #52]	@ (800616c <prvInitialiseTaskLists+0x68>)
 8006138:	f7fe fb91 	bl	800485e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800613c:	480c      	ldr	r0, [pc, #48]	@ (8006170 <prvInitialiseTaskLists+0x6c>)
 800613e:	f7fe fb8e 	bl	800485e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006142:	480c      	ldr	r0, [pc, #48]	@ (8006174 <prvInitialiseTaskLists+0x70>)
 8006144:	f7fe fb8b 	bl	800485e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006148:	480b      	ldr	r0, [pc, #44]	@ (8006178 <prvInitialiseTaskLists+0x74>)
 800614a:	f7fe fb88 	bl	800485e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800614e:	4b0b      	ldr	r3, [pc, #44]	@ (800617c <prvInitialiseTaskLists+0x78>)
 8006150:	4a05      	ldr	r2, [pc, #20]	@ (8006168 <prvInitialiseTaskLists+0x64>)
 8006152:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006154:	4b0a      	ldr	r3, [pc, #40]	@ (8006180 <prvInitialiseTaskLists+0x7c>)
 8006156:	4a05      	ldr	r2, [pc, #20]	@ (800616c <prvInitialiseTaskLists+0x68>)
 8006158:	601a      	str	r2, [r3, #0]
}
 800615a:	bf00      	nop
 800615c:	3708      	adds	r7, #8
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	20000978 	.word	0x20000978
 8006168:	20000dd8 	.word	0x20000dd8
 800616c:	20000dec 	.word	0x20000dec
 8006170:	20000e08 	.word	0x20000e08
 8006174:	20000e1c 	.word	0x20000e1c
 8006178:	20000e34 	.word	0x20000e34
 800617c:	20000e00 	.word	0x20000e00
 8006180:	20000e04 	.word	0x20000e04

08006184 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b082      	sub	sp, #8
 8006188:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800618a:	e019      	b.n	80061c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800618c:	f000 fe04 	bl	8006d98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006190:	4b10      	ldr	r3, [pc, #64]	@ (80061d4 <prvCheckTasksWaitingTermination+0x50>)
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	3304      	adds	r3, #4
 800619c:	4618      	mov	r0, r3
 800619e:	f7fe fbe8 	bl	8004972 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80061a2:	4b0d      	ldr	r3, [pc, #52]	@ (80061d8 <prvCheckTasksWaitingTermination+0x54>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	3b01      	subs	r3, #1
 80061a8:	4a0b      	ldr	r2, [pc, #44]	@ (80061d8 <prvCheckTasksWaitingTermination+0x54>)
 80061aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80061ac:	4b0b      	ldr	r3, [pc, #44]	@ (80061dc <prvCheckTasksWaitingTermination+0x58>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	3b01      	subs	r3, #1
 80061b2:	4a0a      	ldr	r2, [pc, #40]	@ (80061dc <prvCheckTasksWaitingTermination+0x58>)
 80061b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80061b6:	f000 fe21 	bl	8006dfc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 f810 	bl	80061e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80061c0:	4b06      	ldr	r3, [pc, #24]	@ (80061dc <prvCheckTasksWaitingTermination+0x58>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d1e1      	bne.n	800618c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80061c8:	bf00      	nop
 80061ca:	bf00      	nop
 80061cc:	3708      	adds	r7, #8
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	20000e1c 	.word	0x20000e1c
 80061d8:	20000e48 	.word	0x20000e48
 80061dc:	20000e30 	.word	0x20000e30

080061e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	3354      	adds	r3, #84	@ 0x54
 80061ec:	4618      	mov	r0, r3
 80061ee:	f001 f911 	bl	8007414 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d108      	bne.n	800620e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006200:	4618      	mov	r0, r3
 8006202:	f000 ffb9 	bl	8007178 <vPortFree>
				vPortFree( pxTCB );
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 ffb6 	bl	8007178 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800620c:	e019      	b.n	8006242 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006214:	2b01      	cmp	r3, #1
 8006216:	d103      	bne.n	8006220 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f000 ffad 	bl	8007178 <vPortFree>
	}
 800621e:	e010      	b.n	8006242 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006226:	2b02      	cmp	r3, #2
 8006228:	d00b      	beq.n	8006242 <prvDeleteTCB+0x62>
	__asm volatile
 800622a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800622e:	f383 8811 	msr	BASEPRI, r3
 8006232:	f3bf 8f6f 	isb	sy
 8006236:	f3bf 8f4f 	dsb	sy
 800623a:	60fb      	str	r3, [r7, #12]
}
 800623c:	bf00      	nop
 800623e:	bf00      	nop
 8006240:	e7fd      	b.n	800623e <prvDeleteTCB+0x5e>
	}
 8006242:	bf00      	nop
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
	...

0800624c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006252:	4b0c      	ldr	r3, [pc, #48]	@ (8006284 <prvResetNextTaskUnblockTime+0x38>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d104      	bne.n	8006266 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800625c:	4b0a      	ldr	r3, [pc, #40]	@ (8006288 <prvResetNextTaskUnblockTime+0x3c>)
 800625e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006262:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006264:	e008      	b.n	8006278 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006266:	4b07      	ldr	r3, [pc, #28]	@ (8006284 <prvResetNextTaskUnblockTime+0x38>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	4a04      	ldr	r2, [pc, #16]	@ (8006288 <prvResetNextTaskUnblockTime+0x3c>)
 8006276:	6013      	str	r3, [r2, #0]
}
 8006278:	bf00      	nop
 800627a:	370c      	adds	r7, #12
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr
 8006284:	20000e00 	.word	0x20000e00
 8006288:	20000e68 	.word	0x20000e68

0800628c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006292:	4b0b      	ldr	r3, [pc, #44]	@ (80062c0 <xTaskGetSchedulerState+0x34>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d102      	bne.n	80062a0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800629a:	2301      	movs	r3, #1
 800629c:	607b      	str	r3, [r7, #4]
 800629e:	e008      	b.n	80062b2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062a0:	4b08      	ldr	r3, [pc, #32]	@ (80062c4 <xTaskGetSchedulerState+0x38>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d102      	bne.n	80062ae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80062a8:	2302      	movs	r3, #2
 80062aa:	607b      	str	r3, [r7, #4]
 80062ac:	e001      	b.n	80062b2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80062ae:	2300      	movs	r3, #0
 80062b0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80062b2:	687b      	ldr	r3, [r7, #4]
	}
 80062b4:	4618      	mov	r0, r3
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr
 80062c0:	20000e54 	.word	0x20000e54
 80062c4:	20000e70 	.word	0x20000e70

080062c8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b086      	sub	sp, #24
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80062d4:	2300      	movs	r3, #0
 80062d6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d058      	beq.n	8006390 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80062de:	4b2f      	ldr	r3, [pc, #188]	@ (800639c <xTaskPriorityDisinherit+0xd4>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	693a      	ldr	r2, [r7, #16]
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d00b      	beq.n	8006300 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80062e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ec:	f383 8811 	msr	BASEPRI, r3
 80062f0:	f3bf 8f6f 	isb	sy
 80062f4:	f3bf 8f4f 	dsb	sy
 80062f8:	60fb      	str	r3, [r7, #12]
}
 80062fa:	bf00      	nop
 80062fc:	bf00      	nop
 80062fe:	e7fd      	b.n	80062fc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006304:	2b00      	cmp	r3, #0
 8006306:	d10b      	bne.n	8006320 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800630c:	f383 8811 	msr	BASEPRI, r3
 8006310:	f3bf 8f6f 	isb	sy
 8006314:	f3bf 8f4f 	dsb	sy
 8006318:	60bb      	str	r3, [r7, #8]
}
 800631a:	bf00      	nop
 800631c:	bf00      	nop
 800631e:	e7fd      	b.n	800631c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006324:	1e5a      	subs	r2, r3, #1
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006332:	429a      	cmp	r2, r3
 8006334:	d02c      	beq.n	8006390 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800633a:	2b00      	cmp	r3, #0
 800633c:	d128      	bne.n	8006390 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	3304      	adds	r3, #4
 8006342:	4618      	mov	r0, r3
 8006344:	f7fe fb15 	bl	8004972 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006354:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006360:	4b0f      	ldr	r3, [pc, #60]	@ (80063a0 <xTaskPriorityDisinherit+0xd8>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	429a      	cmp	r2, r3
 8006366:	d903      	bls.n	8006370 <xTaskPriorityDisinherit+0xa8>
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800636c:	4a0c      	ldr	r2, [pc, #48]	@ (80063a0 <xTaskPriorityDisinherit+0xd8>)
 800636e:	6013      	str	r3, [r2, #0]
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006374:	4613      	mov	r3, r2
 8006376:	009b      	lsls	r3, r3, #2
 8006378:	4413      	add	r3, r2
 800637a:	009b      	lsls	r3, r3, #2
 800637c:	4a09      	ldr	r2, [pc, #36]	@ (80063a4 <xTaskPriorityDisinherit+0xdc>)
 800637e:	441a      	add	r2, r3
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	3304      	adds	r3, #4
 8006384:	4619      	mov	r1, r3
 8006386:	4610      	mov	r0, r2
 8006388:	f7fe fa96 	bl	80048b8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800638c:	2301      	movs	r3, #1
 800638e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006390:	697b      	ldr	r3, [r7, #20]
	}
 8006392:	4618      	mov	r0, r3
 8006394:	3718      	adds	r7, #24
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}
 800639a:	bf00      	nop
 800639c:	20000974 	.word	0x20000974
 80063a0:	20000e50 	.word	0x20000e50
 80063a4:	20000978 	.word	0x20000978

080063a8 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80063ae:	4b09      	ldr	r3, [pc, #36]	@ (80063d4 <uxTaskResetEventItemValue+0x2c>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	699b      	ldr	r3, [r3, #24]
 80063b4:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063b6:	4b07      	ldr	r3, [pc, #28]	@ (80063d4 <uxTaskResetEventItemValue+0x2c>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063bc:	4b05      	ldr	r3, [pc, #20]	@ (80063d4 <uxTaskResetEventItemValue+0x2c>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 80063c4:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80063c6:	687b      	ldr	r3, [r7, #4]
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	370c      	adds	r7, #12
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr
 80063d4:	20000974 	.word	0x20000974

080063d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b084      	sub	sp, #16
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80063e2:	4b21      	ldr	r3, [pc, #132]	@ (8006468 <prvAddCurrentTaskToDelayedList+0x90>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80063e8:	4b20      	ldr	r3, [pc, #128]	@ (800646c <prvAddCurrentTaskToDelayedList+0x94>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	3304      	adds	r3, #4
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7fe fabf 	bl	8004972 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80063fa:	d10a      	bne.n	8006412 <prvAddCurrentTaskToDelayedList+0x3a>
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d007      	beq.n	8006412 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006402:	4b1a      	ldr	r3, [pc, #104]	@ (800646c <prvAddCurrentTaskToDelayedList+0x94>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	3304      	adds	r3, #4
 8006408:	4619      	mov	r1, r3
 800640a:	4819      	ldr	r0, [pc, #100]	@ (8006470 <prvAddCurrentTaskToDelayedList+0x98>)
 800640c:	f7fe fa54 	bl	80048b8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006410:	e026      	b.n	8006460 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4413      	add	r3, r2
 8006418:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800641a:	4b14      	ldr	r3, [pc, #80]	@ (800646c <prvAddCurrentTaskToDelayedList+0x94>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68ba      	ldr	r2, [r7, #8]
 8006420:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006422:	68ba      	ldr	r2, [r7, #8]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	429a      	cmp	r2, r3
 8006428:	d209      	bcs.n	800643e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800642a:	4b12      	ldr	r3, [pc, #72]	@ (8006474 <prvAddCurrentTaskToDelayedList+0x9c>)
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	4b0f      	ldr	r3, [pc, #60]	@ (800646c <prvAddCurrentTaskToDelayedList+0x94>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	3304      	adds	r3, #4
 8006434:	4619      	mov	r1, r3
 8006436:	4610      	mov	r0, r2
 8006438:	f7fe fa62 	bl	8004900 <vListInsert>
}
 800643c:	e010      	b.n	8006460 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800643e:	4b0e      	ldr	r3, [pc, #56]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	4b0a      	ldr	r3, [pc, #40]	@ (800646c <prvAddCurrentTaskToDelayedList+0x94>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	3304      	adds	r3, #4
 8006448:	4619      	mov	r1, r3
 800644a:	4610      	mov	r0, r2
 800644c:	f7fe fa58 	bl	8004900 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006450:	4b0a      	ldr	r3, [pc, #40]	@ (800647c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68ba      	ldr	r2, [r7, #8]
 8006456:	429a      	cmp	r2, r3
 8006458:	d202      	bcs.n	8006460 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800645a:	4a08      	ldr	r2, [pc, #32]	@ (800647c <prvAddCurrentTaskToDelayedList+0xa4>)
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	6013      	str	r3, [r2, #0]
}
 8006460:	bf00      	nop
 8006462:	3710      	adds	r7, #16
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}
 8006468:	20000e4c 	.word	0x20000e4c
 800646c:	20000974 	.word	0x20000974
 8006470:	20000e34 	.word	0x20000e34
 8006474:	20000e04 	.word	0x20000e04
 8006478:	20000e00 	.word	0x20000e00
 800647c:	20000e68 	.word	0x20000e68

08006480 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b08a      	sub	sp, #40	@ 0x28
 8006484:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006486:	2300      	movs	r3, #0
 8006488:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800648a:	f000 fb13 	bl	8006ab4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800648e:	4b1d      	ldr	r3, [pc, #116]	@ (8006504 <xTimerCreateTimerTask+0x84>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d021      	beq.n	80064da <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006496:	2300      	movs	r3, #0
 8006498:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800649a:	2300      	movs	r3, #0
 800649c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800649e:	1d3a      	adds	r2, r7, #4
 80064a0:	f107 0108 	add.w	r1, r7, #8
 80064a4:	f107 030c 	add.w	r3, r7, #12
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7fd ffeb 	bl	8004484 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80064ae:	6879      	ldr	r1, [r7, #4]
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	68fa      	ldr	r2, [r7, #12]
 80064b4:	9202      	str	r2, [sp, #8]
 80064b6:	9301      	str	r3, [sp, #4]
 80064b8:	2302      	movs	r3, #2
 80064ba:	9300      	str	r3, [sp, #0]
 80064bc:	2300      	movs	r3, #0
 80064be:	460a      	mov	r2, r1
 80064c0:	4911      	ldr	r1, [pc, #68]	@ (8006508 <xTimerCreateTimerTask+0x88>)
 80064c2:	4812      	ldr	r0, [pc, #72]	@ (800650c <xTimerCreateTimerTask+0x8c>)
 80064c4:	f7fe ffe8 	bl	8005498 <xTaskCreateStatic>
 80064c8:	4603      	mov	r3, r0
 80064ca:	4a11      	ldr	r2, [pc, #68]	@ (8006510 <xTimerCreateTimerTask+0x90>)
 80064cc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80064ce:	4b10      	ldr	r3, [pc, #64]	@ (8006510 <xTimerCreateTimerTask+0x90>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d001      	beq.n	80064da <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80064d6:	2301      	movs	r3, #1
 80064d8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d10b      	bne.n	80064f8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80064e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e4:	f383 8811 	msr	BASEPRI, r3
 80064e8:	f3bf 8f6f 	isb	sy
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	613b      	str	r3, [r7, #16]
}
 80064f2:	bf00      	nop
 80064f4:	bf00      	nop
 80064f6:	e7fd      	b.n	80064f4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80064f8:	697b      	ldr	r3, [r7, #20]
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3718      	adds	r7, #24
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
 8006502:	bf00      	nop
 8006504:	20000ea4 	.word	0x20000ea4
 8006508:	08007604 	.word	0x08007604
 800650c:	0800664d 	.word	0x0800664d
 8006510:	20000ea8 	.word	0x20000ea8

08006514 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b08a      	sub	sp, #40	@ 0x28
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	607a      	str	r2, [r7, #4]
 8006520:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006522:	2300      	movs	r3, #0
 8006524:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d10b      	bne.n	8006544 <xTimerGenericCommand+0x30>
	__asm volatile
 800652c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006530:	f383 8811 	msr	BASEPRI, r3
 8006534:	f3bf 8f6f 	isb	sy
 8006538:	f3bf 8f4f 	dsb	sy
 800653c:	623b      	str	r3, [r7, #32]
}
 800653e:	bf00      	nop
 8006540:	bf00      	nop
 8006542:	e7fd      	b.n	8006540 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006544:	4b19      	ldr	r3, [pc, #100]	@ (80065ac <xTimerGenericCommand+0x98>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d02a      	beq.n	80065a2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	2b05      	cmp	r3, #5
 800655c:	dc18      	bgt.n	8006590 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800655e:	f7ff fe95 	bl	800628c <xTaskGetSchedulerState>
 8006562:	4603      	mov	r3, r0
 8006564:	2b02      	cmp	r3, #2
 8006566:	d109      	bne.n	800657c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006568:	4b10      	ldr	r3, [pc, #64]	@ (80065ac <xTimerGenericCommand+0x98>)
 800656a:	6818      	ldr	r0, [r3, #0]
 800656c:	f107 0110 	add.w	r1, r7, #16
 8006570:	2300      	movs	r3, #0
 8006572:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006574:	f7fe fba0 	bl	8004cb8 <xQueueGenericSend>
 8006578:	6278      	str	r0, [r7, #36]	@ 0x24
 800657a:	e012      	b.n	80065a2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800657c:	4b0b      	ldr	r3, [pc, #44]	@ (80065ac <xTimerGenericCommand+0x98>)
 800657e:	6818      	ldr	r0, [r3, #0]
 8006580:	f107 0110 	add.w	r1, r7, #16
 8006584:	2300      	movs	r3, #0
 8006586:	2200      	movs	r2, #0
 8006588:	f7fe fb96 	bl	8004cb8 <xQueueGenericSend>
 800658c:	6278      	str	r0, [r7, #36]	@ 0x24
 800658e:	e008      	b.n	80065a2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006590:	4b06      	ldr	r3, [pc, #24]	@ (80065ac <xTimerGenericCommand+0x98>)
 8006592:	6818      	ldr	r0, [r3, #0]
 8006594:	f107 0110 	add.w	r1, r7, #16
 8006598:	2300      	movs	r3, #0
 800659a:	683a      	ldr	r2, [r7, #0]
 800659c:	f7fe fc8e 	bl	8004ebc <xQueueGenericSendFromISR>
 80065a0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80065a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	3728      	adds	r7, #40	@ 0x28
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}
 80065ac:	20000ea4 	.word	0x20000ea4

080065b0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b088      	sub	sp, #32
 80065b4:	af02      	add	r7, sp, #8
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065ba:	4b23      	ldr	r3, [pc, #140]	@ (8006648 <prvProcessExpiredTimer+0x98>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	3304      	adds	r3, #4
 80065c8:	4618      	mov	r0, r3
 80065ca:	f7fe f9d2 	bl	8004972 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065d4:	f003 0304 	and.w	r3, r3, #4
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d023      	beq.n	8006624 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	699a      	ldr	r2, [r3, #24]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	18d1      	adds	r1, r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	6978      	ldr	r0, [r7, #20]
 80065ea:	f000 f8d5 	bl	8006798 <prvInsertTimerInActiveList>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d020      	beq.n	8006636 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80065f4:	2300      	movs	r3, #0
 80065f6:	9300      	str	r3, [sp, #0]
 80065f8:	2300      	movs	r3, #0
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	2100      	movs	r1, #0
 80065fe:	6978      	ldr	r0, [r7, #20]
 8006600:	f7ff ff88 	bl	8006514 <xTimerGenericCommand>
 8006604:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d114      	bne.n	8006636 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800660c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006610:	f383 8811 	msr	BASEPRI, r3
 8006614:	f3bf 8f6f 	isb	sy
 8006618:	f3bf 8f4f 	dsb	sy
 800661c:	60fb      	str	r3, [r7, #12]
}
 800661e:	bf00      	nop
 8006620:	bf00      	nop
 8006622:	e7fd      	b.n	8006620 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800662a:	f023 0301 	bic.w	r3, r3, #1
 800662e:	b2da      	uxtb	r2, r3
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	6a1b      	ldr	r3, [r3, #32]
 800663a:	6978      	ldr	r0, [r7, #20]
 800663c:	4798      	blx	r3
}
 800663e:	bf00      	nop
 8006640:	3718      	adds	r7, #24
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	20000e9c 	.word	0x20000e9c

0800664c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b084      	sub	sp, #16
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006654:	f107 0308 	add.w	r3, r7, #8
 8006658:	4618      	mov	r0, r3
 800665a:	f000 f859 	bl	8006710 <prvGetNextExpireTime>
 800665e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	4619      	mov	r1, r3
 8006664:	68f8      	ldr	r0, [r7, #12]
 8006666:	f000 f805 	bl	8006674 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800666a:	f000 f8d7 	bl	800681c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800666e:	bf00      	nop
 8006670:	e7f0      	b.n	8006654 <prvTimerTask+0x8>
	...

08006674 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b084      	sub	sp, #16
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800667e:	f7ff f96f 	bl	8005960 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006682:	f107 0308 	add.w	r3, r7, #8
 8006686:	4618      	mov	r0, r3
 8006688:	f000 f866 	bl	8006758 <prvSampleTimeNow>
 800668c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d130      	bne.n	80066f6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d10a      	bne.n	80066b0 <prvProcessTimerOrBlockTask+0x3c>
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	429a      	cmp	r2, r3
 80066a0:	d806      	bhi.n	80066b0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80066a2:	f7ff f96b 	bl	800597c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80066a6:	68f9      	ldr	r1, [r7, #12]
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f7ff ff81 	bl	80065b0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80066ae:	e024      	b.n	80066fa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d008      	beq.n	80066c8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80066b6:	4b13      	ldr	r3, [pc, #76]	@ (8006704 <prvProcessTimerOrBlockTask+0x90>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d101      	bne.n	80066c4 <prvProcessTimerOrBlockTask+0x50>
 80066c0:	2301      	movs	r3, #1
 80066c2:	e000      	b.n	80066c6 <prvProcessTimerOrBlockTask+0x52>
 80066c4:	2300      	movs	r3, #0
 80066c6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80066c8:	4b0f      	ldr	r3, [pc, #60]	@ (8006708 <prvProcessTimerOrBlockTask+0x94>)
 80066ca:	6818      	ldr	r0, [r3, #0]
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	683a      	ldr	r2, [r7, #0]
 80066d4:	4619      	mov	r1, r3
 80066d6:	f7fe feab 	bl	8005430 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80066da:	f7ff f94f 	bl	800597c <xTaskResumeAll>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d10a      	bne.n	80066fa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80066e4:	4b09      	ldr	r3, [pc, #36]	@ (800670c <prvProcessTimerOrBlockTask+0x98>)
 80066e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066ea:	601a      	str	r2, [r3, #0]
 80066ec:	f3bf 8f4f 	dsb	sy
 80066f0:	f3bf 8f6f 	isb	sy
}
 80066f4:	e001      	b.n	80066fa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80066f6:	f7ff f941 	bl	800597c <xTaskResumeAll>
}
 80066fa:	bf00      	nop
 80066fc:	3710      	adds	r7, #16
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
 8006702:	bf00      	nop
 8006704:	20000ea0 	.word	0x20000ea0
 8006708:	20000ea4 	.word	0x20000ea4
 800670c:	e000ed04 	.word	0xe000ed04

08006710 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006710:	b480      	push	{r7}
 8006712:	b085      	sub	sp, #20
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006718:	4b0e      	ldr	r3, [pc, #56]	@ (8006754 <prvGetNextExpireTime+0x44>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d101      	bne.n	8006726 <prvGetNextExpireTime+0x16>
 8006722:	2201      	movs	r2, #1
 8006724:	e000      	b.n	8006728 <prvGetNextExpireTime+0x18>
 8006726:	2200      	movs	r2, #0
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d105      	bne.n	8006740 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006734:	4b07      	ldr	r3, [pc, #28]	@ (8006754 <prvGetNextExpireTime+0x44>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	60fb      	str	r3, [r7, #12]
 800673e:	e001      	b.n	8006744 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006740:	2300      	movs	r3, #0
 8006742:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006744:	68fb      	ldr	r3, [r7, #12]
}
 8006746:	4618      	mov	r0, r3
 8006748:	3714      	adds	r7, #20
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop
 8006754:	20000e9c 	.word	0x20000e9c

08006758 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006760:	f7ff f9aa 	bl	8005ab8 <xTaskGetTickCount>
 8006764:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006766:	4b0b      	ldr	r3, [pc, #44]	@ (8006794 <prvSampleTimeNow+0x3c>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68fa      	ldr	r2, [r7, #12]
 800676c:	429a      	cmp	r2, r3
 800676e:	d205      	bcs.n	800677c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006770:	f000 f93a 	bl	80069e8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	601a      	str	r2, [r3, #0]
 800677a:	e002      	b.n	8006782 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006782:	4a04      	ldr	r2, [pc, #16]	@ (8006794 <prvSampleTimeNow+0x3c>)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006788:	68fb      	ldr	r3, [r7, #12]
}
 800678a:	4618      	mov	r0, r3
 800678c:	3710      	adds	r7, #16
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	20000eac 	.word	0x20000eac

08006798 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b086      	sub	sp, #24
 800679c:	af00      	add	r7, sp, #0
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	60b9      	str	r1, [r7, #8]
 80067a2:	607a      	str	r2, [r7, #4]
 80067a4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80067a6:	2300      	movs	r3, #0
 80067a8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	68ba      	ldr	r2, [r7, #8]
 80067ae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	68fa      	ldr	r2, [r7, #12]
 80067b4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80067b6:	68ba      	ldr	r2, [r7, #8]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d812      	bhi.n	80067e4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	1ad2      	subs	r2, r2, r3
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	699b      	ldr	r3, [r3, #24]
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d302      	bcc.n	80067d2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80067cc:	2301      	movs	r3, #1
 80067ce:	617b      	str	r3, [r7, #20]
 80067d0:	e01b      	b.n	800680a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80067d2:	4b10      	ldr	r3, [pc, #64]	@ (8006814 <prvInsertTimerInActiveList+0x7c>)
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	3304      	adds	r3, #4
 80067da:	4619      	mov	r1, r3
 80067dc:	4610      	mov	r0, r2
 80067de:	f7fe f88f 	bl	8004900 <vListInsert>
 80067e2:	e012      	b.n	800680a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d206      	bcs.n	80067fa <prvInsertTimerInActiveList+0x62>
 80067ec:	68ba      	ldr	r2, [r7, #8]
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d302      	bcc.n	80067fa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80067f4:	2301      	movs	r3, #1
 80067f6:	617b      	str	r3, [r7, #20]
 80067f8:	e007      	b.n	800680a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80067fa:	4b07      	ldr	r3, [pc, #28]	@ (8006818 <prvInsertTimerInActiveList+0x80>)
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	3304      	adds	r3, #4
 8006802:	4619      	mov	r1, r3
 8006804:	4610      	mov	r0, r2
 8006806:	f7fe f87b 	bl	8004900 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800680a:	697b      	ldr	r3, [r7, #20]
}
 800680c:	4618      	mov	r0, r3
 800680e:	3718      	adds	r7, #24
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}
 8006814:	20000ea0 	.word	0x20000ea0
 8006818:	20000e9c 	.word	0x20000e9c

0800681c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b08e      	sub	sp, #56	@ 0x38
 8006820:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006822:	e0ce      	b.n	80069c2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2b00      	cmp	r3, #0
 8006828:	da19      	bge.n	800685e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800682a:	1d3b      	adds	r3, r7, #4
 800682c:	3304      	adds	r3, #4
 800682e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006832:	2b00      	cmp	r3, #0
 8006834:	d10b      	bne.n	800684e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800683a:	f383 8811 	msr	BASEPRI, r3
 800683e:	f3bf 8f6f 	isb	sy
 8006842:	f3bf 8f4f 	dsb	sy
 8006846:	61fb      	str	r3, [r7, #28]
}
 8006848:	bf00      	nop
 800684a:	bf00      	nop
 800684c:	e7fd      	b.n	800684a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800684e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006854:	6850      	ldr	r0, [r2, #4]
 8006856:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006858:	6892      	ldr	r2, [r2, #8]
 800685a:	4611      	mov	r1, r2
 800685c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2b00      	cmp	r3, #0
 8006862:	f2c0 80ae 	blt.w	80069c2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800686a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686c:	695b      	ldr	r3, [r3, #20]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d004      	beq.n	800687c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006874:	3304      	adds	r3, #4
 8006876:	4618      	mov	r0, r3
 8006878:	f7fe f87b 	bl	8004972 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800687c:	463b      	mov	r3, r7
 800687e:	4618      	mov	r0, r3
 8006880:	f7ff ff6a 	bl	8006758 <prvSampleTimeNow>
 8006884:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2b09      	cmp	r3, #9
 800688a:	f200 8097 	bhi.w	80069bc <prvProcessReceivedCommands+0x1a0>
 800688e:	a201      	add	r2, pc, #4	@ (adr r2, 8006894 <prvProcessReceivedCommands+0x78>)
 8006890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006894:	080068bd 	.word	0x080068bd
 8006898:	080068bd 	.word	0x080068bd
 800689c:	080068bd 	.word	0x080068bd
 80068a0:	08006933 	.word	0x08006933
 80068a4:	08006947 	.word	0x08006947
 80068a8:	08006993 	.word	0x08006993
 80068ac:	080068bd 	.word	0x080068bd
 80068b0:	080068bd 	.word	0x080068bd
 80068b4:	08006933 	.word	0x08006933
 80068b8:	08006947 	.word	0x08006947
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80068bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068c2:	f043 0301 	orr.w	r3, r3, #1
 80068c6:	b2da      	uxtb	r2, r3
 80068c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80068ce:	68ba      	ldr	r2, [r7, #8]
 80068d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d2:	699b      	ldr	r3, [r3, #24]
 80068d4:	18d1      	adds	r1, r2, r3
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068dc:	f7ff ff5c 	bl	8006798 <prvInsertTimerInActiveList>
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d06c      	beq.n	80069c0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80068e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e8:	6a1b      	ldr	r3, [r3, #32]
 80068ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068ec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80068ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068f4:	f003 0304 	and.w	r3, r3, #4
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d061      	beq.n	80069c0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80068fc:	68ba      	ldr	r2, [r7, #8]
 80068fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	441a      	add	r2, r3
 8006904:	2300      	movs	r3, #0
 8006906:	9300      	str	r3, [sp, #0]
 8006908:	2300      	movs	r3, #0
 800690a:	2100      	movs	r1, #0
 800690c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800690e:	f7ff fe01 	bl	8006514 <xTimerGenericCommand>
 8006912:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006914:	6a3b      	ldr	r3, [r7, #32]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d152      	bne.n	80069c0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800691a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800691e:	f383 8811 	msr	BASEPRI, r3
 8006922:	f3bf 8f6f 	isb	sy
 8006926:	f3bf 8f4f 	dsb	sy
 800692a:	61bb      	str	r3, [r7, #24]
}
 800692c:	bf00      	nop
 800692e:	bf00      	nop
 8006930:	e7fd      	b.n	800692e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006934:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006938:	f023 0301 	bic.w	r3, r3, #1
 800693c:	b2da      	uxtb	r2, r3
 800693e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006940:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006944:	e03d      	b.n	80069c2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006948:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800694c:	f043 0301 	orr.w	r3, r3, #1
 8006950:	b2da      	uxtb	r2, r3
 8006952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006954:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006958:	68ba      	ldr	r2, [r7, #8]
 800695a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800695c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800695e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006960:	699b      	ldr	r3, [r3, #24]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d10b      	bne.n	800697e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800696a:	f383 8811 	msr	BASEPRI, r3
 800696e:	f3bf 8f6f 	isb	sy
 8006972:	f3bf 8f4f 	dsb	sy
 8006976:	617b      	str	r3, [r7, #20]
}
 8006978:	bf00      	nop
 800697a:	bf00      	nop
 800697c:	e7fd      	b.n	800697a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800697e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006980:	699a      	ldr	r2, [r3, #24]
 8006982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006984:	18d1      	adds	r1, r2, r3
 8006986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006988:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800698a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800698c:	f7ff ff04 	bl	8006798 <prvInsertTimerInActiveList>
					break;
 8006990:	e017      	b.n	80069c2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006994:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006998:	f003 0302 	and.w	r3, r3, #2
 800699c:	2b00      	cmp	r3, #0
 800699e:	d103      	bne.n	80069a8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80069a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069a2:	f000 fbe9 	bl	8007178 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80069a6:	e00c      	b.n	80069c2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80069a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069ae:	f023 0301 	bic.w	r3, r3, #1
 80069b2:	b2da      	uxtb	r2, r3
 80069b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80069ba:	e002      	b.n	80069c2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80069bc:	bf00      	nop
 80069be:	e000      	b.n	80069c2 <prvProcessReceivedCommands+0x1a6>
					break;
 80069c0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80069c2:	4b08      	ldr	r3, [pc, #32]	@ (80069e4 <prvProcessReceivedCommands+0x1c8>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	1d39      	adds	r1, r7, #4
 80069c8:	2200      	movs	r2, #0
 80069ca:	4618      	mov	r0, r3
 80069cc:	f7fe fb14 	bl	8004ff8 <xQueueReceive>
 80069d0:	4603      	mov	r3, r0
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	f47f af26 	bne.w	8006824 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80069d8:	bf00      	nop
 80069da:	bf00      	nop
 80069dc:	3730      	adds	r7, #48	@ 0x30
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop
 80069e4:	20000ea4 	.word	0x20000ea4

080069e8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b088      	sub	sp, #32
 80069ec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80069ee:	e049      	b.n	8006a84 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80069f0:	4b2e      	ldr	r3, [pc, #184]	@ (8006aac <prvSwitchTimerLists+0xc4>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069fa:	4b2c      	ldr	r3, [pc, #176]	@ (8006aac <prvSwitchTimerLists+0xc4>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	3304      	adds	r3, #4
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f7fd ffb2 	bl	8004972 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6a1b      	ldr	r3, [r3, #32]
 8006a12:	68f8      	ldr	r0, [r7, #12]
 8006a14:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a1c:	f003 0304 	and.w	r3, r3, #4
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d02f      	beq.n	8006a84 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	699b      	ldr	r3, [r3, #24]
 8006a28:	693a      	ldr	r2, [r7, #16]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006a2e:	68ba      	ldr	r2, [r7, #8]
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d90e      	bls.n	8006a54 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	68ba      	ldr	r2, [r7, #8]
 8006a3a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006a42:	4b1a      	ldr	r3, [pc, #104]	@ (8006aac <prvSwitchTimerLists+0xc4>)
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	3304      	adds	r3, #4
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	4610      	mov	r0, r2
 8006a4e:	f7fd ff57 	bl	8004900 <vListInsert>
 8006a52:	e017      	b.n	8006a84 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a54:	2300      	movs	r3, #0
 8006a56:	9300      	str	r3, [sp, #0]
 8006a58:	2300      	movs	r3, #0
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	2100      	movs	r1, #0
 8006a5e:	68f8      	ldr	r0, [r7, #12]
 8006a60:	f7ff fd58 	bl	8006514 <xTimerGenericCommand>
 8006a64:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d10b      	bne.n	8006a84 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a70:	f383 8811 	msr	BASEPRI, r3
 8006a74:	f3bf 8f6f 	isb	sy
 8006a78:	f3bf 8f4f 	dsb	sy
 8006a7c:	603b      	str	r3, [r7, #0]
}
 8006a7e:	bf00      	nop
 8006a80:	bf00      	nop
 8006a82:	e7fd      	b.n	8006a80 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006a84:	4b09      	ldr	r3, [pc, #36]	@ (8006aac <prvSwitchTimerLists+0xc4>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1b0      	bne.n	80069f0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006a8e:	4b07      	ldr	r3, [pc, #28]	@ (8006aac <prvSwitchTimerLists+0xc4>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006a94:	4b06      	ldr	r3, [pc, #24]	@ (8006ab0 <prvSwitchTimerLists+0xc8>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a04      	ldr	r2, [pc, #16]	@ (8006aac <prvSwitchTimerLists+0xc4>)
 8006a9a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006a9c:	4a04      	ldr	r2, [pc, #16]	@ (8006ab0 <prvSwitchTimerLists+0xc8>)
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	6013      	str	r3, [r2, #0]
}
 8006aa2:	bf00      	nop
 8006aa4:	3718      	adds	r7, #24
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	20000e9c 	.word	0x20000e9c
 8006ab0:	20000ea0 	.word	0x20000ea0

08006ab4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b082      	sub	sp, #8
 8006ab8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006aba:	f000 f96d 	bl	8006d98 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006abe:	4b15      	ldr	r3, [pc, #84]	@ (8006b14 <prvCheckForValidListAndQueue+0x60>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d120      	bne.n	8006b08 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006ac6:	4814      	ldr	r0, [pc, #80]	@ (8006b18 <prvCheckForValidListAndQueue+0x64>)
 8006ac8:	f7fd fec9 	bl	800485e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006acc:	4813      	ldr	r0, [pc, #76]	@ (8006b1c <prvCheckForValidListAndQueue+0x68>)
 8006ace:	f7fd fec6 	bl	800485e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006ad2:	4b13      	ldr	r3, [pc, #76]	@ (8006b20 <prvCheckForValidListAndQueue+0x6c>)
 8006ad4:	4a10      	ldr	r2, [pc, #64]	@ (8006b18 <prvCheckForValidListAndQueue+0x64>)
 8006ad6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006ad8:	4b12      	ldr	r3, [pc, #72]	@ (8006b24 <prvCheckForValidListAndQueue+0x70>)
 8006ada:	4a10      	ldr	r2, [pc, #64]	@ (8006b1c <prvCheckForValidListAndQueue+0x68>)
 8006adc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006ade:	2300      	movs	r3, #0
 8006ae0:	9300      	str	r3, [sp, #0]
 8006ae2:	4b11      	ldr	r3, [pc, #68]	@ (8006b28 <prvCheckForValidListAndQueue+0x74>)
 8006ae4:	4a11      	ldr	r2, [pc, #68]	@ (8006b2c <prvCheckForValidListAndQueue+0x78>)
 8006ae6:	2110      	movs	r1, #16
 8006ae8:	200a      	movs	r0, #10
 8006aea:	f7fd ffd7 	bl	8004a9c <xQueueGenericCreateStatic>
 8006aee:	4603      	mov	r3, r0
 8006af0:	4a08      	ldr	r2, [pc, #32]	@ (8006b14 <prvCheckForValidListAndQueue+0x60>)
 8006af2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006af4:	4b07      	ldr	r3, [pc, #28]	@ (8006b14 <prvCheckForValidListAndQueue+0x60>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d005      	beq.n	8006b08 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006afc:	4b05      	ldr	r3, [pc, #20]	@ (8006b14 <prvCheckForValidListAndQueue+0x60>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	490b      	ldr	r1, [pc, #44]	@ (8006b30 <prvCheckForValidListAndQueue+0x7c>)
 8006b02:	4618      	mov	r0, r3
 8006b04:	f7fe fc6a 	bl	80053dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006b08:	f000 f978 	bl	8006dfc <vPortExitCritical>
}
 8006b0c:	bf00      	nop
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	20000ea4 	.word	0x20000ea4
 8006b18:	20000e74 	.word	0x20000e74
 8006b1c:	20000e88 	.word	0x20000e88
 8006b20:	20000e9c 	.word	0x20000e9c
 8006b24:	20000ea0 	.word	0x20000ea0
 8006b28:	20000f50 	.word	0x20000f50
 8006b2c:	20000eb0 	.word	0x20000eb0
 8006b30:	0800760c 	.word	0x0800760c

08006b34 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006b34:	b480      	push	{r7}
 8006b36:	b085      	sub	sp, #20
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	3b04      	subs	r3, #4
 8006b44:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006b4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	3b04      	subs	r3, #4
 8006b52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	f023 0201 	bic.w	r2, r3, #1
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	3b04      	subs	r3, #4
 8006b62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006b64:	4a0c      	ldr	r2, [pc, #48]	@ (8006b98 <pxPortInitialiseStack+0x64>)
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	3b14      	subs	r3, #20
 8006b6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006b70:	687a      	ldr	r2, [r7, #4]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	3b04      	subs	r3, #4
 8006b7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f06f 0202 	mvn.w	r2, #2
 8006b82:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	3b20      	subs	r3, #32
 8006b88:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3714      	adds	r7, #20
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr
 8006b98:	08006b9d 	.word	0x08006b9d

08006b9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b085      	sub	sp, #20
 8006ba0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006ba6:	4b13      	ldr	r3, [pc, #76]	@ (8006bf4 <prvTaskExitError+0x58>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bae:	d00b      	beq.n	8006bc8 <prvTaskExitError+0x2c>
	__asm volatile
 8006bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb4:	f383 8811 	msr	BASEPRI, r3
 8006bb8:	f3bf 8f6f 	isb	sy
 8006bbc:	f3bf 8f4f 	dsb	sy
 8006bc0:	60fb      	str	r3, [r7, #12]
}
 8006bc2:	bf00      	nop
 8006bc4:	bf00      	nop
 8006bc6:	e7fd      	b.n	8006bc4 <prvTaskExitError+0x28>
	__asm volatile
 8006bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bcc:	f383 8811 	msr	BASEPRI, r3
 8006bd0:	f3bf 8f6f 	isb	sy
 8006bd4:	f3bf 8f4f 	dsb	sy
 8006bd8:	60bb      	str	r3, [r7, #8]
}
 8006bda:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006bdc:	bf00      	nop
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d0fc      	beq.n	8006bde <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006be4:	bf00      	nop
 8006be6:	bf00      	nop
 8006be8:	3714      	adds	r7, #20
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	2000000c 	.word	0x2000000c
	...

08006c00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006c00:	4b07      	ldr	r3, [pc, #28]	@ (8006c20 <pxCurrentTCBConst2>)
 8006c02:	6819      	ldr	r1, [r3, #0]
 8006c04:	6808      	ldr	r0, [r1, #0]
 8006c06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c0a:	f380 8809 	msr	PSP, r0
 8006c0e:	f3bf 8f6f 	isb	sy
 8006c12:	f04f 0000 	mov.w	r0, #0
 8006c16:	f380 8811 	msr	BASEPRI, r0
 8006c1a:	4770      	bx	lr
 8006c1c:	f3af 8000 	nop.w

08006c20 <pxCurrentTCBConst2>:
 8006c20:	20000974 	.word	0x20000974
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006c24:	bf00      	nop
 8006c26:	bf00      	nop

08006c28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006c28:	4808      	ldr	r0, [pc, #32]	@ (8006c4c <prvPortStartFirstTask+0x24>)
 8006c2a:	6800      	ldr	r0, [r0, #0]
 8006c2c:	6800      	ldr	r0, [r0, #0]
 8006c2e:	f380 8808 	msr	MSP, r0
 8006c32:	f04f 0000 	mov.w	r0, #0
 8006c36:	f380 8814 	msr	CONTROL, r0
 8006c3a:	b662      	cpsie	i
 8006c3c:	b661      	cpsie	f
 8006c3e:	f3bf 8f4f 	dsb	sy
 8006c42:	f3bf 8f6f 	isb	sy
 8006c46:	df00      	svc	0
 8006c48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006c4a:	bf00      	nop
 8006c4c:	e000ed08 	.word	0xe000ed08

08006c50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b086      	sub	sp, #24
 8006c54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006c56:	4b47      	ldr	r3, [pc, #284]	@ (8006d74 <xPortStartScheduler+0x124>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a47      	ldr	r2, [pc, #284]	@ (8006d78 <xPortStartScheduler+0x128>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d10b      	bne.n	8006c78 <xPortStartScheduler+0x28>
	__asm volatile
 8006c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c64:	f383 8811 	msr	BASEPRI, r3
 8006c68:	f3bf 8f6f 	isb	sy
 8006c6c:	f3bf 8f4f 	dsb	sy
 8006c70:	60fb      	str	r3, [r7, #12]
}
 8006c72:	bf00      	nop
 8006c74:	bf00      	nop
 8006c76:	e7fd      	b.n	8006c74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006c78:	4b3e      	ldr	r3, [pc, #248]	@ (8006d74 <xPortStartScheduler+0x124>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a3f      	ldr	r2, [pc, #252]	@ (8006d7c <xPortStartScheduler+0x12c>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d10b      	bne.n	8006c9a <xPortStartScheduler+0x4a>
	__asm volatile
 8006c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c86:	f383 8811 	msr	BASEPRI, r3
 8006c8a:	f3bf 8f6f 	isb	sy
 8006c8e:	f3bf 8f4f 	dsb	sy
 8006c92:	613b      	str	r3, [r7, #16]
}
 8006c94:	bf00      	nop
 8006c96:	bf00      	nop
 8006c98:	e7fd      	b.n	8006c96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006c9a:	4b39      	ldr	r3, [pc, #228]	@ (8006d80 <xPortStartScheduler+0x130>)
 8006c9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	781b      	ldrb	r3, [r3, #0]
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	22ff      	movs	r2, #255	@ 0xff
 8006caa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	781b      	ldrb	r3, [r3, #0]
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006cb4:	78fb      	ldrb	r3, [r7, #3]
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006cbc:	b2da      	uxtb	r2, r3
 8006cbe:	4b31      	ldr	r3, [pc, #196]	@ (8006d84 <xPortStartScheduler+0x134>)
 8006cc0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006cc2:	4b31      	ldr	r3, [pc, #196]	@ (8006d88 <xPortStartScheduler+0x138>)
 8006cc4:	2207      	movs	r2, #7
 8006cc6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006cc8:	e009      	b.n	8006cde <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006cca:	4b2f      	ldr	r3, [pc, #188]	@ (8006d88 <xPortStartScheduler+0x138>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	3b01      	subs	r3, #1
 8006cd0:	4a2d      	ldr	r2, [pc, #180]	@ (8006d88 <xPortStartScheduler+0x138>)
 8006cd2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006cd4:	78fb      	ldrb	r3, [r7, #3]
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	005b      	lsls	r3, r3, #1
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006cde:	78fb      	ldrb	r3, [r7, #3]
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ce6:	2b80      	cmp	r3, #128	@ 0x80
 8006ce8:	d0ef      	beq.n	8006cca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006cea:	4b27      	ldr	r3, [pc, #156]	@ (8006d88 <xPortStartScheduler+0x138>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f1c3 0307 	rsb	r3, r3, #7
 8006cf2:	2b04      	cmp	r3, #4
 8006cf4:	d00b      	beq.n	8006d0e <xPortStartScheduler+0xbe>
	__asm volatile
 8006cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cfa:	f383 8811 	msr	BASEPRI, r3
 8006cfe:	f3bf 8f6f 	isb	sy
 8006d02:	f3bf 8f4f 	dsb	sy
 8006d06:	60bb      	str	r3, [r7, #8]
}
 8006d08:	bf00      	nop
 8006d0a:	bf00      	nop
 8006d0c:	e7fd      	b.n	8006d0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006d0e:	4b1e      	ldr	r3, [pc, #120]	@ (8006d88 <xPortStartScheduler+0x138>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	021b      	lsls	r3, r3, #8
 8006d14:	4a1c      	ldr	r2, [pc, #112]	@ (8006d88 <xPortStartScheduler+0x138>)
 8006d16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006d18:	4b1b      	ldr	r3, [pc, #108]	@ (8006d88 <xPortStartScheduler+0x138>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006d20:	4a19      	ldr	r2, [pc, #100]	@ (8006d88 <xPortStartScheduler+0x138>)
 8006d22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	b2da      	uxtb	r2, r3
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006d2c:	4b17      	ldr	r3, [pc, #92]	@ (8006d8c <xPortStartScheduler+0x13c>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a16      	ldr	r2, [pc, #88]	@ (8006d8c <xPortStartScheduler+0x13c>)
 8006d32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006d36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006d38:	4b14      	ldr	r3, [pc, #80]	@ (8006d8c <xPortStartScheduler+0x13c>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a13      	ldr	r2, [pc, #76]	@ (8006d8c <xPortStartScheduler+0x13c>)
 8006d3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006d42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006d44:	f000 f8da 	bl	8006efc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006d48:	4b11      	ldr	r3, [pc, #68]	@ (8006d90 <xPortStartScheduler+0x140>)
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006d4e:	f000 f8f9 	bl	8006f44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006d52:	4b10      	ldr	r3, [pc, #64]	@ (8006d94 <xPortStartScheduler+0x144>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a0f      	ldr	r2, [pc, #60]	@ (8006d94 <xPortStartScheduler+0x144>)
 8006d58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006d5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006d5e:	f7ff ff63 	bl	8006c28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006d62:	f7fe ff73 	bl	8005c4c <vTaskSwitchContext>
	prvTaskExitError();
 8006d66:	f7ff ff19 	bl	8006b9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006d6a:	2300      	movs	r3, #0
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3718      	adds	r7, #24
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	e000ed00 	.word	0xe000ed00
 8006d78:	410fc271 	.word	0x410fc271
 8006d7c:	410fc270 	.word	0x410fc270
 8006d80:	e000e400 	.word	0xe000e400
 8006d84:	20000fa0 	.word	0x20000fa0
 8006d88:	20000fa4 	.word	0x20000fa4
 8006d8c:	e000ed20 	.word	0xe000ed20
 8006d90:	2000000c 	.word	0x2000000c
 8006d94:	e000ef34 	.word	0xe000ef34

08006d98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0
	__asm volatile
 8006d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da2:	f383 8811 	msr	BASEPRI, r3
 8006da6:	f3bf 8f6f 	isb	sy
 8006daa:	f3bf 8f4f 	dsb	sy
 8006dae:	607b      	str	r3, [r7, #4]
}
 8006db0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006db2:	4b10      	ldr	r3, [pc, #64]	@ (8006df4 <vPortEnterCritical+0x5c>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	3301      	adds	r3, #1
 8006db8:	4a0e      	ldr	r2, [pc, #56]	@ (8006df4 <vPortEnterCritical+0x5c>)
 8006dba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8006df4 <vPortEnterCritical+0x5c>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d110      	bne.n	8006de6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8006df8 <vPortEnterCritical+0x60>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d00b      	beq.n	8006de6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd2:	f383 8811 	msr	BASEPRI, r3
 8006dd6:	f3bf 8f6f 	isb	sy
 8006dda:	f3bf 8f4f 	dsb	sy
 8006dde:	603b      	str	r3, [r7, #0]
}
 8006de0:	bf00      	nop
 8006de2:	bf00      	nop
 8006de4:	e7fd      	b.n	8006de2 <vPortEnterCritical+0x4a>
	}
}
 8006de6:	bf00      	nop
 8006de8:	370c      	adds	r7, #12
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	2000000c 	.word	0x2000000c
 8006df8:	e000ed04 	.word	0xe000ed04

08006dfc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b083      	sub	sp, #12
 8006e00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006e02:	4b12      	ldr	r3, [pc, #72]	@ (8006e4c <vPortExitCritical+0x50>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d10b      	bne.n	8006e22 <vPortExitCritical+0x26>
	__asm volatile
 8006e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0e:	f383 8811 	msr	BASEPRI, r3
 8006e12:	f3bf 8f6f 	isb	sy
 8006e16:	f3bf 8f4f 	dsb	sy
 8006e1a:	607b      	str	r3, [r7, #4]
}
 8006e1c:	bf00      	nop
 8006e1e:	bf00      	nop
 8006e20:	e7fd      	b.n	8006e1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006e22:	4b0a      	ldr	r3, [pc, #40]	@ (8006e4c <vPortExitCritical+0x50>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	3b01      	subs	r3, #1
 8006e28:	4a08      	ldr	r2, [pc, #32]	@ (8006e4c <vPortExitCritical+0x50>)
 8006e2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006e2c:	4b07      	ldr	r3, [pc, #28]	@ (8006e4c <vPortExitCritical+0x50>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d105      	bne.n	8006e40 <vPortExitCritical+0x44>
 8006e34:	2300      	movs	r3, #0
 8006e36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	f383 8811 	msr	BASEPRI, r3
}
 8006e3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006e40:	bf00      	nop
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr
 8006e4c:	2000000c 	.word	0x2000000c

08006e50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006e50:	f3ef 8009 	mrs	r0, PSP
 8006e54:	f3bf 8f6f 	isb	sy
 8006e58:	4b15      	ldr	r3, [pc, #84]	@ (8006eb0 <pxCurrentTCBConst>)
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	f01e 0f10 	tst.w	lr, #16
 8006e60:	bf08      	it	eq
 8006e62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006e66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e6a:	6010      	str	r0, [r2, #0]
 8006e6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006e70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006e74:	f380 8811 	msr	BASEPRI, r0
 8006e78:	f3bf 8f4f 	dsb	sy
 8006e7c:	f3bf 8f6f 	isb	sy
 8006e80:	f7fe fee4 	bl	8005c4c <vTaskSwitchContext>
 8006e84:	f04f 0000 	mov.w	r0, #0
 8006e88:	f380 8811 	msr	BASEPRI, r0
 8006e8c:	bc09      	pop	{r0, r3}
 8006e8e:	6819      	ldr	r1, [r3, #0]
 8006e90:	6808      	ldr	r0, [r1, #0]
 8006e92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e96:	f01e 0f10 	tst.w	lr, #16
 8006e9a:	bf08      	it	eq
 8006e9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006ea0:	f380 8809 	msr	PSP, r0
 8006ea4:	f3bf 8f6f 	isb	sy
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop
 8006eac:	f3af 8000 	nop.w

08006eb0 <pxCurrentTCBConst>:
 8006eb0:	20000974 	.word	0x20000974
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006eb4:	bf00      	nop
 8006eb6:	bf00      	nop

08006eb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b082      	sub	sp, #8
 8006ebc:	af00      	add	r7, sp, #0
	__asm volatile
 8006ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec2:	f383 8811 	msr	BASEPRI, r3
 8006ec6:	f3bf 8f6f 	isb	sy
 8006eca:	f3bf 8f4f 	dsb	sy
 8006ece:	607b      	str	r3, [r7, #4]
}
 8006ed0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006ed2:	f7fe fe01 	bl	8005ad8 <xTaskIncrementTick>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d003      	beq.n	8006ee4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006edc:	4b06      	ldr	r3, [pc, #24]	@ (8006ef8 <xPortSysTickHandler+0x40>)
 8006ede:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ee2:	601a      	str	r2, [r3, #0]
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	f383 8811 	msr	BASEPRI, r3
}
 8006eee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006ef0:	bf00      	nop
 8006ef2:	3708      	adds	r7, #8
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}
 8006ef8:	e000ed04 	.word	0xe000ed04

08006efc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006efc:	b480      	push	{r7}
 8006efe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006f00:	4b0b      	ldr	r3, [pc, #44]	@ (8006f30 <vPortSetupTimerInterrupt+0x34>)
 8006f02:	2200      	movs	r2, #0
 8006f04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006f06:	4b0b      	ldr	r3, [pc, #44]	@ (8006f34 <vPortSetupTimerInterrupt+0x38>)
 8006f08:	2200      	movs	r2, #0
 8006f0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f38 <vPortSetupTimerInterrupt+0x3c>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a0a      	ldr	r2, [pc, #40]	@ (8006f3c <vPortSetupTimerInterrupt+0x40>)
 8006f12:	fba2 2303 	umull	r2, r3, r2, r3
 8006f16:	099b      	lsrs	r3, r3, #6
 8006f18:	4a09      	ldr	r2, [pc, #36]	@ (8006f40 <vPortSetupTimerInterrupt+0x44>)
 8006f1a:	3b01      	subs	r3, #1
 8006f1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006f1e:	4b04      	ldr	r3, [pc, #16]	@ (8006f30 <vPortSetupTimerInterrupt+0x34>)
 8006f20:	2207      	movs	r2, #7
 8006f22:	601a      	str	r2, [r3, #0]
}
 8006f24:	bf00      	nop
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr
 8006f2e:	bf00      	nop
 8006f30:	e000e010 	.word	0xe000e010
 8006f34:	e000e018 	.word	0xe000e018
 8006f38:	20000000 	.word	0x20000000
 8006f3c:	10624dd3 	.word	0x10624dd3
 8006f40:	e000e014 	.word	0xe000e014

08006f44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006f44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006f54 <vPortEnableVFP+0x10>
 8006f48:	6801      	ldr	r1, [r0, #0]
 8006f4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006f4e:	6001      	str	r1, [r0, #0]
 8006f50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006f52:	bf00      	nop
 8006f54:	e000ed88 	.word	0xe000ed88

08006f58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006f58:	b480      	push	{r7}
 8006f5a:	b085      	sub	sp, #20
 8006f5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006f5e:	f3ef 8305 	mrs	r3, IPSR
 8006f62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2b0f      	cmp	r3, #15
 8006f68:	d915      	bls.n	8006f96 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006f6a:	4a18      	ldr	r2, [pc, #96]	@ (8006fcc <vPortValidateInterruptPriority+0x74>)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	4413      	add	r3, r2
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006f74:	4b16      	ldr	r3, [pc, #88]	@ (8006fd0 <vPortValidateInterruptPriority+0x78>)
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	7afa      	ldrb	r2, [r7, #11]
 8006f7a:	429a      	cmp	r2, r3
 8006f7c:	d20b      	bcs.n	8006f96 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f82:	f383 8811 	msr	BASEPRI, r3
 8006f86:	f3bf 8f6f 	isb	sy
 8006f8a:	f3bf 8f4f 	dsb	sy
 8006f8e:	607b      	str	r3, [r7, #4]
}
 8006f90:	bf00      	nop
 8006f92:	bf00      	nop
 8006f94:	e7fd      	b.n	8006f92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006f96:	4b0f      	ldr	r3, [pc, #60]	@ (8006fd4 <vPortValidateInterruptPriority+0x7c>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8006fd8 <vPortValidateInterruptPriority+0x80>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d90b      	bls.n	8006fbe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006faa:	f383 8811 	msr	BASEPRI, r3
 8006fae:	f3bf 8f6f 	isb	sy
 8006fb2:	f3bf 8f4f 	dsb	sy
 8006fb6:	603b      	str	r3, [r7, #0]
}
 8006fb8:	bf00      	nop
 8006fba:	bf00      	nop
 8006fbc:	e7fd      	b.n	8006fba <vPortValidateInterruptPriority+0x62>
	}
 8006fbe:	bf00      	nop
 8006fc0:	3714      	adds	r7, #20
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	e000e3f0 	.word	0xe000e3f0
 8006fd0:	20000fa0 	.word	0x20000fa0
 8006fd4:	e000ed0c 	.word	0xe000ed0c
 8006fd8:	20000fa4 	.word	0x20000fa4

08006fdc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b08a      	sub	sp, #40	@ 0x28
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006fe8:	f7fe fcba 	bl	8005960 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006fec:	4b5c      	ldr	r3, [pc, #368]	@ (8007160 <pvPortMalloc+0x184>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d101      	bne.n	8006ff8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006ff4:	f000 f924 	bl	8007240 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006ff8:	4b5a      	ldr	r3, [pc, #360]	@ (8007164 <pvPortMalloc+0x188>)
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4013      	ands	r3, r2
 8007000:	2b00      	cmp	r3, #0
 8007002:	f040 8095 	bne.w	8007130 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d01e      	beq.n	800704a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800700c:	2208      	movs	r2, #8
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	4413      	add	r3, r2
 8007012:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f003 0307 	and.w	r3, r3, #7
 800701a:	2b00      	cmp	r3, #0
 800701c:	d015      	beq.n	800704a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f023 0307 	bic.w	r3, r3, #7
 8007024:	3308      	adds	r3, #8
 8007026:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f003 0307 	and.w	r3, r3, #7
 800702e:	2b00      	cmp	r3, #0
 8007030:	d00b      	beq.n	800704a <pvPortMalloc+0x6e>
	__asm volatile
 8007032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007036:	f383 8811 	msr	BASEPRI, r3
 800703a:	f3bf 8f6f 	isb	sy
 800703e:	f3bf 8f4f 	dsb	sy
 8007042:	617b      	str	r3, [r7, #20]
}
 8007044:	bf00      	nop
 8007046:	bf00      	nop
 8007048:	e7fd      	b.n	8007046 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d06f      	beq.n	8007130 <pvPortMalloc+0x154>
 8007050:	4b45      	ldr	r3, [pc, #276]	@ (8007168 <pvPortMalloc+0x18c>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	429a      	cmp	r2, r3
 8007058:	d86a      	bhi.n	8007130 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800705a:	4b44      	ldr	r3, [pc, #272]	@ (800716c <pvPortMalloc+0x190>)
 800705c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800705e:	4b43      	ldr	r3, [pc, #268]	@ (800716c <pvPortMalloc+0x190>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007064:	e004      	b.n	8007070 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007068:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800706a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	429a      	cmp	r2, r3
 8007078:	d903      	bls.n	8007082 <pvPortMalloc+0xa6>
 800707a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1f1      	bne.n	8007066 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007082:	4b37      	ldr	r3, [pc, #220]	@ (8007160 <pvPortMalloc+0x184>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007088:	429a      	cmp	r2, r3
 800708a:	d051      	beq.n	8007130 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800708c:	6a3b      	ldr	r3, [r7, #32]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2208      	movs	r2, #8
 8007092:	4413      	add	r3, r2
 8007094:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	6a3b      	ldr	r3, [r7, #32]
 800709c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800709e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a0:	685a      	ldr	r2, [r3, #4]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	1ad2      	subs	r2, r2, r3
 80070a6:	2308      	movs	r3, #8
 80070a8:	005b      	lsls	r3, r3, #1
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d920      	bls.n	80070f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80070ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4413      	add	r3, r2
 80070b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	f003 0307 	and.w	r3, r3, #7
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d00b      	beq.n	80070d8 <pvPortMalloc+0xfc>
	__asm volatile
 80070c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c4:	f383 8811 	msr	BASEPRI, r3
 80070c8:	f3bf 8f6f 	isb	sy
 80070cc:	f3bf 8f4f 	dsb	sy
 80070d0:	613b      	str	r3, [r7, #16]
}
 80070d2:	bf00      	nop
 80070d4:	bf00      	nop
 80070d6:	e7fd      	b.n	80070d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80070d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070da:	685a      	ldr	r2, [r3, #4]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	1ad2      	subs	r2, r2, r3
 80070e0:	69bb      	ldr	r3, [r7, #24]
 80070e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80070e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e6:	687a      	ldr	r2, [r7, #4]
 80070e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80070ea:	69b8      	ldr	r0, [r7, #24]
 80070ec:	f000 f90a 	bl	8007304 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80070f0:	4b1d      	ldr	r3, [pc, #116]	@ (8007168 <pvPortMalloc+0x18c>)
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	1ad3      	subs	r3, r2, r3
 80070fa:	4a1b      	ldr	r2, [pc, #108]	@ (8007168 <pvPortMalloc+0x18c>)
 80070fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80070fe:	4b1a      	ldr	r3, [pc, #104]	@ (8007168 <pvPortMalloc+0x18c>)
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	4b1b      	ldr	r3, [pc, #108]	@ (8007170 <pvPortMalloc+0x194>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	429a      	cmp	r2, r3
 8007108:	d203      	bcs.n	8007112 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800710a:	4b17      	ldr	r3, [pc, #92]	@ (8007168 <pvPortMalloc+0x18c>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a18      	ldr	r2, [pc, #96]	@ (8007170 <pvPortMalloc+0x194>)
 8007110:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007114:	685a      	ldr	r2, [r3, #4]
 8007116:	4b13      	ldr	r3, [pc, #76]	@ (8007164 <pvPortMalloc+0x188>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	431a      	orrs	r2, r3
 800711c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007122:	2200      	movs	r2, #0
 8007124:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007126:	4b13      	ldr	r3, [pc, #76]	@ (8007174 <pvPortMalloc+0x198>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	3301      	adds	r3, #1
 800712c:	4a11      	ldr	r2, [pc, #68]	@ (8007174 <pvPortMalloc+0x198>)
 800712e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007130:	f7fe fc24 	bl	800597c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	f003 0307 	and.w	r3, r3, #7
 800713a:	2b00      	cmp	r3, #0
 800713c:	d00b      	beq.n	8007156 <pvPortMalloc+0x17a>
	__asm volatile
 800713e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007142:	f383 8811 	msr	BASEPRI, r3
 8007146:	f3bf 8f6f 	isb	sy
 800714a:	f3bf 8f4f 	dsb	sy
 800714e:	60fb      	str	r3, [r7, #12]
}
 8007150:	bf00      	nop
 8007152:	bf00      	nop
 8007154:	e7fd      	b.n	8007152 <pvPortMalloc+0x176>
	return pvReturn;
 8007156:	69fb      	ldr	r3, [r7, #28]
}
 8007158:	4618      	mov	r0, r3
 800715a:	3728      	adds	r7, #40	@ 0x28
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}
 8007160:	20001f50 	.word	0x20001f50
 8007164:	20001f64 	.word	0x20001f64
 8007168:	20001f54 	.word	0x20001f54
 800716c:	20001f48 	.word	0x20001f48
 8007170:	20001f58 	.word	0x20001f58
 8007174:	20001f5c 	.word	0x20001f5c

08007178 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b086      	sub	sp, #24
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d04f      	beq.n	800722a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800718a:	2308      	movs	r3, #8
 800718c:	425b      	negs	r3, r3
 800718e:	697a      	ldr	r2, [r7, #20]
 8007190:	4413      	add	r3, r2
 8007192:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	685a      	ldr	r2, [r3, #4]
 800719c:	4b25      	ldr	r3, [pc, #148]	@ (8007234 <vPortFree+0xbc>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4013      	ands	r3, r2
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10b      	bne.n	80071be <vPortFree+0x46>
	__asm volatile
 80071a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071aa:	f383 8811 	msr	BASEPRI, r3
 80071ae:	f3bf 8f6f 	isb	sy
 80071b2:	f3bf 8f4f 	dsb	sy
 80071b6:	60fb      	str	r3, [r7, #12]
}
 80071b8:	bf00      	nop
 80071ba:	bf00      	nop
 80071bc:	e7fd      	b.n	80071ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00b      	beq.n	80071de <vPortFree+0x66>
	__asm volatile
 80071c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ca:	f383 8811 	msr	BASEPRI, r3
 80071ce:	f3bf 8f6f 	isb	sy
 80071d2:	f3bf 8f4f 	dsb	sy
 80071d6:	60bb      	str	r3, [r7, #8]
}
 80071d8:	bf00      	nop
 80071da:	bf00      	nop
 80071dc:	e7fd      	b.n	80071da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	685a      	ldr	r2, [r3, #4]
 80071e2:	4b14      	ldr	r3, [pc, #80]	@ (8007234 <vPortFree+0xbc>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4013      	ands	r3, r2
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d01e      	beq.n	800722a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d11a      	bne.n	800722a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	685a      	ldr	r2, [r3, #4]
 80071f8:	4b0e      	ldr	r3, [pc, #56]	@ (8007234 <vPortFree+0xbc>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	43db      	mvns	r3, r3
 80071fe:	401a      	ands	r2, r3
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007204:	f7fe fbac 	bl	8005960 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	685a      	ldr	r2, [r3, #4]
 800720c:	4b0a      	ldr	r3, [pc, #40]	@ (8007238 <vPortFree+0xc0>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4413      	add	r3, r2
 8007212:	4a09      	ldr	r2, [pc, #36]	@ (8007238 <vPortFree+0xc0>)
 8007214:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007216:	6938      	ldr	r0, [r7, #16]
 8007218:	f000 f874 	bl	8007304 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800721c:	4b07      	ldr	r3, [pc, #28]	@ (800723c <vPortFree+0xc4>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3301      	adds	r3, #1
 8007222:	4a06      	ldr	r2, [pc, #24]	@ (800723c <vPortFree+0xc4>)
 8007224:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007226:	f7fe fba9 	bl	800597c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800722a:	bf00      	nop
 800722c:	3718      	adds	r7, #24
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	20001f64 	.word	0x20001f64
 8007238:	20001f54 	.word	0x20001f54
 800723c:	20001f60 	.word	0x20001f60

08007240 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007240:	b480      	push	{r7}
 8007242:	b085      	sub	sp, #20
 8007244:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007246:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 800724a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800724c:	4b27      	ldr	r3, [pc, #156]	@ (80072ec <prvHeapInit+0xac>)
 800724e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f003 0307 	and.w	r3, r3, #7
 8007256:	2b00      	cmp	r3, #0
 8007258:	d00c      	beq.n	8007274 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	3307      	adds	r3, #7
 800725e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f023 0307 	bic.w	r3, r3, #7
 8007266:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007268:	68ba      	ldr	r2, [r7, #8]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	1ad3      	subs	r3, r2, r3
 800726e:	4a1f      	ldr	r2, [pc, #124]	@ (80072ec <prvHeapInit+0xac>)
 8007270:	4413      	add	r3, r2
 8007272:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007278:	4a1d      	ldr	r2, [pc, #116]	@ (80072f0 <prvHeapInit+0xb0>)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800727e:	4b1c      	ldr	r3, [pc, #112]	@ (80072f0 <prvHeapInit+0xb0>)
 8007280:	2200      	movs	r2, #0
 8007282:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	68ba      	ldr	r2, [r7, #8]
 8007288:	4413      	add	r3, r2
 800728a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800728c:	2208      	movs	r2, #8
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	1a9b      	subs	r3, r3, r2
 8007292:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f023 0307 	bic.w	r3, r3, #7
 800729a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	4a15      	ldr	r2, [pc, #84]	@ (80072f4 <prvHeapInit+0xb4>)
 80072a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80072a2:	4b14      	ldr	r3, [pc, #80]	@ (80072f4 <prvHeapInit+0xb4>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2200      	movs	r2, #0
 80072a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80072aa:	4b12      	ldr	r3, [pc, #72]	@ (80072f4 <prvHeapInit+0xb4>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2200      	movs	r2, #0
 80072b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	68fa      	ldr	r2, [r7, #12]
 80072ba:	1ad2      	subs	r2, r2, r3
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80072c0:	4b0c      	ldr	r3, [pc, #48]	@ (80072f4 <prvHeapInit+0xb4>)
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	4a0a      	ldr	r2, [pc, #40]	@ (80072f8 <prvHeapInit+0xb8>)
 80072ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	4a09      	ldr	r2, [pc, #36]	@ (80072fc <prvHeapInit+0xbc>)
 80072d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80072d8:	4b09      	ldr	r3, [pc, #36]	@ (8007300 <prvHeapInit+0xc0>)
 80072da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80072de:	601a      	str	r2, [r3, #0]
}
 80072e0:	bf00      	nop
 80072e2:	3714      	adds	r7, #20
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr
 80072ec:	20000fa8 	.word	0x20000fa8
 80072f0:	20001f48 	.word	0x20001f48
 80072f4:	20001f50 	.word	0x20001f50
 80072f8:	20001f58 	.word	0x20001f58
 80072fc:	20001f54 	.word	0x20001f54
 8007300:	20001f64 	.word	0x20001f64

08007304 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800730c:	4b28      	ldr	r3, [pc, #160]	@ (80073b0 <prvInsertBlockIntoFreeList+0xac>)
 800730e:	60fb      	str	r3, [r7, #12]
 8007310:	e002      	b.n	8007318 <prvInsertBlockIntoFreeList+0x14>
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	60fb      	str	r3, [r7, #12]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	429a      	cmp	r2, r3
 8007320:	d8f7      	bhi.n	8007312 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	68ba      	ldr	r2, [r7, #8]
 800732c:	4413      	add	r3, r2
 800732e:	687a      	ldr	r2, [r7, #4]
 8007330:	429a      	cmp	r2, r3
 8007332:	d108      	bne.n	8007346 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	685a      	ldr	r2, [r3, #4]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	441a      	add	r2, r3
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	441a      	add	r2, r3
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	429a      	cmp	r2, r3
 8007358:	d118      	bne.n	800738c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	4b15      	ldr	r3, [pc, #84]	@ (80073b4 <prvInsertBlockIntoFreeList+0xb0>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	429a      	cmp	r2, r3
 8007364:	d00d      	beq.n	8007382 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	685a      	ldr	r2, [r3, #4]
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	441a      	add	r2, r3
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	601a      	str	r2, [r3, #0]
 8007380:	e008      	b.n	8007394 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007382:	4b0c      	ldr	r3, [pc, #48]	@ (80073b4 <prvInsertBlockIntoFreeList+0xb0>)
 8007384:	681a      	ldr	r2, [r3, #0]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	601a      	str	r2, [r3, #0]
 800738a:	e003      	b.n	8007394 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007394:	68fa      	ldr	r2, [r7, #12]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	429a      	cmp	r2, r3
 800739a:	d002      	beq.n	80073a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80073a2:	bf00      	nop
 80073a4:	3714      	adds	r7, #20
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr
 80073ae:	bf00      	nop
 80073b0:	20001f48 	.word	0x20001f48
 80073b4:	20001f50 	.word	0x20001f50

080073b8 <memset>:
 80073b8:	4402      	add	r2, r0
 80073ba:	4603      	mov	r3, r0
 80073bc:	4293      	cmp	r3, r2
 80073be:	d100      	bne.n	80073c2 <memset+0xa>
 80073c0:	4770      	bx	lr
 80073c2:	f803 1b01 	strb.w	r1, [r3], #1
 80073c6:	e7f9      	b.n	80073bc <memset+0x4>

080073c8 <__libc_init_array>:
 80073c8:	b570      	push	{r4, r5, r6, lr}
 80073ca:	4d0d      	ldr	r5, [pc, #52]	@ (8007400 <__libc_init_array+0x38>)
 80073cc:	4c0d      	ldr	r4, [pc, #52]	@ (8007404 <__libc_init_array+0x3c>)
 80073ce:	1b64      	subs	r4, r4, r5
 80073d0:	10a4      	asrs	r4, r4, #2
 80073d2:	2600      	movs	r6, #0
 80073d4:	42a6      	cmp	r6, r4
 80073d6:	d109      	bne.n	80073ec <__libc_init_array+0x24>
 80073d8:	4d0b      	ldr	r5, [pc, #44]	@ (8007408 <__libc_init_array+0x40>)
 80073da:	4c0c      	ldr	r4, [pc, #48]	@ (800740c <__libc_init_array+0x44>)
 80073dc:	f000 f8dc 	bl	8007598 <_init>
 80073e0:	1b64      	subs	r4, r4, r5
 80073e2:	10a4      	asrs	r4, r4, #2
 80073e4:	2600      	movs	r6, #0
 80073e6:	42a6      	cmp	r6, r4
 80073e8:	d105      	bne.n	80073f6 <__libc_init_array+0x2e>
 80073ea:	bd70      	pop	{r4, r5, r6, pc}
 80073ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80073f0:	4798      	blx	r3
 80073f2:	3601      	adds	r6, #1
 80073f4:	e7ee      	b.n	80073d4 <__libc_init_array+0xc>
 80073f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80073fa:	4798      	blx	r3
 80073fc:	3601      	adds	r6, #1
 80073fe:	e7f2      	b.n	80073e6 <__libc_init_array+0x1e>
 8007400:	08007718 	.word	0x08007718
 8007404:	08007718 	.word	0x08007718
 8007408:	08007718 	.word	0x08007718
 800740c:	0800771c 	.word	0x0800771c

08007410 <__retarget_lock_acquire_recursive>:
 8007410:	4770      	bx	lr

08007412 <__retarget_lock_release_recursive>:
 8007412:	4770      	bx	lr

08007414 <_reclaim_reent>:
 8007414:	4b2d      	ldr	r3, [pc, #180]	@ (80074cc <_reclaim_reent+0xb8>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4283      	cmp	r3, r0
 800741a:	b570      	push	{r4, r5, r6, lr}
 800741c:	4604      	mov	r4, r0
 800741e:	d053      	beq.n	80074c8 <_reclaim_reent+0xb4>
 8007420:	69c3      	ldr	r3, [r0, #28]
 8007422:	b31b      	cbz	r3, 800746c <_reclaim_reent+0x58>
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	b163      	cbz	r3, 8007442 <_reclaim_reent+0x2e>
 8007428:	2500      	movs	r5, #0
 800742a:	69e3      	ldr	r3, [r4, #28]
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	5959      	ldr	r1, [r3, r5]
 8007430:	b9b1      	cbnz	r1, 8007460 <_reclaim_reent+0x4c>
 8007432:	3504      	adds	r5, #4
 8007434:	2d80      	cmp	r5, #128	@ 0x80
 8007436:	d1f8      	bne.n	800742a <_reclaim_reent+0x16>
 8007438:	69e3      	ldr	r3, [r4, #28]
 800743a:	4620      	mov	r0, r4
 800743c:	68d9      	ldr	r1, [r3, #12]
 800743e:	f000 f855 	bl	80074ec <_free_r>
 8007442:	69e3      	ldr	r3, [r4, #28]
 8007444:	6819      	ldr	r1, [r3, #0]
 8007446:	b111      	cbz	r1, 800744e <_reclaim_reent+0x3a>
 8007448:	4620      	mov	r0, r4
 800744a:	f000 f84f 	bl	80074ec <_free_r>
 800744e:	69e3      	ldr	r3, [r4, #28]
 8007450:	689d      	ldr	r5, [r3, #8]
 8007452:	b15d      	cbz	r5, 800746c <_reclaim_reent+0x58>
 8007454:	4629      	mov	r1, r5
 8007456:	4620      	mov	r0, r4
 8007458:	682d      	ldr	r5, [r5, #0]
 800745a:	f000 f847 	bl	80074ec <_free_r>
 800745e:	e7f8      	b.n	8007452 <_reclaim_reent+0x3e>
 8007460:	680e      	ldr	r6, [r1, #0]
 8007462:	4620      	mov	r0, r4
 8007464:	f000 f842 	bl	80074ec <_free_r>
 8007468:	4631      	mov	r1, r6
 800746a:	e7e1      	b.n	8007430 <_reclaim_reent+0x1c>
 800746c:	6961      	ldr	r1, [r4, #20]
 800746e:	b111      	cbz	r1, 8007476 <_reclaim_reent+0x62>
 8007470:	4620      	mov	r0, r4
 8007472:	f000 f83b 	bl	80074ec <_free_r>
 8007476:	69e1      	ldr	r1, [r4, #28]
 8007478:	b111      	cbz	r1, 8007480 <_reclaim_reent+0x6c>
 800747a:	4620      	mov	r0, r4
 800747c:	f000 f836 	bl	80074ec <_free_r>
 8007480:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007482:	b111      	cbz	r1, 800748a <_reclaim_reent+0x76>
 8007484:	4620      	mov	r0, r4
 8007486:	f000 f831 	bl	80074ec <_free_r>
 800748a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800748c:	b111      	cbz	r1, 8007494 <_reclaim_reent+0x80>
 800748e:	4620      	mov	r0, r4
 8007490:	f000 f82c 	bl	80074ec <_free_r>
 8007494:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007496:	b111      	cbz	r1, 800749e <_reclaim_reent+0x8a>
 8007498:	4620      	mov	r0, r4
 800749a:	f000 f827 	bl	80074ec <_free_r>
 800749e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80074a0:	b111      	cbz	r1, 80074a8 <_reclaim_reent+0x94>
 80074a2:	4620      	mov	r0, r4
 80074a4:	f000 f822 	bl	80074ec <_free_r>
 80074a8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80074aa:	b111      	cbz	r1, 80074b2 <_reclaim_reent+0x9e>
 80074ac:	4620      	mov	r0, r4
 80074ae:	f000 f81d 	bl	80074ec <_free_r>
 80074b2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80074b4:	b111      	cbz	r1, 80074bc <_reclaim_reent+0xa8>
 80074b6:	4620      	mov	r0, r4
 80074b8:	f000 f818 	bl	80074ec <_free_r>
 80074bc:	6a23      	ldr	r3, [r4, #32]
 80074be:	b11b      	cbz	r3, 80074c8 <_reclaim_reent+0xb4>
 80074c0:	4620      	mov	r0, r4
 80074c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80074c6:	4718      	bx	r3
 80074c8:	bd70      	pop	{r4, r5, r6, pc}
 80074ca:	bf00      	nop
 80074cc:	20000010 	.word	0x20000010

080074d0 <memcpy>:
 80074d0:	440a      	add	r2, r1
 80074d2:	4291      	cmp	r1, r2
 80074d4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80074d8:	d100      	bne.n	80074dc <memcpy+0xc>
 80074da:	4770      	bx	lr
 80074dc:	b510      	push	{r4, lr}
 80074de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074e6:	4291      	cmp	r1, r2
 80074e8:	d1f9      	bne.n	80074de <memcpy+0xe>
 80074ea:	bd10      	pop	{r4, pc}

080074ec <_free_r>:
 80074ec:	b538      	push	{r3, r4, r5, lr}
 80074ee:	4605      	mov	r5, r0
 80074f0:	2900      	cmp	r1, #0
 80074f2:	d041      	beq.n	8007578 <_free_r+0x8c>
 80074f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074f8:	1f0c      	subs	r4, r1, #4
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	bfb8      	it	lt
 80074fe:	18e4      	addlt	r4, r4, r3
 8007500:	f000 f83e 	bl	8007580 <__malloc_lock>
 8007504:	4a1d      	ldr	r2, [pc, #116]	@ (800757c <_free_r+0x90>)
 8007506:	6813      	ldr	r3, [r2, #0]
 8007508:	b933      	cbnz	r3, 8007518 <_free_r+0x2c>
 800750a:	6063      	str	r3, [r4, #4]
 800750c:	6014      	str	r4, [r2, #0]
 800750e:	4628      	mov	r0, r5
 8007510:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007514:	f000 b83a 	b.w	800758c <__malloc_unlock>
 8007518:	42a3      	cmp	r3, r4
 800751a:	d908      	bls.n	800752e <_free_r+0x42>
 800751c:	6820      	ldr	r0, [r4, #0]
 800751e:	1821      	adds	r1, r4, r0
 8007520:	428b      	cmp	r3, r1
 8007522:	bf01      	itttt	eq
 8007524:	6819      	ldreq	r1, [r3, #0]
 8007526:	685b      	ldreq	r3, [r3, #4]
 8007528:	1809      	addeq	r1, r1, r0
 800752a:	6021      	streq	r1, [r4, #0]
 800752c:	e7ed      	b.n	800750a <_free_r+0x1e>
 800752e:	461a      	mov	r2, r3
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	b10b      	cbz	r3, 8007538 <_free_r+0x4c>
 8007534:	42a3      	cmp	r3, r4
 8007536:	d9fa      	bls.n	800752e <_free_r+0x42>
 8007538:	6811      	ldr	r1, [r2, #0]
 800753a:	1850      	adds	r0, r2, r1
 800753c:	42a0      	cmp	r0, r4
 800753e:	d10b      	bne.n	8007558 <_free_r+0x6c>
 8007540:	6820      	ldr	r0, [r4, #0]
 8007542:	4401      	add	r1, r0
 8007544:	1850      	adds	r0, r2, r1
 8007546:	4283      	cmp	r3, r0
 8007548:	6011      	str	r1, [r2, #0]
 800754a:	d1e0      	bne.n	800750e <_free_r+0x22>
 800754c:	6818      	ldr	r0, [r3, #0]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	6053      	str	r3, [r2, #4]
 8007552:	4408      	add	r0, r1
 8007554:	6010      	str	r0, [r2, #0]
 8007556:	e7da      	b.n	800750e <_free_r+0x22>
 8007558:	d902      	bls.n	8007560 <_free_r+0x74>
 800755a:	230c      	movs	r3, #12
 800755c:	602b      	str	r3, [r5, #0]
 800755e:	e7d6      	b.n	800750e <_free_r+0x22>
 8007560:	6820      	ldr	r0, [r4, #0]
 8007562:	1821      	adds	r1, r4, r0
 8007564:	428b      	cmp	r3, r1
 8007566:	bf04      	itt	eq
 8007568:	6819      	ldreq	r1, [r3, #0]
 800756a:	685b      	ldreq	r3, [r3, #4]
 800756c:	6063      	str	r3, [r4, #4]
 800756e:	bf04      	itt	eq
 8007570:	1809      	addeq	r1, r1, r0
 8007572:	6021      	streq	r1, [r4, #0]
 8007574:	6054      	str	r4, [r2, #4]
 8007576:	e7ca      	b.n	800750e <_free_r+0x22>
 8007578:	bd38      	pop	{r3, r4, r5, pc}
 800757a:	bf00      	nop
 800757c:	200020a4 	.word	0x200020a4

08007580 <__malloc_lock>:
 8007580:	4801      	ldr	r0, [pc, #4]	@ (8007588 <__malloc_lock+0x8>)
 8007582:	f7ff bf45 	b.w	8007410 <__retarget_lock_acquire_recursive>
 8007586:	bf00      	nop
 8007588:	200020a0 	.word	0x200020a0

0800758c <__malloc_unlock>:
 800758c:	4801      	ldr	r0, [pc, #4]	@ (8007594 <__malloc_unlock+0x8>)
 800758e:	f7ff bf40 	b.w	8007412 <__retarget_lock_release_recursive>
 8007592:	bf00      	nop
 8007594:	200020a0 	.word	0x200020a0

08007598 <_init>:
 8007598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800759a:	bf00      	nop
 800759c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800759e:	bc08      	pop	{r3}
 80075a0:	469e      	mov	lr, r3
 80075a2:	4770      	bx	lr

080075a4 <_fini>:
 80075a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075a6:	bf00      	nop
 80075a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075aa:	bc08      	pop	{r3}
 80075ac:	469e      	mov	lr, r3
 80075ae:	4770      	bx	lr
