m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/xiaotian/Desktop/HYPERRAM/Infineon-Verilog_Model_for_HyperBus_interface/002-26518_0B/modelsim
vsync_fifo
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1682828673
!i10b 1
!s100 Smk]zd;=86GhY7`7W8S902
IN8ocfd=G[^^:LWOzXVSh31
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 !s105 uart_tx_fifo_sv_unit
S1
Z4 dD:/fpag_codes/my_gits/uart_tx_fifo/modelsim
Z5 w1682828664
Z6 8D:/fpag_codes/my_gits/uart_tx_fifo/uart_tx_fifo.sv
Z7 FD:/fpag_codes/my_gits/uart_tx_fifo/uart_tx_fifo.sv
L0 178
Z8 OP;L;10.6c;65
r1
!s85 0
31
Z9 !s108 1682828673.000000
Z10 !s107 D:/fpag_codes/my_gits/uart_tx_fifo/uart_tx_fifo.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/fpag_codes/my_gits/uart_tx_fifo/uart_tx_fifo.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
vtb_
R0
R1
!i10b 1
!s100 To`OSn?X8h6WMN1RQ^dlJ2
I]FY@cj7ddU0A:B7DdKY_M2
R2
!s105 tb_uart_tx_fifo_sv_unit
S1
R4
w1682828596
8D:/fpag_codes/my_gits/uart_tx_fifo/tb/tb_uart_tx_fifo.sv
FD:/fpag_codes/my_gits/uart_tx_fifo/tb/tb_uart_tx_fifo.sv
L0 3
R8
r1
!s85 0
31
R9
!s107 D:/fpag_codes/my_gits/uart_tx_fifo/tb/tb_uart_tx_fifo.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/fpag_codes/my_gits/uart_tx_fifo/tb/tb_uart_tx_fifo.sv|
!i113 1
R12
R13
vuart_tx
R0
R1
!i10b 1
!s100 L6@dl@LT]g2FVR;lCNV_=2
I<J]6o<WWbn<L[iO:Y1km;0
R2
R3
S1
R4
R5
R6
R7
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vuart_tx_fifo
R0
R1
!i10b 1
!s100 b@2T5A?jMI53i=cho3OGj3
Ih_eG^W0l5IDd[3lOK]1>01
R2
R3
S1
R4
R5
R6
R7
L0 248
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
