Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot primary_project_tb_behav xil_defaultlib.primary_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.freq_divider_default
Compiling module xil_defaultlib.freq_divider(DIV=4)
Compiling module xil_defaultlib.freq_divider(DIV=10)
Compiling module xil_defaultlib.freq_divider(DIV=100)
Compiling module xil_defaultlib.freq_divider(DIV=1000)
Compiling module xil_defaultlib.segment_7display
Compiling module xil_defaultlib.primary_project
Compiling module xil_defaultlib.primary_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot primary_project_tb_behav
