#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Apr  7 18:12:55 2016
# Process ID: 5278
# Current directory: /home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/impl_1
# Command line: vivado -log tamu_ctp7_v7.vdi -applog -messageDb vivado.pb -mode batch -source tamu_ctp7_v7.tcl -notrace
# Log file: /home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/impl_1/tamu_ctp7_v7.vdi
# Journal file: /home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source tamu_ctp7_v7.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/ila_4p8g_synth_1/ila_4p8g.dcp' for cell 'i_io_link_4p8g_demo_ctrl/i_ila_4p8g'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/vio_4p8g_synth_1/vio_4p8g.dcp' for cell 'i_io_link_4p8g_demo_ctrl/i_vio_4p8g'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/ila_tx_rx_3p2g_synth_1/ila_tx_rx_3p2g.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/gen_ila.i_ila_tx_rx_3p2g'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Netlist 29-17] Analyzing 1991 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2290.234 ; gain = 546.016 ; free physical = 7267 ; free virtual = 13363
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/ila_4p8g/ip/ila_4p8g/ila_v6_0/constraints/ila.xdc] for cell 'i_io_link_4p8g_demo_ctrl/i_ila_4p8g'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/ila_4p8g/ip/ila_4p8g/ila_v6_0/constraints/ila.xdc] for cell 'i_io_link_4p8g_demo_ctrl/i_ila_4p8g'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/vio_4p8g/ip/vio_4p8g/vio_4p8g.xdc] for cell 'i_io_link_4p8g_demo_ctrl/i_vio_4p8g'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/vio_4p8g/ip/vio_4p8g/vio_4p8g.xdc] for cell 'i_io_link_4p8g_demo_ctrl/i_vio_4p8g'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/ila_tx_rx_3p2g/ip/ila_tx_rx_3p2g/ila_v6_0/constraints/ila.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/gen_ila.i_ila_tx_rx_3p2g'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/ila_tx_rx_3p2g/ip/ila_tx_rx_3p2g/ila_v6_0/constraints/ila.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/gen_ila.i_ila_tx_rx_3p2g'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/constrs_1/imports/new/constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_200_diff_in_clk_p' already exists, overwriting the previous clock with the same name. [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/constrs_1/imports/new/constraints.xdc:8]
INFO: [Timing 38-2] Deriving generated clocks [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/constrs_1/imports/new/constraints.xdc:387]
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/ila_4p8g_synth_1/ila_4p8g.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/vio_4p8g_synth_1/vio_4p8g.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/ila_tx_rx_3p2g_synth_1/ila_tx_rx_3p2g.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 196 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 112 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 80 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances

link_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:14 . Memory (MB): peak = 2435.195 ; gain = 1515.641 ; free physical = 7181 ; free virtual = 13191
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in 23 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2507.230 ; gain = 64.031 ; free physical = 7169 ; free virtual = 13179
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.cache/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/evka/code/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "ae2fa2aa2eef4ae5".
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2507.230 ; gain = 0.000 ; free physical = 7170 ; free virtual = 13181
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1c62cdcf7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2507.230 ; gain = 0.000 ; free physical = 7170 ; free virtual = 13181
Implement Debug Cores | Checksum: 15d0ff04d

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 27 inverter(s) to 159 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: d99dc8ab

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 2507.230 ; gain = 0.000 ; free physical = 7169 ; free virtual = 13181

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 36 load pin(s).
INFO: [Opt 31-10] Eliminated 1913 cells.
Phase 3 Constant Propagation | Checksum: 277b0f889

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 2507.230 ; gain = 0.000 ; free physical = 7166 ; free virtual = 13178

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 11786 unconnected nets.
INFO: [Opt 31-140] Inserted 20 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 3558 unconnected cells.
Phase 4 Sweep | Checksum: cff2344b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 2507.230 ; gain = 0.000 ; free physical = 7155 ; free virtual = 13167

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2507.230 ; gain = 0.000 ; free physical = 7155 ; free virtual = 13167
Ending Logic Optimization Task | Checksum: cff2344b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 2507.230 ; gain = 0.000 ; free physical = 7153 ; free virtual = 13165

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 45 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 12 Total Ports: 90
Ending PowerOpt Patch Enables Task | Checksum: 14bf5fc73

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6866 ; free virtual = 12877
Ending Power Optimization Task | Checksum: 14bf5fc73

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2862.320 ; gain = 355.090 ; free physical = 6866 ; free virtual = 12877
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:07 . Memory (MB): peak = 2862.320 ; gain = 427.125 ; free physical = 6866 ; free virtual = 12877
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6857 ; free virtual = 12877
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6858 ; free virtual = 12880
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/impl_1/tamu_ctp7_v7_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6852 ; free virtual = 12874
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in 23 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[13] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6855 ; free virtual = 12877
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6864 ; free virtual = 12887

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 3dc82d5c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6866 ; free virtual = 12888
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 3dc82d5c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6843 ; free virtual = 12865

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 3dc82d5c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6836 ; free virtual = 12858

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 78c1b58e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6834 ; free virtual = 12856
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10e45e770

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6836 ; free virtual = 12858

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 21b297a07

Time (s): cpu = 00:00:57 ; elapsed = 00:00:52 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6838 ; free virtual = 12861
Phase 1.2.1 Place Init Design | Checksum: 1d057372e

Time (s): cpu = 00:01:22 ; elapsed = 00:01:01 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6830 ; free virtual = 12854
Phase 1.2 Build Placer Netlist Model | Checksum: 1d057372e

Time (s): cpu = 00:01:22 ; elapsed = 00:01:01 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6830 ; free virtual = 12854

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1d057372e

Time (s): cpu = 00:01:23 ; elapsed = 00:01:02 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6834 ; free virtual = 12858
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d057372e

Time (s): cpu = 00:01:23 ; elapsed = 00:01:02 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6835 ; free virtual = 12858
Phase 1 Placer Initialization | Checksum: 1d057372e

Time (s): cpu = 00:01:23 ; elapsed = 00:01:02 . Memory (MB): peak = 2862.320 ; gain = 0.000 ; free physical = 6835 ; free virtual = 12858

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17c026f6a

Time (s): cpu = 00:02:24 ; elapsed = 00:01:33 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6865 ; free virtual = 12887

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c08f3604

Time (s): cpu = 00:02:25 ; elapsed = 00:01:34 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6866 ; free virtual = 12888

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2231b2354

Time (s): cpu = 00:02:45 ; elapsed = 00:01:43 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6852 ; free virtual = 12875

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2143f0b14

Time (s): cpu = 00:02:46 ; elapsed = 00:01:43 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6853 ; free virtual = 12876

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 2143f0b14

Time (s): cpu = 00:02:46 ; elapsed = 00:01:44 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6853 ; free virtual = 12876

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2abb0d39d

Time (s): cpu = 00:02:53 ; elapsed = 00:01:46 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6854 ; free virtual = 12876

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2abb0d39d

Time (s): cpu = 00:02:53 ; elapsed = 00:01:47 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6854 ; free virtual = 12876

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 171f130ab

Time (s): cpu = 00:03:09 ; elapsed = 00:02:02 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6822 ; free virtual = 12845
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 171f130ab

Time (s): cpu = 00:03:10 ; elapsed = 00:02:02 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6822 ; free virtual = 12845

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 27d01ea9a

Time (s): cpu = 00:03:10 ; elapsed = 00:02:03 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6820 ; free virtual = 12843

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 27d01ea9a

Time (s): cpu = 00:03:11 ; elapsed = 00:02:03 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6820 ; free virtual = 12842

Phase 3.7.4 Place Remaining
Phase 3.7.4 Place Remaining | Checksum: 27d01ea9a

Time (s): cpu = 00:03:11 ; elapsed = 00:02:04 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6820 ; free virtual = 12842
Phase 3.7 Small Shape Detail Placement | Checksum: 27d01ea9a

Time (s): cpu = 00:03:12 ; elapsed = 00:02:04 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6819 ; free virtual = 12841

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2564bcd97

Time (s): cpu = 00:03:13 ; elapsed = 00:02:05 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6818 ; free virtual = 12841
Phase 3 Detail Placement | Checksum: 2564bcd97

Time (s): cpu = 00:03:13 ; elapsed = 00:02:06 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6819 ; free virtual = 12841

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1def3be28

Time (s): cpu = 00:03:33 ; elapsed = 00:02:10 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6822 ; free virtual = 12844

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1def3be28

Time (s): cpu = 00:03:34 ; elapsed = 00:02:11 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6822 ; free virtual = 12844

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1def3be28

Time (s): cpu = 00:03:34 ; elapsed = 00:02:11 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6821 ; free virtual = 12843

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 15be59e46

Time (s): cpu = 00:03:34 ; elapsed = 00:02:11 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6819 ; free virtual = 12842
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 15be59e46

Time (s): cpu = 00:03:35 ; elapsed = 00:02:12 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6819 ; free virtual = 12842
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 15be59e46

Time (s): cpu = 00:03:35 ; elapsed = 00:02:12 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6819 ; free virtual = 12842

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1bcc6a509

Time (s): cpu = 00:03:36 ; elapsed = 00:02:13 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6818 ; free virtual = 12840
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.554. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1bcc6a509

Time (s): cpu = 00:03:36 ; elapsed = 00:02:13 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6817 ; free virtual = 12839
Phase 4.1.3 Post Placement Optimization | Checksum: 1bcc6a509

Time (s): cpu = 00:03:36 ; elapsed = 00:02:14 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6817 ; free virtual = 12840
Phase 4.1 Post Commit Optimization | Checksum: 1bcc6a509

Time (s): cpu = 00:03:37 ; elapsed = 00:02:14 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6811 ; free virtual = 12833

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1bcc6a509

Time (s): cpu = 00:03:37 ; elapsed = 00:02:14 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6811 ; free virtual = 12833

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1bcc6a509

Time (s): cpu = 00:03:37 ; elapsed = 00:02:14 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6811 ; free virtual = 12833

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1bcc6a509

Time (s): cpu = 00:03:38 ; elapsed = 00:02:15 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6810 ; free virtual = 12833
Phase 4.4 Placer Reporting | Checksum: 1bcc6a509

Time (s): cpu = 00:03:38 ; elapsed = 00:02:15 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6810 ; free virtual = 12833

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 21f6dd9a7

Time (s): cpu = 00:03:38 ; elapsed = 00:02:15 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6810 ; free virtual = 12833
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21f6dd9a7

Time (s): cpu = 00:03:38 ; elapsed = 00:02:15 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6810 ; free virtual = 12832
Ending Placer Task | Checksum: 14baecf96

Time (s): cpu = 00:03:38 ; elapsed = 00:02:15 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6810 ; free virtual = 12832
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:44 ; elapsed = 00:02:22 . Memory (MB): peak = 2892.371 ; gain = 30.051 ; free physical = 6810 ; free virtual = 12832
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.371 ; gain = 0.000 ; free physical = 6749 ; free virtual = 12833
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2892.371 ; gain = 0.000 ; free physical = 6796 ; free virtual = 12833
report_io: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2892.371 ; gain = 0.000 ; free physical = 6795 ; free virtual = 12832
report_utilization: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2892.371 ; gain = 0.000 ; free physical = 6801 ; free virtual = 12839
report_control_sets: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2892.371 ; gain = 0.000 ; free physical = 6797 ; free virtual = 12835
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in 23 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 555a354c ConstDB: 0 ShapeSum: f6549a4a RouteDB: 0

Phase 1 Build RT Design
Using Offlined NodeGraph Builder
Phase 1 Build RT Design | Checksum: df1acc4c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:35 . Memory (MB): peak = 3151.410 ; gain = 259.039 ; free physical = 6458 ; free virtual = 12497

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: df1acc4c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:35 . Memory (MB): peak = 3151.410 ; gain = 259.039 ; free physical = 6455 ; free virtual = 12494

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: df1acc4c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3181.148 ; gain = 288.777 ; free physical = 6402 ; free virtual = 12440
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14685f4a2

Time (s): cpu = 00:01:48 ; elapsed = 00:00:54 . Memory (MB): peak = 3302.727 ; gain = 410.355 ; free physical = 6283 ; free virtual = 12322
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.659  | TNS=0.000  | WHS=-0.402 | THS=-2090.575|

Phase 2 Router Initialization | Checksum: 1400a940c

Time (s): cpu = 00:02:03 ; elapsed = 00:00:57 . Memory (MB): peak = 3302.727 ; gain = 410.355 ; free physical = 6282 ; free virtual = 12320

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ece6501a

Time (s): cpu = 00:04:14 ; elapsed = 00:01:23 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5785 ; free virtual = 11824

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3135
 Number of Nodes with overlaps = 271
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 19f6cab94

Time (s): cpu = 00:04:57 ; elapsed = 00:01:33 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5804 ; free virtual = 11842
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.705  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 181a72a7b

Time (s): cpu = 00:04:57 ; elapsed = 00:01:34 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5804 ; free virtual = 11842
Phase 4 Rip-up And Reroute | Checksum: 181a72a7b

Time (s): cpu = 00:04:57 ; elapsed = 00:01:34 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5803 ; free virtual = 11842

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c202673f

Time (s): cpu = 00:05:02 ; elapsed = 00:01:35 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5811 ; free virtual = 11849
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.705  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c202673f

Time (s): cpu = 00:05:02 ; elapsed = 00:01:35 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5811 ; free virtual = 11849

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c202673f

Time (s): cpu = 00:05:02 ; elapsed = 00:01:35 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5811 ; free virtual = 11849
Phase 5 Delay and Skew Optimization | Checksum: 1c202673f

Time (s): cpu = 00:05:02 ; elapsed = 00:01:35 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5810 ; free virtual = 11849

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1af65a53f

Time (s): cpu = 00:05:08 ; elapsed = 00:01:37 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5811 ; free virtual = 11849
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.705  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 15dcecea9

Time (s): cpu = 00:05:08 ; elapsed = 00:01:37 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5809 ; free virtual = 11848

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.13138 %
  Global Horizontal Routing Utilization  = 1.20728 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1722349d4

Time (s): cpu = 00:05:10 ; elapsed = 00:01:38 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5809 ; free virtual = 11847

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1722349d4

Time (s): cpu = 00:05:10 ; elapsed = 00:01:38 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5809 ; free virtual = 11847

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 136976cde

Time (s): cpu = 00:05:13 ; elapsed = 00:01:41 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5810 ; free virtual = 11849

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.705  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 136976cde

Time (s): cpu = 00:05:13 ; elapsed = 00:01:41 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5810 ; free virtual = 11849
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:13 ; elapsed = 00:01:41 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5810 ; free virtual = 11848

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
171 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:19 ; elapsed = 00:01:48 . Memory (MB): peak = 3741.711 ; gain = 849.340 ; free physical = 5810 ; free virtual = 11848
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3773.727 ; gain = 0.000 ; free physical = 5731 ; free virtual = 11849
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3773.730 ; gain = 32.020 ; free physical = 5792 ; free virtual = 11849
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/impl_1/tamu_ctp7_v7_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3805.742 ; gain = 32.012 ; free physical = 5789 ; free virtual = 11846
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3805.742 ; gain = 0.000 ; free physical = 5770 ; free virtual = 11839
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3805.742 ; gain = 0.000 ; free physical = 5776 ; free virtual = 11846
INFO: [Common 17-206] Exiting Vivado at Thu Apr  7 18:20:17 2016...
