# Verilog

* Here i will upload all the small verilog experiments that i have done 
    * verilog code
    * simulation using iverilog
    * graphical representation using gtkwave
    * synthesis using yosys