Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : system_top_dft
Version: K-2015.06
Date   : Mon Aug 26 17:40:49 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
system_top_dft         tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
system_top_dft                            0.268    0.109 1.77e+07    0.395 100.0
  M6 (mux2X1_1)                        1.54e-02 5.16e-04 1.88e+04 1.59e-02   4.0
  M5 (mux2X1_2)                        5.08e-03 1.85e-04 2.05e+04 5.28e-03   1.3
  M4 (mux2X1_3)                        9.32e-03 4.54e-04 1.88e+04 9.79e-03   2.5
  M3 (mux2X1_4)                        6.76e-02 1.05e-03 1.88e+04 6.86e-02  17.4
  M2 (mux2X1_5)                        9.71e-05 4.62e-05 1.28e+04 1.56e-04   0.0
  M1 (mux2X1_6)                        9.71e-05 4.62e-05 1.28e+04 1.56e-04   0.0
  M0 (mux2X1_0)                        6.10e-04 6.09e-05 1.14e+04 6.82e-04   0.2
  du (data_synchronizer_data_width8_test_1)
                                       3.17e-03 3.22e-03 3.86e+05 6.78e-03   1.7
  U12 (clk_div_mux)                    1.44e-04 3.94e-05 6.32e+04 2.46e-04   0.1
  U11 (Clock_Divider_test_1)           3.29e-03 2.59e-03 7.71e+05 6.65e-03   1.7
    add_40 (Clock_Divider_1_DW01_inc_0)
                                       1.32e-05 3.29e-07 9.86e+04 1.12e-04   0.0
  U10 (Clock_Divider_test_0)           6.78e-03 3.75e-03 8.24e+05 1.14e-02   2.9
    add_40 (Clock_Divider_0_DW01_inc_0)
                                       1.72e-04 5.33e-05 9.83e+04 3.24e-04   0.1
  U8 (FIFO_DATA_WIDTH8_test_1)         3.81e-02 2.79e-02 3.95e+06 7.00e-02  17.7
    U2 (FIFO_RD_test_1)                2.99e-03 1.72e-03 3.67e+05 5.08e-03   1.3
    U1 (FIFO_WR_test_1)                2.36e-03 2.04e-03 3.52e+05 4.75e-03   1.2
    D1 (DATA_SYNC_test_1)              1.96e-03 1.21e-03 1.53e+05 3.32e-03   0.8
    D0 (DATA_SYNC_test_0)              2.07e-03 2.27e-03 1.84e+05 4.53e-03   1.1
    U0 (FIFO_MEM_DATA_WIDTH8_test_1)   2.61e-02 2.02e-02 2.82e+06 4.91e-02  12.4
  U7 (Pulse_Gen_test_1)                3.98e-05 2.65e-04 3.79e+04 3.42e-04   0.1
  U6 (RST_SYNC_NUM_STAGES2_test_1)     6.10e-04 9.68e-04 5.54e+04 1.63e-03   0.4
  U5 (RST_SYNC_NUM_STAGES2_test_0)     6.61e-04 9.93e-04 5.62e+04 1.71e-03   0.4
  U4 (UART_width8_test_1)              3.22e-02 1.62e-02 2.53e+06 5.09e-02  12.9
    dut1 (UART_RX_width8_test_1)       2.23e-02 1.16e-02 1.73e+06 3.57e-02   9.0
      S1 (STOP_CHECK_test_1)           2.24e-06 3.71e-04 3.65e+04 4.10e-04   0.1
      S0 (STRT_CHECK_test_1)           1.48e-04 3.00e-04 3.62e+04 4.85e-04   0.1
      P (PARITY_CHECK_test_1)          5.58e-04 4.05e-04 1.27e+05 1.09e-03   0.3
      E (edge_bit_counter_test_1)      8.35e-03 3.52e-03 5.05e+05 1.24e-02   3.1
      D1 (deserializer_test_1)         4.53e-03 3.83e-03 4.24e+05 8.78e-03   2.2
      D0 (data_sampling_test_1)        1.59e-03 1.07e-03 1.83e+05 2.84e-03   0.7
      F (FSM_test_1)                   4.77e-03 1.77e-03 3.60e+05 6.90e-03   1.7
    dut0 (UART_TX_width8_test_1)       9.40e-03 4.50e-03 7.93e+05 1.47e-02   3.7
      P (parity_calc_data_width8_test_1)
                                       1.38e-04 2.00e-04 1.15e+05 4.52e-04   0.1
      F (fsm_test_1)                   1.52e-03 8.92e-04 1.60e+05 2.57e-03   0.7
      S (serializer_data_width8_test_1)
                                       6.08e-03 3.04e-03 4.56e+05 9.57e-03   2.4
  U3 (CLK_GATE)                        3.16e-02 3.41e-03 3.72e+04 3.50e-02   8.9
  U2 (ALU_data_width8_out_width16_test_1)
                                       9.60e-03 1.67e-02 4.73e+06 3.10e-02   7.9
    mult_27 (ALU_data_width8_out_width16_DW02_mult_0)
                                       6.13e-04 6.12e-05 1.63e+06 2.31e-03   0.6
    add_21 (ALU_data_width8_out_width16_DW01_add_0)
                                       6.49e-05 4.96e-05 2.04e+05 3.19e-04   0.1
    sub_24 (ALU_data_width8_out_width16_DW01_sub_0)
                                       6.47e-05 5.79e-05 2.46e+05 3.69e-04   0.1
    div_30 (ALU_data_width8_out_width16_DW_div_uns_0)
                                       3.01e-04 1.58e-04 1.25e+06 1.71e-03   0.4
  U1 (Register_File_addr4_width8_test_1)
                                       2.95e-02 2.29e-02 3.03e+06 5.54e-02  14.1
  U0 (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                       1.01e-02 7.37e-03 9.96e+05 1.85e-02   4.7
1
