// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.1 (64-bit)
// Version: 2022.1.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        p_read40,
        p_read41,
        p_read42,
        p_read43,
        p_read44,
        p_read45,
        p_read46,
        p_read47,
        p_read48,
        p_read49,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [15:0] p_read15;
input  [15:0] p_read16;
input  [15:0] p_read17;
input  [15:0] p_read18;
input  [15:0] p_read19;
input  [15:0] p_read20;
input  [15:0] p_read21;
input  [15:0] p_read22;
input  [15:0] p_read23;
input  [15:0] p_read24;
input  [15:0] p_read25;
input  [15:0] p_read26;
input  [15:0] p_read27;
input  [15:0] p_read28;
input  [15:0] p_read29;
input  [15:0] p_read30;
input  [15:0] p_read31;
input  [15:0] p_read32;
input  [15:0] p_read33;
input  [15:0] p_read34;
input  [15:0] p_read35;
input  [15:0] p_read36;
input  [15:0] p_read37;
input  [15:0] p_read38;
input  [15:0] p_read39;
input  [15:0] p_read40;
input  [15:0] p_read41;
input  [15:0] p_read42;
input  [15:0] p_read43;
input  [15:0] p_read44;
input  [15:0] p_read45;
input  [15:0] p_read46;
input  [15:0] p_read47;
input  [15:0] p_read48;
input  [15:0] p_read49;
output  [13:0] ap_return_0;
output  [13:0] ap_return_1;
output  [13:0] ap_return_2;
output  [13:0] ap_return_3;
output  [13:0] ap_return_4;
output  [13:0] ap_return_5;
output  [13:0] ap_return_6;
output  [13:0] ap_return_7;
output  [13:0] ap_return_8;
output  [13:0] ap_return_9;

reg ap_idle;
reg[13:0] ap_return_0;
reg[13:0] ap_return_1;
reg[13:0] ap_return_2;
reg[13:0] ap_return_3;
reg[13:0] ap_return_4;
reg[13:0] ap_return_5;
reg[13:0] ap_return_6;
reg[13:0] ap_return_7;
reg[13:0] ap_return_8;
reg[13:0] ap_return_9;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln151_fu_2758_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [8:0] outidx_address0;
reg    outidx_ce0;
wire   [3:0] outidx_q0;
wire   [8:0] w5_V_address0;
reg    w5_V_ce0;
wire  signed [9:0] w5_V_q0;
reg   [0:0] do_init_reg_524;
reg    ap_block_pp0_stage0_11001;
reg   [8:0] w_index21_reg_539;
reg   [31:0] in_index22_reg_1252;
reg   [15:0] p_read50_phi_reg_1266;
reg   [15:0] p_read151_phi_reg_1278;
reg   [15:0] p_read252_phi_reg_1290;
reg   [15:0] p_read353_phi_reg_1302;
reg   [15:0] p_read454_phi_reg_1314;
reg   [15:0] p_read555_phi_reg_1326;
reg   [15:0] p_read656_phi_reg_1338;
reg   [15:0] p_read757_phi_reg_1350;
reg   [15:0] p_read858_phi_reg_1362;
reg   [15:0] p_read959_phi_reg_1374;
reg   [15:0] p_read1060_phi_reg_1386;
reg   [15:0] p_read1161_phi_reg_1398;
reg   [15:0] p_read1262_phi_reg_1410;
reg   [15:0] p_read1363_phi_reg_1422;
reg   [15:0] p_read1464_phi_reg_1434;
reg   [15:0] p_read1565_phi_reg_1446;
reg   [15:0] p_read1666_phi_reg_1458;
reg   [15:0] p_read1767_phi_reg_1470;
reg   [15:0] p_read1868_phi_reg_1482;
reg   [15:0] p_read1969_phi_reg_1494;
reg   [15:0] p_read2070_phi_reg_1506;
reg   [15:0] p_read2171_phi_reg_1518;
reg   [15:0] p_read2272_phi_reg_1530;
reg   [15:0] p_read2373_phi_reg_1542;
reg   [15:0] p_read2474_phi_reg_1554;
reg   [15:0] p_read2575_phi_reg_1566;
reg   [15:0] p_read2676_phi_reg_1578;
reg   [15:0] p_read2777_phi_reg_1590;
reg   [15:0] p_read2878_phi_reg_1602;
reg   [15:0] p_read2979_phi_reg_1614;
reg   [15:0] p_read3080_phi_reg_1626;
reg   [15:0] p_read3181_phi_reg_1638;
reg   [15:0] p_read3282_phi_reg_1650;
reg   [15:0] p_read3383_phi_reg_1662;
reg   [15:0] p_read3484_phi_reg_1674;
reg   [15:0] p_read3585_phi_reg_1686;
reg   [15:0] p_read3686_phi_reg_1698;
reg   [15:0] p_read3787_phi_reg_1710;
reg   [15:0] p_read3888_phi_reg_1722;
reg   [15:0] p_read3989_phi_reg_1734;
reg   [15:0] p_read4090_phi_reg_1746;
reg   [15:0] p_read4191_phi_reg_1758;
reg   [15:0] p_read4292_phi_reg_1770;
reg   [15:0] p_read4393_phi_reg_1782;
reg   [15:0] p_read4494_phi_reg_1794;
reg   [15:0] p_read4595_phi_reg_1806;
reg   [15:0] p_read4696_phi_reg_1818;
reg   [15:0] p_read4797_phi_reg_1830;
reg   [15:0] p_read4898_phi_reg_1842;
reg   [15:0] p_read4999_phi_reg_1854;
reg   [15:0] acc_V20_reg_1866;
reg   [15:0] acc_V_118_reg_1880;
reg   [15:0] acc_V_216_reg_1894;
reg   [15:0] acc_V_314_reg_1908;
reg   [15:0] acc_V_412_reg_1922;
reg   [15:0] acc_V_510_reg_1936;
reg   [15:0] acc_V_68_reg_1950;
reg   [15:0] acc_V_76_reg_1964;
reg   [15:0] acc_V_84_reg_1978;
reg   [15:0] acc_V_92_reg_1992;
reg   [0:0] ap_phi_mux_do_init_phi_fu_527_p6;
wire   [8:0] w_index_fu_2752_p2;
reg   [8:0] w_index_reg_3399;
reg   [0:0] icmp_ln151_reg_3404;
reg   [0:0] icmp_ln151_reg_3404_pp0_iter1_reg;
reg   [0:0] icmp_ln151_reg_3404_pp0_iter2_reg;
reg   [0:0] icmp_ln151_reg_3404_pp0_iter3_reg;
reg   [3:0] out_index_reg_3408;
reg   [3:0] out_index_reg_3408_pp0_iter2_reg;
reg   [3:0] out_index_reg_3408_pp0_iter3_reg;
wire   [31:0] in_index_fu_2890_p3;
reg   [31:0] in_index_reg_3423;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [8:0] ap_phi_mux_w_index21_phi_fu_542_p6;
reg   [31:0] ap_phi_mux_in_index22_phi_fu_1256_p6;
reg    ap_loop_init_pp0_iter1_reg;
reg   [15:0] ap_phi_mux_p_read50_phi_phi_fu_1270_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read50_phi_reg_1266;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read50_phi_reg_1266;
reg   [15:0] ap_phi_mux_p_read151_phi_phi_fu_1282_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read151_phi_reg_1278;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read151_phi_reg_1278;
reg   [15:0] ap_phi_mux_p_read252_phi_phi_fu_1294_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read252_phi_reg_1290;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read252_phi_reg_1290;
reg   [15:0] ap_phi_mux_p_read353_phi_phi_fu_1306_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read353_phi_reg_1302;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read353_phi_reg_1302;
reg   [15:0] ap_phi_mux_p_read454_phi_phi_fu_1318_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read454_phi_reg_1314;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read454_phi_reg_1314;
reg   [15:0] ap_phi_mux_p_read555_phi_phi_fu_1330_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read555_phi_reg_1326;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read555_phi_reg_1326;
reg   [15:0] ap_phi_mux_p_read656_phi_phi_fu_1342_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read656_phi_reg_1338;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read656_phi_reg_1338;
reg   [15:0] ap_phi_mux_p_read757_phi_phi_fu_1354_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read757_phi_reg_1350;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read757_phi_reg_1350;
reg   [15:0] ap_phi_mux_p_read858_phi_phi_fu_1366_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read858_phi_reg_1362;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read858_phi_reg_1362;
reg   [15:0] ap_phi_mux_p_read959_phi_phi_fu_1378_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read959_phi_reg_1374;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read959_phi_reg_1374;
reg   [15:0] ap_phi_mux_p_read1060_phi_phi_fu_1390_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1060_phi_reg_1386;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read1060_phi_reg_1386;
reg   [15:0] ap_phi_mux_p_read1161_phi_phi_fu_1402_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1161_phi_reg_1398;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read1161_phi_reg_1398;
reg   [15:0] ap_phi_mux_p_read1262_phi_phi_fu_1414_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1262_phi_reg_1410;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read1262_phi_reg_1410;
reg   [15:0] ap_phi_mux_p_read1363_phi_phi_fu_1426_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1363_phi_reg_1422;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read1363_phi_reg_1422;
reg   [15:0] ap_phi_mux_p_read1464_phi_phi_fu_1438_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1464_phi_reg_1434;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read1464_phi_reg_1434;
reg   [15:0] ap_phi_mux_p_read1565_phi_phi_fu_1450_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1565_phi_reg_1446;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read1565_phi_reg_1446;
reg   [15:0] ap_phi_mux_p_read1666_phi_phi_fu_1462_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1666_phi_reg_1458;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read1666_phi_reg_1458;
reg   [15:0] ap_phi_mux_p_read1767_phi_phi_fu_1474_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1767_phi_reg_1470;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read1767_phi_reg_1470;
reg   [15:0] ap_phi_mux_p_read1868_phi_phi_fu_1486_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1868_phi_reg_1482;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read1868_phi_reg_1482;
reg   [15:0] ap_phi_mux_p_read1969_phi_phi_fu_1498_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1969_phi_reg_1494;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read1969_phi_reg_1494;
reg   [15:0] ap_phi_mux_p_read2070_phi_phi_fu_1510_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2070_phi_reg_1506;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read2070_phi_reg_1506;
reg   [15:0] ap_phi_mux_p_read2171_phi_phi_fu_1522_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2171_phi_reg_1518;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read2171_phi_reg_1518;
reg   [15:0] ap_phi_mux_p_read2272_phi_phi_fu_1534_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2272_phi_reg_1530;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read2272_phi_reg_1530;
reg   [15:0] ap_phi_mux_p_read2373_phi_phi_fu_1546_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2373_phi_reg_1542;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read2373_phi_reg_1542;
reg   [15:0] ap_phi_mux_p_read2474_phi_phi_fu_1558_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2474_phi_reg_1554;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read2474_phi_reg_1554;
reg   [15:0] ap_phi_mux_p_read2575_phi_phi_fu_1570_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2575_phi_reg_1566;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read2575_phi_reg_1566;
reg   [15:0] ap_phi_mux_p_read2676_phi_phi_fu_1582_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2676_phi_reg_1578;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read2676_phi_reg_1578;
reg   [15:0] ap_phi_mux_p_read2777_phi_phi_fu_1594_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2777_phi_reg_1590;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read2777_phi_reg_1590;
reg   [15:0] ap_phi_mux_p_read2878_phi_phi_fu_1606_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2878_phi_reg_1602;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read2878_phi_reg_1602;
reg   [15:0] ap_phi_mux_p_read2979_phi_phi_fu_1618_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2979_phi_reg_1614;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read2979_phi_reg_1614;
reg   [15:0] ap_phi_mux_p_read3080_phi_phi_fu_1630_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3080_phi_reg_1626;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read3080_phi_reg_1626;
reg   [15:0] ap_phi_mux_p_read3181_phi_phi_fu_1642_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3181_phi_reg_1638;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read3181_phi_reg_1638;
reg   [15:0] ap_phi_mux_p_read3282_phi_phi_fu_1654_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3282_phi_reg_1650;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read3282_phi_reg_1650;
reg   [15:0] ap_phi_mux_p_read3383_phi_phi_fu_1666_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3383_phi_reg_1662;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read3383_phi_reg_1662;
reg   [15:0] ap_phi_mux_p_read3484_phi_phi_fu_1678_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3484_phi_reg_1674;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read3484_phi_reg_1674;
reg   [15:0] ap_phi_mux_p_read3585_phi_phi_fu_1690_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3585_phi_reg_1686;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read3585_phi_reg_1686;
reg   [15:0] ap_phi_mux_p_read3686_phi_phi_fu_1702_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3686_phi_reg_1698;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read3686_phi_reg_1698;
reg   [15:0] ap_phi_mux_p_read3787_phi_phi_fu_1714_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3787_phi_reg_1710;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read3787_phi_reg_1710;
reg   [15:0] ap_phi_mux_p_read3888_phi_phi_fu_1726_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3888_phi_reg_1722;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read3888_phi_reg_1722;
reg   [15:0] ap_phi_mux_p_read3989_phi_phi_fu_1738_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3989_phi_reg_1734;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read3989_phi_reg_1734;
reg   [15:0] ap_phi_mux_p_read4090_phi_phi_fu_1750_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read4090_phi_reg_1746;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read4090_phi_reg_1746;
reg   [15:0] ap_phi_mux_p_read4191_phi_phi_fu_1762_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read4191_phi_reg_1758;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read4191_phi_reg_1758;
reg   [15:0] ap_phi_mux_p_read4292_phi_phi_fu_1774_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read4292_phi_reg_1770;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read4292_phi_reg_1770;
reg   [15:0] ap_phi_mux_p_read4393_phi_phi_fu_1786_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read4393_phi_reg_1782;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read4393_phi_reg_1782;
reg   [15:0] ap_phi_mux_p_read4494_phi_phi_fu_1798_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read4494_phi_reg_1794;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read4494_phi_reg_1794;
reg   [15:0] ap_phi_mux_p_read4595_phi_phi_fu_1810_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read4595_phi_reg_1806;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read4595_phi_reg_1806;
reg   [15:0] ap_phi_mux_p_read4696_phi_phi_fu_1822_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read4696_phi_reg_1818;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read4696_phi_reg_1818;
reg   [15:0] ap_phi_mux_p_read4797_phi_phi_fu_1834_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read4797_phi_reg_1830;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read4797_phi_reg_1830;
reg   [15:0] ap_phi_mux_p_read4898_phi_phi_fu_1846_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read4898_phi_reg_1842;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read4898_phi_reg_1842;
reg   [15:0] ap_phi_mux_p_read4999_phi_phi_fu_1858_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read4999_phi_reg_1854;
reg   [15:0] ap_phi_reg_pp0_iter1_p_read4999_phi_reg_1854;
reg   [15:0] ap_phi_mux_acc_V20_phi_fu_1870_p6;
reg    ap_loop_init_pp0_iter2_reg;
reg    ap_loop_init_pp0_iter3_reg;
reg    ap_loop_init_pp0_iter4_reg;
reg   [15:0] ap_phi_mux_acc_V_phi_fu_2714_p20;
reg   [15:0] ap_phi_mux_acc_V_118_phi_fu_1884_p6;
reg   [15:0] ap_phi_mux_acc_V_21_phi_fu_2678_p20;
reg   [15:0] ap_phi_mux_acc_V_216_phi_fu_1898_p6;
reg   [15:0] ap_phi_mux_acc_V_22_phi_fu_2642_p20;
reg   [15:0] ap_phi_mux_acc_V_314_phi_fu_1912_p6;
reg   [15:0] ap_phi_mux_acc_V_23_phi_fu_2606_p20;
reg   [15:0] ap_phi_mux_acc_V_412_phi_fu_1926_p6;
reg   [15:0] ap_phi_mux_acc_V_24_phi_fu_2570_p20;
reg   [15:0] ap_phi_mux_acc_V_510_phi_fu_1940_p6;
reg   [15:0] ap_phi_mux_acc_V_25_phi_fu_2534_p20;
reg   [15:0] ap_phi_mux_acc_V_68_phi_fu_1954_p6;
reg   [15:0] ap_phi_mux_acc_V_26_phi_fu_2498_p20;
reg   [15:0] ap_phi_mux_acc_V_76_phi_fu_1968_p6;
reg   [15:0] ap_phi_mux_acc_V_27_phi_fu_2462_p20;
reg   [15:0] ap_phi_mux_acc_V_84_phi_fu_1982_p6;
reg   [15:0] ap_phi_mux_acc_V_28_phi_fu_2426_p20;
reg   [15:0] ap_phi_mux_acc_V_92_phi_fu_1996_p6;
reg   [15:0] ap_phi_mux_acc_V_29_phi_fu_2390_p20;
reg   [15:0] ap_phi_mux_acc_V_19_phi_fu_2009_p22;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_19_reg_2006;
wire   [0:0] icmp_ln1466_fu_2946_p2;
reg   [15:0] ap_phi_mux_acc_V_18_phi_fu_2047_p22;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_18_reg_2044;
reg   [15:0] ap_phi_mux_acc_V_17_phi_fu_2085_p22;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_17_reg_2082;
reg   [15:0] ap_phi_mux_acc_V_16_phi_fu_2123_p22;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_16_reg_2120;
reg   [15:0] ap_phi_mux_acc_V_15_phi_fu_2161_p22;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_15_reg_2158;
reg   [15:0] ap_phi_mux_acc_V_14_phi_fu_2199_p22;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_14_reg_2196;
reg   [15:0] ap_phi_mux_acc_V_13_phi_fu_2237_p22;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_13_reg_2234;
reg   [15:0] ap_phi_mux_acc_V_12_phi_fu_2275_p22;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_12_reg_2272;
reg   [15:0] ap_phi_mux_acc_V_11_phi_fu_2313_p22;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_11_reg_2310;
reg   [15:0] ap_phi_mux_acc_V_10_phi_fu_2351_p22;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_10_reg_2348;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_29_reg_2386;
wire   [15:0] acc_V_20_fu_2952_p2;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_28_reg_2422;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_27_reg_2458;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_26_reg_2494;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_25_reg_2530;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_24_reg_2566;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_23_reg_2602;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_22_reg_2638;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_21_reg_2674;
wire   [15:0] ap_phi_reg_pp0_iter4_acc_V_reg_2710;
wire   [63:0] zext_ln151_fu_2746_p1;
wire  signed [15:0] a_V_fu_2764_p52;
wire   [31:0] in_index_1_fu_2878_p2;
wire   [0:0] icmp_ln168_fu_2884_p2;
wire  signed [21:0] grp_fu_3132_p2;
wire  signed [15:0] lhs_fu_2907_p12;
wire  signed [15:0] rhs_fu_2898_p4;
wire  signed [16:0] sext_ln859_fu_2932_p1;
wire  signed [16:0] sext_ln859_7_fu_2936_p1;
wire   [16:0] sub_ln1466_fu_2940_p2;
reg    grp_fu_3132_ce;
reg   [13:0] ap_return_0_preg;
reg   [13:0] ap_return_1_preg;
reg   [13:0] ap_return_2_preg;
reg   [13:0] ap_return_3_preg;
reg   [13:0] ap_return_4_preg;
reg   [13:0] ap_return_5_preg;
reg   [13:0] ap_return_6_preg;
reg   [13:0] ap_return_7_preg;
reg   [13:0] ap_return_8_preg;
reg   [13:0] ap_return_9_preg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_520;
reg    ap_condition_538;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_return_0_preg = 14'd0;
#0 ap_return_1_preg = 14'd0;
#0 ap_return_2_preg = 14'd0;
#0 ap_return_3_preg = 14'd0;
#0 ap_return_4_preg = 14'd0;
#0 ap_return_5_preg = 14'd0;
#0 ap_return_6_preg = 14'd0;
#0 ap_return_7_preg = 14'd0;
#0 ap_return_8_preg = 14'd0;
#0 ap_return_9_preg = 14'd0;
end

myproject_dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_s_outdEe #(
    .DataWidth( 4 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
outidx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_address0),
    .ce0(outidx_ce0),
    .q0(outidx_q0)
);

myproject_dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_s_w5_eOg #(
    .DataWidth( 10 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
w5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w5_V_address0),
    .ce0(w5_V_ce0),
    .q0(w5_V_q0)
);

myproject_mux_5032_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
mux_5032_16_1_1_U60(
    .din0(ap_phi_mux_p_read50_phi_phi_fu_1270_p4),
    .din1(ap_phi_mux_p_read151_phi_phi_fu_1282_p4),
    .din2(ap_phi_mux_p_read252_phi_phi_fu_1294_p4),
    .din3(ap_phi_mux_p_read353_phi_phi_fu_1306_p4),
    .din4(ap_phi_mux_p_read454_phi_phi_fu_1318_p4),
    .din5(ap_phi_mux_p_read555_phi_phi_fu_1330_p4),
    .din6(ap_phi_mux_p_read656_phi_phi_fu_1342_p4),
    .din7(ap_phi_mux_p_read757_phi_phi_fu_1354_p4),
    .din8(ap_phi_mux_p_read858_phi_phi_fu_1366_p4),
    .din9(ap_phi_mux_p_read959_phi_phi_fu_1378_p4),
    .din10(ap_phi_mux_p_read1060_phi_phi_fu_1390_p4),
    .din11(ap_phi_mux_p_read1161_phi_phi_fu_1402_p4),
    .din12(ap_phi_mux_p_read1262_phi_phi_fu_1414_p4),
    .din13(ap_phi_mux_p_read1363_phi_phi_fu_1426_p4),
    .din14(ap_phi_mux_p_read1464_phi_phi_fu_1438_p4),
    .din15(ap_phi_mux_p_read1565_phi_phi_fu_1450_p4),
    .din16(ap_phi_mux_p_read1666_phi_phi_fu_1462_p4),
    .din17(ap_phi_mux_p_read1767_phi_phi_fu_1474_p4),
    .din18(ap_phi_mux_p_read1868_phi_phi_fu_1486_p4),
    .din19(ap_phi_mux_p_read1969_phi_phi_fu_1498_p4),
    .din20(ap_phi_mux_p_read2070_phi_phi_fu_1510_p4),
    .din21(ap_phi_mux_p_read2171_phi_phi_fu_1522_p4),
    .din22(ap_phi_mux_p_read2272_phi_phi_fu_1534_p4),
    .din23(ap_phi_mux_p_read2373_phi_phi_fu_1546_p4),
    .din24(ap_phi_mux_p_read2474_phi_phi_fu_1558_p4),
    .din25(ap_phi_mux_p_read2575_phi_phi_fu_1570_p4),
    .din26(ap_phi_mux_p_read2676_phi_phi_fu_1582_p4),
    .din27(ap_phi_mux_p_read2777_phi_phi_fu_1594_p4),
    .din28(ap_phi_mux_p_read2878_phi_phi_fu_1606_p4),
    .din29(ap_phi_mux_p_read2979_phi_phi_fu_1618_p4),
    .din30(ap_phi_mux_p_read3080_phi_phi_fu_1630_p4),
    .din31(ap_phi_mux_p_read3181_phi_phi_fu_1642_p4),
    .din32(ap_phi_mux_p_read3282_phi_phi_fu_1654_p4),
    .din33(ap_phi_mux_p_read3383_phi_phi_fu_1666_p4),
    .din34(ap_phi_mux_p_read3484_phi_phi_fu_1678_p4),
    .din35(ap_phi_mux_p_read3585_phi_phi_fu_1690_p4),
    .din36(ap_phi_mux_p_read3686_phi_phi_fu_1702_p4),
    .din37(ap_phi_mux_p_read3787_phi_phi_fu_1714_p4),
    .din38(ap_phi_mux_p_read3888_phi_phi_fu_1726_p4),
    .din39(ap_phi_mux_p_read3989_phi_phi_fu_1738_p4),
    .din40(ap_phi_mux_p_read4090_phi_phi_fu_1750_p4),
    .din41(ap_phi_mux_p_read4191_phi_phi_fu_1762_p4),
    .din42(ap_phi_mux_p_read4292_phi_phi_fu_1774_p4),
    .din43(ap_phi_mux_p_read4393_phi_phi_fu_1786_p4),
    .din44(ap_phi_mux_p_read4494_phi_phi_fu_1798_p4),
    .din45(ap_phi_mux_p_read4595_phi_phi_fu_1810_p4),
    .din46(ap_phi_mux_p_read4696_phi_phi_fu_1822_p4),
    .din47(ap_phi_mux_p_read4797_phi_phi_fu_1834_p4),
    .din48(ap_phi_mux_p_read4898_phi_phi_fu_1846_p4),
    .din49(ap_phi_mux_p_read4999_phi_phi_fu_1858_p4),
    .din50(ap_phi_mux_in_index22_phi_fu_1256_p6),
    .dout(a_V_fu_2764_p52)
);

myproject_mux_104_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
mux_104_16_1_1_U61(
    .din0(ap_phi_mux_acc_V20_phi_fu_1870_p6),
    .din1(ap_phi_mux_acc_V_118_phi_fu_1884_p6),
    .din2(ap_phi_mux_acc_V_216_phi_fu_1898_p6),
    .din3(ap_phi_mux_acc_V_314_phi_fu_1912_p6),
    .din4(ap_phi_mux_acc_V_412_phi_fu_1926_p6),
    .din5(ap_phi_mux_acc_V_510_phi_fu_1940_p6),
    .din6(ap_phi_mux_acc_V_68_phi_fu_1954_p6),
    .din7(ap_phi_mux_acc_V_76_phi_fu_1968_p6),
    .din8(ap_phi_mux_acc_V_84_phi_fu_1982_p6),
    .din9(ap_phi_mux_acc_V_92_phi_fu_1996_p6),
    .din10(out_index_reg_3408_pp0_iter3_reg),
    .dout(lhs_fu_2907_p12)
);

myproject_mul_mul_16s_10s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
mul_mul_16s_10s_22_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_V_fu_2764_p52),
    .din1(w5_V_q0),
    .ce(grp_fu_3132_ce),
    .dout(grp_fu_3132_p2)
);

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 14'd0;
    end else begin
        if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_0_preg <= {{ap_phi_mux_acc_V_phi_fu_2714_p20[15:2]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 14'd0;
    end else begin
        if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_1_preg <= {{ap_phi_mux_acc_V_21_phi_fu_2678_p20[15:2]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 14'd0;
    end else begin
        if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_2_preg <= {{ap_phi_mux_acc_V_22_phi_fu_2642_p20[15:2]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 14'd0;
    end else begin
        if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_3_preg <= {{ap_phi_mux_acc_V_23_phi_fu_2606_p20[15:2]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 14'd0;
    end else begin
        if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_4_preg <= {{ap_phi_mux_acc_V_24_phi_fu_2570_p20[15:2]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 14'd0;
    end else begin
        if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_5_preg <= {{ap_phi_mux_acc_V_25_phi_fu_2534_p20[15:2]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 14'd0;
    end else begin
        if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_6_preg <= {{ap_phi_mux_acc_V_26_phi_fu_2498_p20[15:2]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 14'd0;
    end else begin
        if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_7_preg <= {{ap_phi_mux_acc_V_27_phi_fu_2462_p20[15:2]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 14'd0;
    end else begin
        if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_8_preg <= {{ap_phi_mux_acc_V_28_phi_fu_2426_p20[15:2]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 14'd0;
    end else begin
        if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_9_preg <= {{ap_phi_mux_acc_V_29_phi_fu_2390_p20[15:2]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1)) begin
            acc_V20_reg_1866 <= 16'd65500;
        end else if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd0)) begin
            acc_V20_reg_1866 <= ap_phi_mux_acc_V_phi_fu_2714_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1)) begin
            acc_V_118_reg_1880 <= 16'd65464;
        end else if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd0)) begin
            acc_V_118_reg_1880 <= ap_phi_mux_acc_V_21_phi_fu_2678_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1)) begin
            acc_V_216_reg_1894 <= 16'd65416;
        end else if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd0)) begin
            acc_V_216_reg_1894 <= ap_phi_mux_acc_V_22_phi_fu_2642_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1)) begin
            acc_V_314_reg_1908 <= 16'd65392;
        end else if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd0)) begin
            acc_V_314_reg_1908 <= ap_phi_mux_acc_V_23_phi_fu_2606_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1)) begin
            acc_V_412_reg_1922 <= 16'd164;
        end else if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd0)) begin
            acc_V_412_reg_1922 <= ap_phi_mux_acc_V_24_phi_fu_2570_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1)) begin
            acc_V_510_reg_1936 <= 16'd65340;
        end else if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd0)) begin
            acc_V_510_reg_1936 <= ap_phi_mux_acc_V_25_phi_fu_2534_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1)) begin
            acc_V_68_reg_1950 <= 16'd24;
        end else if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd0)) begin
            acc_V_68_reg_1950 <= ap_phi_mux_acc_V_26_phi_fu_2498_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1)) begin
            acc_V_76_reg_1964 <= 16'd65240;
        end else if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd0)) begin
            acc_V_76_reg_1964 <= ap_phi_mux_acc_V_27_phi_fu_2462_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1)) begin
            acc_V_84_reg_1978 <= 16'd476;
        end else if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd0)) begin
            acc_V_84_reg_1978 <= ap_phi_mux_acc_V_28_phi_fu_2426_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1)) begin
            acc_V_92_reg_1992 <= 16'd116;
        end else if ((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd0)) begin
            acc_V_92_reg_1992 <= ap_phi_mux_acc_V_29_phi_fu_2390_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read1060_phi_reg_1386 <= p_read10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read1060_phi_reg_1386 <= ap_phi_reg_pp0_iter0_p_read1060_phi_reg_1386;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read1161_phi_reg_1398 <= p_read11;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read1161_phi_reg_1398 <= ap_phi_reg_pp0_iter0_p_read1161_phi_reg_1398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read1262_phi_reg_1410 <= p_read12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read1262_phi_reg_1410 <= ap_phi_reg_pp0_iter0_p_read1262_phi_reg_1410;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read1363_phi_reg_1422 <= p_read13;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read1363_phi_reg_1422 <= ap_phi_reg_pp0_iter0_p_read1363_phi_reg_1422;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read1464_phi_reg_1434 <= p_read14;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read1464_phi_reg_1434 <= ap_phi_reg_pp0_iter0_p_read1464_phi_reg_1434;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read151_phi_reg_1278 <= p_read1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read151_phi_reg_1278 <= ap_phi_reg_pp0_iter0_p_read151_phi_reg_1278;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read1565_phi_reg_1446 <= p_read15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read1565_phi_reg_1446 <= ap_phi_reg_pp0_iter0_p_read1565_phi_reg_1446;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read1666_phi_reg_1458 <= p_read16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read1666_phi_reg_1458 <= ap_phi_reg_pp0_iter0_p_read1666_phi_reg_1458;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read1767_phi_reg_1470 <= p_read17;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read1767_phi_reg_1470 <= ap_phi_reg_pp0_iter0_p_read1767_phi_reg_1470;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read1868_phi_reg_1482 <= p_read18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read1868_phi_reg_1482 <= ap_phi_reg_pp0_iter0_p_read1868_phi_reg_1482;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read1969_phi_reg_1494 <= p_read19;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read1969_phi_reg_1494 <= ap_phi_reg_pp0_iter0_p_read1969_phi_reg_1494;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read2070_phi_reg_1506 <= p_read20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read2070_phi_reg_1506 <= ap_phi_reg_pp0_iter0_p_read2070_phi_reg_1506;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read2171_phi_reg_1518 <= p_read21;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read2171_phi_reg_1518 <= ap_phi_reg_pp0_iter0_p_read2171_phi_reg_1518;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read2272_phi_reg_1530 <= p_read22;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read2272_phi_reg_1530 <= ap_phi_reg_pp0_iter0_p_read2272_phi_reg_1530;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read2373_phi_reg_1542 <= p_read23;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read2373_phi_reg_1542 <= ap_phi_reg_pp0_iter0_p_read2373_phi_reg_1542;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read2474_phi_reg_1554 <= p_read24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read2474_phi_reg_1554 <= ap_phi_reg_pp0_iter0_p_read2474_phi_reg_1554;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read252_phi_reg_1290 <= p_read2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read252_phi_reg_1290 <= ap_phi_reg_pp0_iter0_p_read252_phi_reg_1290;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read2575_phi_reg_1566 <= p_read25;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read2575_phi_reg_1566 <= ap_phi_reg_pp0_iter0_p_read2575_phi_reg_1566;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read2676_phi_reg_1578 <= p_read26;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read2676_phi_reg_1578 <= ap_phi_reg_pp0_iter0_p_read2676_phi_reg_1578;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read2777_phi_reg_1590 <= p_read27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read2777_phi_reg_1590 <= ap_phi_reg_pp0_iter0_p_read2777_phi_reg_1590;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read2878_phi_reg_1602 <= p_read28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read2878_phi_reg_1602 <= ap_phi_reg_pp0_iter0_p_read2878_phi_reg_1602;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read2979_phi_reg_1614 <= p_read29;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read2979_phi_reg_1614 <= ap_phi_reg_pp0_iter0_p_read2979_phi_reg_1614;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read3080_phi_reg_1626 <= p_read30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read3080_phi_reg_1626 <= ap_phi_reg_pp0_iter0_p_read3080_phi_reg_1626;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read3181_phi_reg_1638 <= p_read31;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read3181_phi_reg_1638 <= ap_phi_reg_pp0_iter0_p_read3181_phi_reg_1638;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read3282_phi_reg_1650 <= p_read32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read3282_phi_reg_1650 <= ap_phi_reg_pp0_iter0_p_read3282_phi_reg_1650;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read3383_phi_reg_1662 <= p_read33;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read3383_phi_reg_1662 <= ap_phi_reg_pp0_iter0_p_read3383_phi_reg_1662;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read3484_phi_reg_1674 <= p_read34;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read3484_phi_reg_1674 <= ap_phi_reg_pp0_iter0_p_read3484_phi_reg_1674;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read353_phi_reg_1302 <= p_read3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read353_phi_reg_1302 <= ap_phi_reg_pp0_iter0_p_read353_phi_reg_1302;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read3585_phi_reg_1686 <= p_read35;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read3585_phi_reg_1686 <= ap_phi_reg_pp0_iter0_p_read3585_phi_reg_1686;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read3686_phi_reg_1698 <= p_read36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read3686_phi_reg_1698 <= ap_phi_reg_pp0_iter0_p_read3686_phi_reg_1698;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read3787_phi_reg_1710 <= p_read37;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read3787_phi_reg_1710 <= ap_phi_reg_pp0_iter0_p_read3787_phi_reg_1710;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read3888_phi_reg_1722 <= p_read38;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read3888_phi_reg_1722 <= ap_phi_reg_pp0_iter0_p_read3888_phi_reg_1722;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read3989_phi_reg_1734 <= p_read39;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read3989_phi_reg_1734 <= ap_phi_reg_pp0_iter0_p_read3989_phi_reg_1734;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read4090_phi_reg_1746 <= p_read40;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read4090_phi_reg_1746 <= ap_phi_reg_pp0_iter0_p_read4090_phi_reg_1746;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read4191_phi_reg_1758 <= p_read41;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read4191_phi_reg_1758 <= ap_phi_reg_pp0_iter0_p_read4191_phi_reg_1758;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read4292_phi_reg_1770 <= p_read42;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read4292_phi_reg_1770 <= ap_phi_reg_pp0_iter0_p_read4292_phi_reg_1770;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read4393_phi_reg_1782 <= p_read43;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read4393_phi_reg_1782 <= ap_phi_reg_pp0_iter0_p_read4393_phi_reg_1782;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read4494_phi_reg_1794 <= p_read44;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read4494_phi_reg_1794 <= ap_phi_reg_pp0_iter0_p_read4494_phi_reg_1794;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read454_phi_reg_1314 <= p_read4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read454_phi_reg_1314 <= ap_phi_reg_pp0_iter0_p_read454_phi_reg_1314;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read4595_phi_reg_1806 <= p_read45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read4595_phi_reg_1806 <= ap_phi_reg_pp0_iter0_p_read4595_phi_reg_1806;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read4696_phi_reg_1818 <= p_read46;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read4696_phi_reg_1818 <= ap_phi_reg_pp0_iter0_p_read4696_phi_reg_1818;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read4797_phi_reg_1830 <= p_read47;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read4797_phi_reg_1830 <= ap_phi_reg_pp0_iter0_p_read4797_phi_reg_1830;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read4898_phi_reg_1842 <= p_read48;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read4898_phi_reg_1842 <= ap_phi_reg_pp0_iter0_p_read4898_phi_reg_1842;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read4999_phi_reg_1854 <= p_read49;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read4999_phi_reg_1854 <= ap_phi_reg_pp0_iter0_p_read4999_phi_reg_1854;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read50_phi_reg_1266 <= p_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read50_phi_reg_1266 <= ap_phi_reg_pp0_iter0_p_read50_phi_reg_1266;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read555_phi_reg_1326 <= p_read5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read555_phi_reg_1326 <= ap_phi_reg_pp0_iter0_p_read555_phi_reg_1326;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read656_phi_reg_1338 <= p_read6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read656_phi_reg_1338 <= ap_phi_reg_pp0_iter0_p_read656_phi_reg_1338;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read757_phi_reg_1350 <= p_read7;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read757_phi_reg_1350 <= ap_phi_reg_pp0_iter0_p_read757_phi_reg_1350;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read858_phi_reg_1362 <= p_read8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read858_phi_reg_1362 <= ap_phi_reg_pp0_iter0_p_read858_phi_reg_1362;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_520)) begin
        if ((ap_phi_mux_do_init_phi_fu_527_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_read959_phi_reg_1374 <= p_read9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_read959_phi_reg_1374 <= ap_phi_reg_pp0_iter0_p_read959_phi_reg_1374;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_3404 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_524 <= 1'd0;
    end else if ((((icmp_ln151_reg_3404 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        do_init_reg_524 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_3404_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        in_index22_reg_1252 <= in_index_reg_3423;
    end else if ((((icmp_ln151_reg_3404_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_index22_reg_1252 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read1060_phi_reg_1386 <= p_read1060_phi_reg_1386;
        end else if ((1'b1 == 1'b1)) begin
            p_read1060_phi_reg_1386 <= ap_phi_reg_pp0_iter1_p_read1060_phi_reg_1386;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read1161_phi_reg_1398 <= p_read1161_phi_reg_1398;
        end else if ((1'b1 == 1'b1)) begin
            p_read1161_phi_reg_1398 <= ap_phi_reg_pp0_iter1_p_read1161_phi_reg_1398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read1262_phi_reg_1410 <= p_read1262_phi_reg_1410;
        end else if ((1'b1 == 1'b1)) begin
            p_read1262_phi_reg_1410 <= ap_phi_reg_pp0_iter1_p_read1262_phi_reg_1410;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read1363_phi_reg_1422 <= p_read1363_phi_reg_1422;
        end else if ((1'b1 == 1'b1)) begin
            p_read1363_phi_reg_1422 <= ap_phi_reg_pp0_iter1_p_read1363_phi_reg_1422;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read1464_phi_reg_1434 <= p_read1464_phi_reg_1434;
        end else if ((1'b1 == 1'b1)) begin
            p_read1464_phi_reg_1434 <= ap_phi_reg_pp0_iter1_p_read1464_phi_reg_1434;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read151_phi_reg_1278 <= p_read151_phi_reg_1278;
        end else if ((1'b1 == 1'b1)) begin
            p_read151_phi_reg_1278 <= ap_phi_reg_pp0_iter1_p_read151_phi_reg_1278;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read1565_phi_reg_1446 <= p_read1565_phi_reg_1446;
        end else if ((1'b1 == 1'b1)) begin
            p_read1565_phi_reg_1446 <= ap_phi_reg_pp0_iter1_p_read1565_phi_reg_1446;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read1666_phi_reg_1458 <= p_read1666_phi_reg_1458;
        end else if ((1'b1 == 1'b1)) begin
            p_read1666_phi_reg_1458 <= ap_phi_reg_pp0_iter1_p_read1666_phi_reg_1458;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read1767_phi_reg_1470 <= p_read1767_phi_reg_1470;
        end else if ((1'b1 == 1'b1)) begin
            p_read1767_phi_reg_1470 <= ap_phi_reg_pp0_iter1_p_read1767_phi_reg_1470;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read1868_phi_reg_1482 <= p_read1868_phi_reg_1482;
        end else if ((1'b1 == 1'b1)) begin
            p_read1868_phi_reg_1482 <= ap_phi_reg_pp0_iter1_p_read1868_phi_reg_1482;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read1969_phi_reg_1494 <= p_read1969_phi_reg_1494;
        end else if ((1'b1 == 1'b1)) begin
            p_read1969_phi_reg_1494 <= ap_phi_reg_pp0_iter1_p_read1969_phi_reg_1494;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read2070_phi_reg_1506 <= p_read2070_phi_reg_1506;
        end else if ((1'b1 == 1'b1)) begin
            p_read2070_phi_reg_1506 <= ap_phi_reg_pp0_iter1_p_read2070_phi_reg_1506;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read2171_phi_reg_1518 <= p_read2171_phi_reg_1518;
        end else if ((1'b1 == 1'b1)) begin
            p_read2171_phi_reg_1518 <= ap_phi_reg_pp0_iter1_p_read2171_phi_reg_1518;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read2272_phi_reg_1530 <= p_read2272_phi_reg_1530;
        end else if ((1'b1 == 1'b1)) begin
            p_read2272_phi_reg_1530 <= ap_phi_reg_pp0_iter1_p_read2272_phi_reg_1530;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read2373_phi_reg_1542 <= p_read2373_phi_reg_1542;
        end else if ((1'b1 == 1'b1)) begin
            p_read2373_phi_reg_1542 <= ap_phi_reg_pp0_iter1_p_read2373_phi_reg_1542;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read2474_phi_reg_1554 <= p_read2474_phi_reg_1554;
        end else if ((1'b1 == 1'b1)) begin
            p_read2474_phi_reg_1554 <= ap_phi_reg_pp0_iter1_p_read2474_phi_reg_1554;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read252_phi_reg_1290 <= p_read252_phi_reg_1290;
        end else if ((1'b1 == 1'b1)) begin
            p_read252_phi_reg_1290 <= ap_phi_reg_pp0_iter1_p_read252_phi_reg_1290;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read2575_phi_reg_1566 <= p_read2575_phi_reg_1566;
        end else if ((1'b1 == 1'b1)) begin
            p_read2575_phi_reg_1566 <= ap_phi_reg_pp0_iter1_p_read2575_phi_reg_1566;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read2676_phi_reg_1578 <= p_read2676_phi_reg_1578;
        end else if ((1'b1 == 1'b1)) begin
            p_read2676_phi_reg_1578 <= ap_phi_reg_pp0_iter1_p_read2676_phi_reg_1578;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read2777_phi_reg_1590 <= p_read2777_phi_reg_1590;
        end else if ((1'b1 == 1'b1)) begin
            p_read2777_phi_reg_1590 <= ap_phi_reg_pp0_iter1_p_read2777_phi_reg_1590;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read2878_phi_reg_1602 <= p_read2878_phi_reg_1602;
        end else if ((1'b1 == 1'b1)) begin
            p_read2878_phi_reg_1602 <= ap_phi_reg_pp0_iter1_p_read2878_phi_reg_1602;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read2979_phi_reg_1614 <= p_read2979_phi_reg_1614;
        end else if ((1'b1 == 1'b1)) begin
            p_read2979_phi_reg_1614 <= ap_phi_reg_pp0_iter1_p_read2979_phi_reg_1614;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read3080_phi_reg_1626 <= p_read3080_phi_reg_1626;
        end else if ((1'b1 == 1'b1)) begin
            p_read3080_phi_reg_1626 <= ap_phi_reg_pp0_iter1_p_read3080_phi_reg_1626;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read3181_phi_reg_1638 <= p_read3181_phi_reg_1638;
        end else if ((1'b1 == 1'b1)) begin
            p_read3181_phi_reg_1638 <= ap_phi_reg_pp0_iter1_p_read3181_phi_reg_1638;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read3282_phi_reg_1650 <= p_read3282_phi_reg_1650;
        end else if ((1'b1 == 1'b1)) begin
            p_read3282_phi_reg_1650 <= ap_phi_reg_pp0_iter1_p_read3282_phi_reg_1650;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read3383_phi_reg_1662 <= p_read3383_phi_reg_1662;
        end else if ((1'b1 == 1'b1)) begin
            p_read3383_phi_reg_1662 <= ap_phi_reg_pp0_iter1_p_read3383_phi_reg_1662;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read3484_phi_reg_1674 <= p_read3484_phi_reg_1674;
        end else if ((1'b1 == 1'b1)) begin
            p_read3484_phi_reg_1674 <= ap_phi_reg_pp0_iter1_p_read3484_phi_reg_1674;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read353_phi_reg_1302 <= p_read353_phi_reg_1302;
        end else if ((1'b1 == 1'b1)) begin
            p_read353_phi_reg_1302 <= ap_phi_reg_pp0_iter1_p_read353_phi_reg_1302;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read3585_phi_reg_1686 <= p_read3585_phi_reg_1686;
        end else if ((1'b1 == 1'b1)) begin
            p_read3585_phi_reg_1686 <= ap_phi_reg_pp0_iter1_p_read3585_phi_reg_1686;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read3686_phi_reg_1698 <= p_read3686_phi_reg_1698;
        end else if ((1'b1 == 1'b1)) begin
            p_read3686_phi_reg_1698 <= ap_phi_reg_pp0_iter1_p_read3686_phi_reg_1698;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read3787_phi_reg_1710 <= p_read3787_phi_reg_1710;
        end else if ((1'b1 == 1'b1)) begin
            p_read3787_phi_reg_1710 <= ap_phi_reg_pp0_iter1_p_read3787_phi_reg_1710;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read3888_phi_reg_1722 <= p_read3888_phi_reg_1722;
        end else if ((1'b1 == 1'b1)) begin
            p_read3888_phi_reg_1722 <= ap_phi_reg_pp0_iter1_p_read3888_phi_reg_1722;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read3989_phi_reg_1734 <= p_read3989_phi_reg_1734;
        end else if ((1'b1 == 1'b1)) begin
            p_read3989_phi_reg_1734 <= ap_phi_reg_pp0_iter1_p_read3989_phi_reg_1734;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read4090_phi_reg_1746 <= p_read4090_phi_reg_1746;
        end else if ((1'b1 == 1'b1)) begin
            p_read4090_phi_reg_1746 <= ap_phi_reg_pp0_iter1_p_read4090_phi_reg_1746;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read4191_phi_reg_1758 <= p_read4191_phi_reg_1758;
        end else if ((1'b1 == 1'b1)) begin
            p_read4191_phi_reg_1758 <= ap_phi_reg_pp0_iter1_p_read4191_phi_reg_1758;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read4292_phi_reg_1770 <= p_read4292_phi_reg_1770;
        end else if ((1'b1 == 1'b1)) begin
            p_read4292_phi_reg_1770 <= ap_phi_reg_pp0_iter1_p_read4292_phi_reg_1770;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read4393_phi_reg_1782 <= p_read4393_phi_reg_1782;
        end else if ((1'b1 == 1'b1)) begin
            p_read4393_phi_reg_1782 <= ap_phi_reg_pp0_iter1_p_read4393_phi_reg_1782;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read4494_phi_reg_1794 <= p_read4494_phi_reg_1794;
        end else if ((1'b1 == 1'b1)) begin
            p_read4494_phi_reg_1794 <= ap_phi_reg_pp0_iter1_p_read4494_phi_reg_1794;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read454_phi_reg_1314 <= p_read454_phi_reg_1314;
        end else if ((1'b1 == 1'b1)) begin
            p_read454_phi_reg_1314 <= ap_phi_reg_pp0_iter1_p_read454_phi_reg_1314;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read4595_phi_reg_1806 <= p_read4595_phi_reg_1806;
        end else if ((1'b1 == 1'b1)) begin
            p_read4595_phi_reg_1806 <= ap_phi_reg_pp0_iter1_p_read4595_phi_reg_1806;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read4696_phi_reg_1818 <= p_read4696_phi_reg_1818;
        end else if ((1'b1 == 1'b1)) begin
            p_read4696_phi_reg_1818 <= ap_phi_reg_pp0_iter1_p_read4696_phi_reg_1818;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read4797_phi_reg_1830 <= p_read4797_phi_reg_1830;
        end else if ((1'b1 == 1'b1)) begin
            p_read4797_phi_reg_1830 <= ap_phi_reg_pp0_iter1_p_read4797_phi_reg_1830;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read4898_phi_reg_1842 <= p_read4898_phi_reg_1842;
        end else if ((1'b1 == 1'b1)) begin
            p_read4898_phi_reg_1842 <= ap_phi_reg_pp0_iter1_p_read4898_phi_reg_1842;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read4999_phi_reg_1854 <= p_read4999_phi_reg_1854;
        end else if ((1'b1 == 1'b1)) begin
            p_read4999_phi_reg_1854 <= ap_phi_reg_pp0_iter1_p_read4999_phi_reg_1854;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read50_phi_reg_1266 <= p_read50_phi_reg_1266;
        end else if ((1'b1 == 1'b1)) begin
            p_read50_phi_reg_1266 <= ap_phi_reg_pp0_iter1_p_read50_phi_reg_1266;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read555_phi_reg_1326 <= p_read555_phi_reg_1326;
        end else if ((1'b1 == 1'b1)) begin
            p_read555_phi_reg_1326 <= ap_phi_reg_pp0_iter1_p_read555_phi_reg_1326;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read656_phi_reg_1338 <= p_read656_phi_reg_1338;
        end else if ((1'b1 == 1'b1)) begin
            p_read656_phi_reg_1338 <= ap_phi_reg_pp0_iter1_p_read656_phi_reg_1338;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read757_phi_reg_1350 <= p_read757_phi_reg_1350;
        end else if ((1'b1 == 1'b1)) begin
            p_read757_phi_reg_1350 <= ap_phi_reg_pp0_iter1_p_read757_phi_reg_1350;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read858_phi_reg_1362 <= p_read858_phi_reg_1362;
        end else if ((1'b1 == 1'b1)) begin
            p_read858_phi_reg_1362 <= ap_phi_reg_pp0_iter1_p_read858_phi_reg_1362;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_538)) begin
        if ((do_init_reg_524 == 1'd0)) begin
            p_read959_phi_reg_1374 <= p_read959_phi_reg_1374;
        end else if ((1'b1 == 1'b1)) begin
            p_read959_phi_reg_1374 <= ap_phi_reg_pp0_iter1_p_read959_phi_reg_1374;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_3404 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index21_reg_539 <= w_index_reg_3399;
    end else if ((((icmp_ln151_reg_3404 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w_index21_reg_539 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln151_reg_3404 <= icmp_ln151_fu_2758_p2;
        icmp_ln151_reg_3404_pp0_iter1_reg <= icmp_ln151_reg_3404;
        out_index_reg_3408 <= outidx_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_init_pp0_iter3_reg <= ap_loop_init_pp0_iter2_reg;
        ap_loop_init_pp0_iter4_reg <= ap_loop_init_pp0_iter3_reg;
        icmp_ln151_reg_3404_pp0_iter2_reg <= icmp_ln151_reg_3404_pp0_iter1_reg;
        icmp_ln151_reg_3404_pp0_iter3_reg <= icmp_ln151_reg_3404_pp0_iter2_reg;
        out_index_reg_3408_pp0_iter2_reg <= out_index_reg_3408;
        out_index_reg_3408_pp0_iter3_reg <= out_index_reg_3408_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_3423 <= in_index_fu_2890_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_3399 <= w_index_fu_2752_p2;
    end
end

always @ (*) begin
    if (((icmp_ln151_fu_2758_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter4_reg == 1'b1)) begin
        ap_phi_mux_acc_V20_phi_fu_1870_p6 = 16'd65500;
    end else begin
        ap_phi_mux_acc_V20_phi_fu_1870_p6 = acc_V20_reg_1866;
    end
end

always @ (*) begin
    if (((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd0))) begin
        ap_phi_mux_acc_V_10_phi_fu_2351_p22 = 16'd0;
    end else if (((icmp_ln1466_fu_2946_p2 == 1'd0) | (~(out_index_reg_3408_pp0_iter3_reg == 4'd0) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd1) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd2) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd3) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd4) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd5) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd6) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd7) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd8) & (icmp_ln1466_fu_2946_p2 == 1'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd2)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd3)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd4)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd5)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd6)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd7)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd8)))) begin
        ap_phi_mux_acc_V_10_phi_fu_2351_p22 = ap_phi_mux_acc_V20_phi_fu_1870_p6;
    end else begin
        ap_phi_mux_acc_V_10_phi_fu_2351_p22 = ap_phi_reg_pp0_iter4_acc_V_10_reg_2348;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter4_reg == 1'b1)) begin
        ap_phi_mux_acc_V_118_phi_fu_1884_p6 = 16'd65464;
    end else begin
        ap_phi_mux_acc_V_118_phi_fu_1884_p6 = acc_V_118_reg_1880;
    end
end

always @ (*) begin
    if (((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd1))) begin
        ap_phi_mux_acc_V_11_phi_fu_2313_p22 = 16'd0;
    end else if (((icmp_ln1466_fu_2946_p2 == 1'd0) | (~(out_index_reg_3408_pp0_iter3_reg == 4'd0) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd1) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd2) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd3) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd4) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd5) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd6) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd7) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd8) & (icmp_ln1466_fu_2946_p2 == 1'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd0)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd2)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd3)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd4)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd5)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd6)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd7)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd8)))) begin
        ap_phi_mux_acc_V_11_phi_fu_2313_p22 = ap_phi_mux_acc_V_118_phi_fu_1884_p6;
    end else begin
        ap_phi_mux_acc_V_11_phi_fu_2313_p22 = ap_phi_reg_pp0_iter4_acc_V_11_reg_2310;
    end
end

always @ (*) begin
    if (((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd2))) begin
        ap_phi_mux_acc_V_12_phi_fu_2275_p22 = 16'd0;
    end else if (((icmp_ln1466_fu_2946_p2 == 1'd0) | (~(out_index_reg_3408_pp0_iter3_reg == 4'd0) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd1) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd2) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd3) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd4) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd5) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd6) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd7) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd8) & (icmp_ln1466_fu_2946_p2 == 1'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd0)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd3)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd4)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd5)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd6)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd7)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd8)))) begin
        ap_phi_mux_acc_V_12_phi_fu_2275_p22 = ap_phi_mux_acc_V_216_phi_fu_1898_p6;
    end else begin
        ap_phi_mux_acc_V_12_phi_fu_2275_p22 = ap_phi_reg_pp0_iter4_acc_V_12_reg_2272;
    end
end

always @ (*) begin
    if (((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd3))) begin
        ap_phi_mux_acc_V_13_phi_fu_2237_p22 = 16'd0;
    end else if (((icmp_ln1466_fu_2946_p2 == 1'd0) | (~(out_index_reg_3408_pp0_iter3_reg == 4'd0) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd1) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd2) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd3) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd4) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd5) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd6) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd7) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd8) & (icmp_ln1466_fu_2946_p2 == 1'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd0)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd2)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd4)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd5)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd6)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd7)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd8)))) begin
        ap_phi_mux_acc_V_13_phi_fu_2237_p22 = ap_phi_mux_acc_V_314_phi_fu_1912_p6;
    end else begin
        ap_phi_mux_acc_V_13_phi_fu_2237_p22 = ap_phi_reg_pp0_iter4_acc_V_13_reg_2234;
    end
end

always @ (*) begin
    if (((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd4))) begin
        ap_phi_mux_acc_V_14_phi_fu_2199_p22 = 16'd0;
    end else if (((icmp_ln1466_fu_2946_p2 == 1'd0) | (~(out_index_reg_3408_pp0_iter3_reg == 4'd0) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd1) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd2) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd3) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd4) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd5) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd6) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd7) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd8) & (icmp_ln1466_fu_2946_p2 == 1'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd0)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd2)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd3)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd5)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd6)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd7)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd8)))) begin
        ap_phi_mux_acc_V_14_phi_fu_2199_p22 = ap_phi_mux_acc_V_412_phi_fu_1926_p6;
    end else begin
        ap_phi_mux_acc_V_14_phi_fu_2199_p22 = ap_phi_reg_pp0_iter4_acc_V_14_reg_2196;
    end
end

always @ (*) begin
    if (((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd5))) begin
        ap_phi_mux_acc_V_15_phi_fu_2161_p22 = 16'd0;
    end else if (((icmp_ln1466_fu_2946_p2 == 1'd0) | (~(out_index_reg_3408_pp0_iter3_reg == 4'd0) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd1) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd2) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd3) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd4) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd5) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd6) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd7) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd8) & (icmp_ln1466_fu_2946_p2 == 1'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd0)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd2)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd3)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd4)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd6)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd7)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd8)))) begin
        ap_phi_mux_acc_V_15_phi_fu_2161_p22 = ap_phi_mux_acc_V_510_phi_fu_1940_p6;
    end else begin
        ap_phi_mux_acc_V_15_phi_fu_2161_p22 = ap_phi_reg_pp0_iter4_acc_V_15_reg_2158;
    end
end

always @ (*) begin
    if (((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd6))) begin
        ap_phi_mux_acc_V_16_phi_fu_2123_p22 = 16'd0;
    end else if (((icmp_ln1466_fu_2946_p2 == 1'd0) | (~(out_index_reg_3408_pp0_iter3_reg == 4'd0) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd1) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd2) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd3) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd4) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd5) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd6) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd7) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd8) & (icmp_ln1466_fu_2946_p2 == 1'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd0)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd2)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd3)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd4)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd5)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd7)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd8)))) begin
        ap_phi_mux_acc_V_16_phi_fu_2123_p22 = ap_phi_mux_acc_V_68_phi_fu_1954_p6;
    end else begin
        ap_phi_mux_acc_V_16_phi_fu_2123_p22 = ap_phi_reg_pp0_iter4_acc_V_16_reg_2120;
    end
end

always @ (*) begin
    if (((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd7))) begin
        ap_phi_mux_acc_V_17_phi_fu_2085_p22 = 16'd0;
    end else if (((icmp_ln1466_fu_2946_p2 == 1'd0) | (~(out_index_reg_3408_pp0_iter3_reg == 4'd0) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd1) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd2) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd3) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd4) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd5) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd6) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd7) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd8) & (icmp_ln1466_fu_2946_p2 == 1'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd0)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd2)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd3)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd4)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd5)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd6)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd8)))) begin
        ap_phi_mux_acc_V_17_phi_fu_2085_p22 = ap_phi_mux_acc_V_76_phi_fu_1968_p6;
    end else begin
        ap_phi_mux_acc_V_17_phi_fu_2085_p22 = ap_phi_reg_pp0_iter4_acc_V_17_reg_2082;
    end
end

always @ (*) begin
    if (((icmp_ln1466_fu_2946_p2 == 1'd0) | (~(out_index_reg_3408_pp0_iter3_reg == 4'd0) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd1) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd2) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd3) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd4) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd5) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd6) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd7) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd8) & (icmp_ln1466_fu_2946_p2 == 1'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd0)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd2)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd3)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd4)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd5)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd6)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd7)))) begin
        ap_phi_mux_acc_V_18_phi_fu_2047_p22 = ap_phi_mux_acc_V_84_phi_fu_1982_p6;
    end else if (((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd8))) begin
        ap_phi_mux_acc_V_18_phi_fu_2047_p22 = 16'd0;
    end else begin
        ap_phi_mux_acc_V_18_phi_fu_2047_p22 = ap_phi_reg_pp0_iter4_acc_V_18_reg_2044;
    end
end

always @ (*) begin
    if ((~(out_index_reg_3408_pp0_iter3_reg == 4'd0) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd1) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd2) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd3) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd4) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd5) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd6) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd7) & ~(out_index_reg_3408_pp0_iter3_reg == 4'd8) & (icmp_ln1466_fu_2946_p2 == 1'd1))) begin
        ap_phi_mux_acc_V_19_phi_fu_2009_p22 = 16'd0;
    end else if (((icmp_ln1466_fu_2946_p2 == 1'd0) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd0)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd1)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd2)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd3)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd4)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd5)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd6)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd7)) | ((icmp_ln1466_fu_2946_p2 == 1'd1) & (out_index_reg_3408_pp0_iter3_reg == 4'd8)))) begin
        ap_phi_mux_acc_V_19_phi_fu_2009_p22 = ap_phi_mux_acc_V_92_phi_fu_1996_p6;
    end else begin
        ap_phi_mux_acc_V_19_phi_fu_2009_p22 = ap_phi_reg_pp0_iter4_acc_V_19_reg_2006;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter4_reg == 1'b1)) begin
        ap_phi_mux_acc_V_216_phi_fu_1898_p6 = 16'd65416;
    end else begin
        ap_phi_mux_acc_V_216_phi_fu_1898_p6 = acc_V_216_reg_1894;
    end
end

always @ (*) begin
    if ((out_index_reg_3408_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_acc_V_21_phi_fu_2678_p20 = acc_V_20_fu_2952_p2;
    end else if (((out_index_reg_3408_pp0_iter3_reg == 4'd0) | (out_index_reg_3408_pp0_iter3_reg == 4'd2) | (out_index_reg_3408_pp0_iter3_reg == 4'd3) | (out_index_reg_3408_pp0_iter3_reg == 4'd4) | (out_index_reg_3408_pp0_iter3_reg == 4'd5) | (out_index_reg_3408_pp0_iter3_reg == 4'd6) | (out_index_reg_3408_pp0_iter3_reg == 4'd7) | (out_index_reg_3408_pp0_iter3_reg == 4'd8) | (out_index_reg_3408_pp0_iter3_reg == 4'd9) | (out_index_reg_3408_pp0_iter3_reg == 4'd10) | (out_index_reg_3408_pp0_iter3_reg == 4'd11) | (out_index_reg_3408_pp0_iter3_reg == 4'd12) | (out_index_reg_3408_pp0_iter3_reg == 4'd13) | (out_index_reg_3408_pp0_iter3_reg == 4'd14) | (out_index_reg_3408_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_acc_V_21_phi_fu_2678_p20 = ap_phi_mux_acc_V_11_phi_fu_2313_p22;
    end else begin
        ap_phi_mux_acc_V_21_phi_fu_2678_p20 = ap_phi_reg_pp0_iter4_acc_V_21_reg_2674;
    end
end

always @ (*) begin
    if ((out_index_reg_3408_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_acc_V_22_phi_fu_2642_p20 = acc_V_20_fu_2952_p2;
    end else if (((out_index_reg_3408_pp0_iter3_reg == 4'd0) | (out_index_reg_3408_pp0_iter3_reg == 4'd1) | (out_index_reg_3408_pp0_iter3_reg == 4'd3) | (out_index_reg_3408_pp0_iter3_reg == 4'd4) | (out_index_reg_3408_pp0_iter3_reg == 4'd5) | (out_index_reg_3408_pp0_iter3_reg == 4'd6) | (out_index_reg_3408_pp0_iter3_reg == 4'd7) | (out_index_reg_3408_pp0_iter3_reg == 4'd8) | (out_index_reg_3408_pp0_iter3_reg == 4'd9) | (out_index_reg_3408_pp0_iter3_reg == 4'd10) | (out_index_reg_3408_pp0_iter3_reg == 4'd11) | (out_index_reg_3408_pp0_iter3_reg == 4'd12) | (out_index_reg_3408_pp0_iter3_reg == 4'd13) | (out_index_reg_3408_pp0_iter3_reg == 4'd14) | (out_index_reg_3408_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_acc_V_22_phi_fu_2642_p20 = ap_phi_mux_acc_V_12_phi_fu_2275_p22;
    end else begin
        ap_phi_mux_acc_V_22_phi_fu_2642_p20 = ap_phi_reg_pp0_iter4_acc_V_22_reg_2638;
    end
end

always @ (*) begin
    if ((out_index_reg_3408_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_acc_V_23_phi_fu_2606_p20 = acc_V_20_fu_2952_p2;
    end else if (((out_index_reg_3408_pp0_iter3_reg == 4'd0) | (out_index_reg_3408_pp0_iter3_reg == 4'd1) | (out_index_reg_3408_pp0_iter3_reg == 4'd2) | (out_index_reg_3408_pp0_iter3_reg == 4'd4) | (out_index_reg_3408_pp0_iter3_reg == 4'd5) | (out_index_reg_3408_pp0_iter3_reg == 4'd6) | (out_index_reg_3408_pp0_iter3_reg == 4'd7) | (out_index_reg_3408_pp0_iter3_reg == 4'd8) | (out_index_reg_3408_pp0_iter3_reg == 4'd9) | (out_index_reg_3408_pp0_iter3_reg == 4'd10) | (out_index_reg_3408_pp0_iter3_reg == 4'd11) | (out_index_reg_3408_pp0_iter3_reg == 4'd12) | (out_index_reg_3408_pp0_iter3_reg == 4'd13) | (out_index_reg_3408_pp0_iter3_reg == 4'd14) | (out_index_reg_3408_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_acc_V_23_phi_fu_2606_p20 = ap_phi_mux_acc_V_13_phi_fu_2237_p22;
    end else begin
        ap_phi_mux_acc_V_23_phi_fu_2606_p20 = ap_phi_reg_pp0_iter4_acc_V_23_reg_2602;
    end
end

always @ (*) begin
    if ((out_index_reg_3408_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_acc_V_24_phi_fu_2570_p20 = acc_V_20_fu_2952_p2;
    end else if (((out_index_reg_3408_pp0_iter3_reg == 4'd0) | (out_index_reg_3408_pp0_iter3_reg == 4'd1) | (out_index_reg_3408_pp0_iter3_reg == 4'd2) | (out_index_reg_3408_pp0_iter3_reg == 4'd3) | (out_index_reg_3408_pp0_iter3_reg == 4'd5) | (out_index_reg_3408_pp0_iter3_reg == 4'd6) | (out_index_reg_3408_pp0_iter3_reg == 4'd7) | (out_index_reg_3408_pp0_iter3_reg == 4'd8) | (out_index_reg_3408_pp0_iter3_reg == 4'd9) | (out_index_reg_3408_pp0_iter3_reg == 4'd10) | (out_index_reg_3408_pp0_iter3_reg == 4'd11) | (out_index_reg_3408_pp0_iter3_reg == 4'd12) | (out_index_reg_3408_pp0_iter3_reg == 4'd13) | (out_index_reg_3408_pp0_iter3_reg == 4'd14) | (out_index_reg_3408_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_acc_V_24_phi_fu_2570_p20 = ap_phi_mux_acc_V_14_phi_fu_2199_p22;
    end else begin
        ap_phi_mux_acc_V_24_phi_fu_2570_p20 = ap_phi_reg_pp0_iter4_acc_V_24_reg_2566;
    end
end

always @ (*) begin
    if ((out_index_reg_3408_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_acc_V_25_phi_fu_2534_p20 = acc_V_20_fu_2952_p2;
    end else if (((out_index_reg_3408_pp0_iter3_reg == 4'd0) | (out_index_reg_3408_pp0_iter3_reg == 4'd1) | (out_index_reg_3408_pp0_iter3_reg == 4'd2) | (out_index_reg_3408_pp0_iter3_reg == 4'd3) | (out_index_reg_3408_pp0_iter3_reg == 4'd4) | (out_index_reg_3408_pp0_iter3_reg == 4'd6) | (out_index_reg_3408_pp0_iter3_reg == 4'd7) | (out_index_reg_3408_pp0_iter3_reg == 4'd8) | (out_index_reg_3408_pp0_iter3_reg == 4'd9) | (out_index_reg_3408_pp0_iter3_reg == 4'd10) | (out_index_reg_3408_pp0_iter3_reg == 4'd11) | (out_index_reg_3408_pp0_iter3_reg == 4'd12) | (out_index_reg_3408_pp0_iter3_reg == 4'd13) | (out_index_reg_3408_pp0_iter3_reg == 4'd14) | (out_index_reg_3408_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_acc_V_25_phi_fu_2534_p20 = ap_phi_mux_acc_V_15_phi_fu_2161_p22;
    end else begin
        ap_phi_mux_acc_V_25_phi_fu_2534_p20 = ap_phi_reg_pp0_iter4_acc_V_25_reg_2530;
    end
end

always @ (*) begin
    if ((out_index_reg_3408_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_acc_V_26_phi_fu_2498_p20 = acc_V_20_fu_2952_p2;
    end else if (((out_index_reg_3408_pp0_iter3_reg == 4'd0) | (out_index_reg_3408_pp0_iter3_reg == 4'd1) | (out_index_reg_3408_pp0_iter3_reg == 4'd2) | (out_index_reg_3408_pp0_iter3_reg == 4'd3) | (out_index_reg_3408_pp0_iter3_reg == 4'd4) | (out_index_reg_3408_pp0_iter3_reg == 4'd5) | (out_index_reg_3408_pp0_iter3_reg == 4'd7) | (out_index_reg_3408_pp0_iter3_reg == 4'd8) | (out_index_reg_3408_pp0_iter3_reg == 4'd9) | (out_index_reg_3408_pp0_iter3_reg == 4'd10) | (out_index_reg_3408_pp0_iter3_reg == 4'd11) | (out_index_reg_3408_pp0_iter3_reg == 4'd12) | (out_index_reg_3408_pp0_iter3_reg == 4'd13) | (out_index_reg_3408_pp0_iter3_reg == 4'd14) | (out_index_reg_3408_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_acc_V_26_phi_fu_2498_p20 = ap_phi_mux_acc_V_16_phi_fu_2123_p22;
    end else begin
        ap_phi_mux_acc_V_26_phi_fu_2498_p20 = ap_phi_reg_pp0_iter4_acc_V_26_reg_2494;
    end
end

always @ (*) begin
    if ((out_index_reg_3408_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_acc_V_27_phi_fu_2462_p20 = acc_V_20_fu_2952_p2;
    end else if (((out_index_reg_3408_pp0_iter3_reg == 4'd0) | (out_index_reg_3408_pp0_iter3_reg == 4'd1) | (out_index_reg_3408_pp0_iter3_reg == 4'd2) | (out_index_reg_3408_pp0_iter3_reg == 4'd3) | (out_index_reg_3408_pp0_iter3_reg == 4'd4) | (out_index_reg_3408_pp0_iter3_reg == 4'd5) | (out_index_reg_3408_pp0_iter3_reg == 4'd6) | (out_index_reg_3408_pp0_iter3_reg == 4'd8) | (out_index_reg_3408_pp0_iter3_reg == 4'd9) | (out_index_reg_3408_pp0_iter3_reg == 4'd10) | (out_index_reg_3408_pp0_iter3_reg == 4'd11) | (out_index_reg_3408_pp0_iter3_reg == 4'd12) | (out_index_reg_3408_pp0_iter3_reg == 4'd13) | (out_index_reg_3408_pp0_iter3_reg == 4'd14) | (out_index_reg_3408_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_acc_V_27_phi_fu_2462_p20 = ap_phi_mux_acc_V_17_phi_fu_2085_p22;
    end else begin
        ap_phi_mux_acc_V_27_phi_fu_2462_p20 = ap_phi_reg_pp0_iter4_acc_V_27_reg_2458;
    end
end

always @ (*) begin
    if (((out_index_reg_3408_pp0_iter3_reg == 4'd0) | (out_index_reg_3408_pp0_iter3_reg == 4'd1) | (out_index_reg_3408_pp0_iter3_reg == 4'd2) | (out_index_reg_3408_pp0_iter3_reg == 4'd3) | (out_index_reg_3408_pp0_iter3_reg == 4'd4) | (out_index_reg_3408_pp0_iter3_reg == 4'd5) | (out_index_reg_3408_pp0_iter3_reg == 4'd6) | (out_index_reg_3408_pp0_iter3_reg == 4'd7) | (out_index_reg_3408_pp0_iter3_reg == 4'd9) | (out_index_reg_3408_pp0_iter3_reg == 4'd10) | (out_index_reg_3408_pp0_iter3_reg == 4'd11) | (out_index_reg_3408_pp0_iter3_reg == 4'd12) | (out_index_reg_3408_pp0_iter3_reg == 4'd13) | (out_index_reg_3408_pp0_iter3_reg == 4'd14) | (out_index_reg_3408_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_acc_V_28_phi_fu_2426_p20 = ap_phi_mux_acc_V_18_phi_fu_2047_p22;
    end else if ((out_index_reg_3408_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_acc_V_28_phi_fu_2426_p20 = acc_V_20_fu_2952_p2;
    end else begin
        ap_phi_mux_acc_V_28_phi_fu_2426_p20 = ap_phi_reg_pp0_iter4_acc_V_28_reg_2422;
    end
end

always @ (*) begin
    if (((out_index_reg_3408_pp0_iter3_reg == 4'd9) | ((out_index_reg_3408_pp0_iter3_reg == 4'd10) | ((out_index_reg_3408_pp0_iter3_reg == 4'd11) | ((out_index_reg_3408_pp0_iter3_reg == 4'd12) | ((out_index_reg_3408_pp0_iter3_reg == 4'd13) | ((out_index_reg_3408_pp0_iter3_reg == 4'd14) | (out_index_reg_3408_pp0_iter3_reg == 4'd15)))))))) begin
        ap_phi_mux_acc_V_29_phi_fu_2390_p20 = acc_V_20_fu_2952_p2;
    end else if (((out_index_reg_3408_pp0_iter3_reg == 4'd0) | (out_index_reg_3408_pp0_iter3_reg == 4'd1) | (out_index_reg_3408_pp0_iter3_reg == 4'd2) | (out_index_reg_3408_pp0_iter3_reg == 4'd3) | (out_index_reg_3408_pp0_iter3_reg == 4'd4) | (out_index_reg_3408_pp0_iter3_reg == 4'd5) | (out_index_reg_3408_pp0_iter3_reg == 4'd6) | (out_index_reg_3408_pp0_iter3_reg == 4'd7) | (out_index_reg_3408_pp0_iter3_reg == 4'd8))) begin
        ap_phi_mux_acc_V_29_phi_fu_2390_p20 = ap_phi_mux_acc_V_19_phi_fu_2009_p22;
    end else begin
        ap_phi_mux_acc_V_29_phi_fu_2390_p20 = ap_phi_reg_pp0_iter4_acc_V_29_reg_2386;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter4_reg == 1'b1)) begin
        ap_phi_mux_acc_V_314_phi_fu_1912_p6 = 16'd65392;
    end else begin
        ap_phi_mux_acc_V_314_phi_fu_1912_p6 = acc_V_314_reg_1908;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter4_reg == 1'b1)) begin
        ap_phi_mux_acc_V_412_phi_fu_1926_p6 = 16'd164;
    end else begin
        ap_phi_mux_acc_V_412_phi_fu_1926_p6 = acc_V_412_reg_1922;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter4_reg == 1'b1)) begin
        ap_phi_mux_acc_V_510_phi_fu_1940_p6 = 16'd65340;
    end else begin
        ap_phi_mux_acc_V_510_phi_fu_1940_p6 = acc_V_510_reg_1936;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter4_reg == 1'b1)) begin
        ap_phi_mux_acc_V_68_phi_fu_1954_p6 = 16'd24;
    end else begin
        ap_phi_mux_acc_V_68_phi_fu_1954_p6 = acc_V_68_reg_1950;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter4_reg == 1'b1)) begin
        ap_phi_mux_acc_V_76_phi_fu_1968_p6 = 16'd65240;
    end else begin
        ap_phi_mux_acc_V_76_phi_fu_1968_p6 = acc_V_76_reg_1964;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter4_reg == 1'b1)) begin
        ap_phi_mux_acc_V_84_phi_fu_1982_p6 = 16'd476;
    end else begin
        ap_phi_mux_acc_V_84_phi_fu_1982_p6 = acc_V_84_reg_1978;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter4_reg == 1'b1)) begin
        ap_phi_mux_acc_V_92_phi_fu_1996_p6 = 16'd116;
    end else begin
        ap_phi_mux_acc_V_92_phi_fu_1996_p6 = acc_V_92_reg_1992;
    end
end

always @ (*) begin
    if ((out_index_reg_3408_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_acc_V_phi_fu_2714_p20 = acc_V_20_fu_2952_p2;
    end else if (((out_index_reg_3408_pp0_iter3_reg == 4'd1) | (out_index_reg_3408_pp0_iter3_reg == 4'd2) | (out_index_reg_3408_pp0_iter3_reg == 4'd3) | (out_index_reg_3408_pp0_iter3_reg == 4'd4) | (out_index_reg_3408_pp0_iter3_reg == 4'd5) | (out_index_reg_3408_pp0_iter3_reg == 4'd6) | (out_index_reg_3408_pp0_iter3_reg == 4'd7) | (out_index_reg_3408_pp0_iter3_reg == 4'd8) | (out_index_reg_3408_pp0_iter3_reg == 4'd9) | (out_index_reg_3408_pp0_iter3_reg == 4'd10) | (out_index_reg_3408_pp0_iter3_reg == 4'd11) | (out_index_reg_3408_pp0_iter3_reg == 4'd12) | (out_index_reg_3408_pp0_iter3_reg == 4'd13) | (out_index_reg_3408_pp0_iter3_reg == 4'd14) | (out_index_reg_3408_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_acc_V_phi_fu_2714_p20 = ap_phi_mux_acc_V_10_phi_fu_2351_p22;
    end else begin
        ap_phi_mux_acc_V_phi_fu_2714_p20 = ap_phi_reg_pp0_iter4_acc_V_reg_2710;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_do_init_phi_fu_527_p6 = 1'd0;
    end else if ((((icmp_ln151_reg_3404 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_do_init_phi_fu_527_p6 = 1'd1;
    end else begin
        ap_phi_mux_do_init_phi_fu_527_p6 = do_init_reg_524;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_in_index22_phi_fu_1256_p6 = in_index_reg_3423;
    end else if ((((icmp_ln151_reg_3404_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_in_index22_phi_fu_1256_p6 = 32'd0;
    end else begin
        ap_phi_mux_in_index22_phi_fu_1256_p6 = in_index22_reg_1252;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read1060_phi_phi_fu_1390_p4 = p_read1060_phi_reg_1386;
    end else begin
        ap_phi_mux_p_read1060_phi_phi_fu_1390_p4 = ap_phi_reg_pp0_iter1_p_read1060_phi_reg_1386;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read1161_phi_phi_fu_1402_p4 = p_read1161_phi_reg_1398;
    end else begin
        ap_phi_mux_p_read1161_phi_phi_fu_1402_p4 = ap_phi_reg_pp0_iter1_p_read1161_phi_reg_1398;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read1262_phi_phi_fu_1414_p4 = p_read1262_phi_reg_1410;
    end else begin
        ap_phi_mux_p_read1262_phi_phi_fu_1414_p4 = ap_phi_reg_pp0_iter1_p_read1262_phi_reg_1410;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read1363_phi_phi_fu_1426_p4 = p_read1363_phi_reg_1422;
    end else begin
        ap_phi_mux_p_read1363_phi_phi_fu_1426_p4 = ap_phi_reg_pp0_iter1_p_read1363_phi_reg_1422;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read1464_phi_phi_fu_1438_p4 = p_read1464_phi_reg_1434;
    end else begin
        ap_phi_mux_p_read1464_phi_phi_fu_1438_p4 = ap_phi_reg_pp0_iter1_p_read1464_phi_reg_1434;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read151_phi_phi_fu_1282_p4 = p_read151_phi_reg_1278;
    end else begin
        ap_phi_mux_p_read151_phi_phi_fu_1282_p4 = ap_phi_reg_pp0_iter1_p_read151_phi_reg_1278;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read1565_phi_phi_fu_1450_p4 = p_read1565_phi_reg_1446;
    end else begin
        ap_phi_mux_p_read1565_phi_phi_fu_1450_p4 = ap_phi_reg_pp0_iter1_p_read1565_phi_reg_1446;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read1666_phi_phi_fu_1462_p4 = p_read1666_phi_reg_1458;
    end else begin
        ap_phi_mux_p_read1666_phi_phi_fu_1462_p4 = ap_phi_reg_pp0_iter1_p_read1666_phi_reg_1458;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read1767_phi_phi_fu_1474_p4 = p_read1767_phi_reg_1470;
    end else begin
        ap_phi_mux_p_read1767_phi_phi_fu_1474_p4 = ap_phi_reg_pp0_iter1_p_read1767_phi_reg_1470;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read1868_phi_phi_fu_1486_p4 = p_read1868_phi_reg_1482;
    end else begin
        ap_phi_mux_p_read1868_phi_phi_fu_1486_p4 = ap_phi_reg_pp0_iter1_p_read1868_phi_reg_1482;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read1969_phi_phi_fu_1498_p4 = p_read1969_phi_reg_1494;
    end else begin
        ap_phi_mux_p_read1969_phi_phi_fu_1498_p4 = ap_phi_reg_pp0_iter1_p_read1969_phi_reg_1494;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read2070_phi_phi_fu_1510_p4 = p_read2070_phi_reg_1506;
    end else begin
        ap_phi_mux_p_read2070_phi_phi_fu_1510_p4 = ap_phi_reg_pp0_iter1_p_read2070_phi_reg_1506;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read2171_phi_phi_fu_1522_p4 = p_read2171_phi_reg_1518;
    end else begin
        ap_phi_mux_p_read2171_phi_phi_fu_1522_p4 = ap_phi_reg_pp0_iter1_p_read2171_phi_reg_1518;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read2272_phi_phi_fu_1534_p4 = p_read2272_phi_reg_1530;
    end else begin
        ap_phi_mux_p_read2272_phi_phi_fu_1534_p4 = ap_phi_reg_pp0_iter1_p_read2272_phi_reg_1530;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read2373_phi_phi_fu_1546_p4 = p_read2373_phi_reg_1542;
    end else begin
        ap_phi_mux_p_read2373_phi_phi_fu_1546_p4 = ap_phi_reg_pp0_iter1_p_read2373_phi_reg_1542;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read2474_phi_phi_fu_1558_p4 = p_read2474_phi_reg_1554;
    end else begin
        ap_phi_mux_p_read2474_phi_phi_fu_1558_p4 = ap_phi_reg_pp0_iter1_p_read2474_phi_reg_1554;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read252_phi_phi_fu_1294_p4 = p_read252_phi_reg_1290;
    end else begin
        ap_phi_mux_p_read252_phi_phi_fu_1294_p4 = ap_phi_reg_pp0_iter1_p_read252_phi_reg_1290;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read2575_phi_phi_fu_1570_p4 = p_read2575_phi_reg_1566;
    end else begin
        ap_phi_mux_p_read2575_phi_phi_fu_1570_p4 = ap_phi_reg_pp0_iter1_p_read2575_phi_reg_1566;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read2676_phi_phi_fu_1582_p4 = p_read2676_phi_reg_1578;
    end else begin
        ap_phi_mux_p_read2676_phi_phi_fu_1582_p4 = ap_phi_reg_pp0_iter1_p_read2676_phi_reg_1578;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read2777_phi_phi_fu_1594_p4 = p_read2777_phi_reg_1590;
    end else begin
        ap_phi_mux_p_read2777_phi_phi_fu_1594_p4 = ap_phi_reg_pp0_iter1_p_read2777_phi_reg_1590;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read2878_phi_phi_fu_1606_p4 = p_read2878_phi_reg_1602;
    end else begin
        ap_phi_mux_p_read2878_phi_phi_fu_1606_p4 = ap_phi_reg_pp0_iter1_p_read2878_phi_reg_1602;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read2979_phi_phi_fu_1618_p4 = p_read2979_phi_reg_1614;
    end else begin
        ap_phi_mux_p_read2979_phi_phi_fu_1618_p4 = ap_phi_reg_pp0_iter1_p_read2979_phi_reg_1614;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read3080_phi_phi_fu_1630_p4 = p_read3080_phi_reg_1626;
    end else begin
        ap_phi_mux_p_read3080_phi_phi_fu_1630_p4 = ap_phi_reg_pp0_iter1_p_read3080_phi_reg_1626;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read3181_phi_phi_fu_1642_p4 = p_read3181_phi_reg_1638;
    end else begin
        ap_phi_mux_p_read3181_phi_phi_fu_1642_p4 = ap_phi_reg_pp0_iter1_p_read3181_phi_reg_1638;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read3282_phi_phi_fu_1654_p4 = p_read3282_phi_reg_1650;
    end else begin
        ap_phi_mux_p_read3282_phi_phi_fu_1654_p4 = ap_phi_reg_pp0_iter1_p_read3282_phi_reg_1650;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read3383_phi_phi_fu_1666_p4 = p_read3383_phi_reg_1662;
    end else begin
        ap_phi_mux_p_read3383_phi_phi_fu_1666_p4 = ap_phi_reg_pp0_iter1_p_read3383_phi_reg_1662;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read3484_phi_phi_fu_1678_p4 = p_read3484_phi_reg_1674;
    end else begin
        ap_phi_mux_p_read3484_phi_phi_fu_1678_p4 = ap_phi_reg_pp0_iter1_p_read3484_phi_reg_1674;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read353_phi_phi_fu_1306_p4 = p_read353_phi_reg_1302;
    end else begin
        ap_phi_mux_p_read353_phi_phi_fu_1306_p4 = ap_phi_reg_pp0_iter1_p_read353_phi_reg_1302;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read3585_phi_phi_fu_1690_p4 = p_read3585_phi_reg_1686;
    end else begin
        ap_phi_mux_p_read3585_phi_phi_fu_1690_p4 = ap_phi_reg_pp0_iter1_p_read3585_phi_reg_1686;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read3686_phi_phi_fu_1702_p4 = p_read3686_phi_reg_1698;
    end else begin
        ap_phi_mux_p_read3686_phi_phi_fu_1702_p4 = ap_phi_reg_pp0_iter1_p_read3686_phi_reg_1698;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read3787_phi_phi_fu_1714_p4 = p_read3787_phi_reg_1710;
    end else begin
        ap_phi_mux_p_read3787_phi_phi_fu_1714_p4 = ap_phi_reg_pp0_iter1_p_read3787_phi_reg_1710;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read3888_phi_phi_fu_1726_p4 = p_read3888_phi_reg_1722;
    end else begin
        ap_phi_mux_p_read3888_phi_phi_fu_1726_p4 = ap_phi_reg_pp0_iter1_p_read3888_phi_reg_1722;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read3989_phi_phi_fu_1738_p4 = p_read3989_phi_reg_1734;
    end else begin
        ap_phi_mux_p_read3989_phi_phi_fu_1738_p4 = ap_phi_reg_pp0_iter1_p_read3989_phi_reg_1734;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read4090_phi_phi_fu_1750_p4 = p_read4090_phi_reg_1746;
    end else begin
        ap_phi_mux_p_read4090_phi_phi_fu_1750_p4 = ap_phi_reg_pp0_iter1_p_read4090_phi_reg_1746;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read4191_phi_phi_fu_1762_p4 = p_read4191_phi_reg_1758;
    end else begin
        ap_phi_mux_p_read4191_phi_phi_fu_1762_p4 = ap_phi_reg_pp0_iter1_p_read4191_phi_reg_1758;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read4292_phi_phi_fu_1774_p4 = p_read4292_phi_reg_1770;
    end else begin
        ap_phi_mux_p_read4292_phi_phi_fu_1774_p4 = ap_phi_reg_pp0_iter1_p_read4292_phi_reg_1770;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read4393_phi_phi_fu_1786_p4 = p_read4393_phi_reg_1782;
    end else begin
        ap_phi_mux_p_read4393_phi_phi_fu_1786_p4 = ap_phi_reg_pp0_iter1_p_read4393_phi_reg_1782;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read4494_phi_phi_fu_1798_p4 = p_read4494_phi_reg_1794;
    end else begin
        ap_phi_mux_p_read4494_phi_phi_fu_1798_p4 = ap_phi_reg_pp0_iter1_p_read4494_phi_reg_1794;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read454_phi_phi_fu_1318_p4 = p_read454_phi_reg_1314;
    end else begin
        ap_phi_mux_p_read454_phi_phi_fu_1318_p4 = ap_phi_reg_pp0_iter1_p_read454_phi_reg_1314;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read4595_phi_phi_fu_1810_p4 = p_read4595_phi_reg_1806;
    end else begin
        ap_phi_mux_p_read4595_phi_phi_fu_1810_p4 = ap_phi_reg_pp0_iter1_p_read4595_phi_reg_1806;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read4696_phi_phi_fu_1822_p4 = p_read4696_phi_reg_1818;
    end else begin
        ap_phi_mux_p_read4696_phi_phi_fu_1822_p4 = ap_phi_reg_pp0_iter1_p_read4696_phi_reg_1818;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read4797_phi_phi_fu_1834_p4 = p_read4797_phi_reg_1830;
    end else begin
        ap_phi_mux_p_read4797_phi_phi_fu_1834_p4 = ap_phi_reg_pp0_iter1_p_read4797_phi_reg_1830;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read4898_phi_phi_fu_1846_p4 = p_read4898_phi_reg_1842;
    end else begin
        ap_phi_mux_p_read4898_phi_phi_fu_1846_p4 = ap_phi_reg_pp0_iter1_p_read4898_phi_reg_1842;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read4999_phi_phi_fu_1858_p4 = p_read4999_phi_reg_1854;
    end else begin
        ap_phi_mux_p_read4999_phi_phi_fu_1858_p4 = ap_phi_reg_pp0_iter1_p_read4999_phi_reg_1854;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read50_phi_phi_fu_1270_p4 = p_read50_phi_reg_1266;
    end else begin
        ap_phi_mux_p_read50_phi_phi_fu_1270_p4 = ap_phi_reg_pp0_iter1_p_read50_phi_reg_1266;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read555_phi_phi_fu_1330_p4 = p_read555_phi_reg_1326;
    end else begin
        ap_phi_mux_p_read555_phi_phi_fu_1330_p4 = ap_phi_reg_pp0_iter1_p_read555_phi_reg_1326;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read656_phi_phi_fu_1342_p4 = p_read656_phi_reg_1338;
    end else begin
        ap_phi_mux_p_read656_phi_phi_fu_1342_p4 = ap_phi_reg_pp0_iter1_p_read656_phi_reg_1338;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read757_phi_phi_fu_1354_p4 = p_read757_phi_reg_1350;
    end else begin
        ap_phi_mux_p_read757_phi_phi_fu_1354_p4 = ap_phi_reg_pp0_iter1_p_read757_phi_reg_1350;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read858_phi_phi_fu_1366_p4 = p_read858_phi_reg_1362;
    end else begin
        ap_phi_mux_p_read858_phi_phi_fu_1366_p4 = ap_phi_reg_pp0_iter1_p_read858_phi_reg_1362;
    end
end

always @ (*) begin
    if ((do_init_reg_524 == 1'd0)) begin
        ap_phi_mux_p_read959_phi_phi_fu_1378_p4 = p_read959_phi_reg_1374;
    end else begin
        ap_phi_mux_p_read959_phi_phi_fu_1378_p4 = ap_phi_reg_pp0_iter1_p_read959_phi_reg_1374;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_w_index21_phi_fu_542_p6 = w_index_reg_3399;
    end else if ((((icmp_ln151_reg_3404 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_w_index21_phi_fu_542_p6 = 9'd0;
    end else begin
        ap_phi_mux_w_index21_phi_fu_542_p6 = w_index21_reg_539;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_0 = {{ap_phi_mux_acc_V_phi_fu_2714_p20[15:2]}};
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_1 = {{ap_phi_mux_acc_V_21_phi_fu_2678_p20[15:2]}};
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_2 = {{ap_phi_mux_acc_V_22_phi_fu_2642_p20[15:2]}};
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_3 = {{ap_phi_mux_acc_V_23_phi_fu_2606_p20[15:2]}};
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_4 = {{ap_phi_mux_acc_V_24_phi_fu_2570_p20[15:2]}};
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_5 = {{ap_phi_mux_acc_V_25_phi_fu_2534_p20[15:2]}};
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_6 = {{ap_phi_mux_acc_V_26_phi_fu_2498_p20[15:2]}};
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_7 = {{ap_phi_mux_acc_V_27_phi_fu_2462_p20[15:2]}};
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_8 = {{ap_phi_mux_acc_V_28_phi_fu_2426_p20[15:2]}};
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_3404_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_9 = {{ap_phi_mux_acc_V_29_phi_fu_2390_p20[15:2]}};
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3132_ce = 1'b1;
    end else begin
        grp_fu_3132_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_ce0 = 1'b1;
    end else begin
        outidx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w5_V_ce0 = 1'b1;
    end else begin
        w5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_V_20_fu_2952_p2 = ($signed(rhs_fu_2898_p4) + $signed(lhs_fu_2907_p12));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_520 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_538 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_p_read1060_phi_reg_1386 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1161_phi_reg_1398 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1262_phi_reg_1410 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1363_phi_reg_1422 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1464_phi_reg_1434 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read151_phi_reg_1278 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1565_phi_reg_1446 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1666_phi_reg_1458 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1767_phi_reg_1470 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1868_phi_reg_1482 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1969_phi_reg_1494 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2070_phi_reg_1506 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2171_phi_reg_1518 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2272_phi_reg_1530 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2373_phi_reg_1542 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2474_phi_reg_1554 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read252_phi_reg_1290 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2575_phi_reg_1566 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2676_phi_reg_1578 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2777_phi_reg_1590 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2878_phi_reg_1602 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2979_phi_reg_1614 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3080_phi_reg_1626 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3181_phi_reg_1638 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3282_phi_reg_1650 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3383_phi_reg_1662 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3484_phi_reg_1674 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read353_phi_reg_1302 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3585_phi_reg_1686 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3686_phi_reg_1698 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3787_phi_reg_1710 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3888_phi_reg_1722 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3989_phi_reg_1734 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read4090_phi_reg_1746 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read4191_phi_reg_1758 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read4292_phi_reg_1770 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read4393_phi_reg_1782 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read4494_phi_reg_1794 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read454_phi_reg_1314 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read4595_phi_reg_1806 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read4696_phi_reg_1818 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read4797_phi_reg_1830 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read4898_phi_reg_1842 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read4999_phi_reg_1854 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read50_phi_reg_1266 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read555_phi_reg_1326 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read656_phi_reg_1338 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read757_phi_reg_1350 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read858_phi_reg_1362 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read959_phi_reg_1374 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_10_reg_2348 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_11_reg_2310 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_12_reg_2272 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_13_reg_2234 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_14_reg_2196 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_15_reg_2158 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_16_reg_2120 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_17_reg_2082 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_18_reg_2044 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_19_reg_2006 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_21_reg_2674 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_22_reg_2638 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_23_reg_2602 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_24_reg_2566 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_25_reg_2530 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_26_reg_2494 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_27_reg_2458 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_28_reg_2422 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_29_reg_2386 = 'bx;

assign ap_phi_reg_pp0_iter4_acc_V_reg_2710 = 'bx;

assign icmp_ln1466_fu_2946_p2 = ((sext_ln859_7_fu_2936_p1 == sub_ln1466_fu_2940_p2) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_2758_p2 = ((ap_phi_mux_w_index21_phi_fu_542_p6 == 9'd499) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_2884_p2 = (($signed(in_index_1_fu_2878_p2) > $signed(32'd49)) ? 1'b1 : 1'b0);

assign in_index_1_fu_2878_p2 = (ap_phi_mux_in_index22_phi_fu_1256_p6 + 32'd1);

assign in_index_fu_2890_p3 = ((icmp_ln168_fu_2884_p2[0:0] == 1'b1) ? 32'd0 : in_index_1_fu_2878_p2);

assign outidx_address0 = zext_ln151_fu_2746_p1;

assign rhs_fu_2898_p4 = {{grp_fu_3132_p2[21:6]}};

assign sext_ln859_7_fu_2936_p1 = rhs_fu_2898_p4;

assign sext_ln859_fu_2932_p1 = lhs_fu_2907_p12;

assign sub_ln1466_fu_2940_p2 = ($signed(17'd0) - $signed(sext_ln859_fu_2932_p1));

assign w5_V_address0 = zext_ln151_fu_2746_p1;

assign w_index_fu_2752_p2 = (ap_phi_mux_w_index21_phi_fu_542_p6 + 9'd1);

assign zext_ln151_fu_2746_p1 = ap_phi_mux_w_index21_phi_fu_542_p6;

endmodule //myproject_dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_s
