---
title: 记点和icache相关的
published: true
---


Line Fill Buffer(LFB)  
256-bit    4 64-bit
128 bit    4 32-bit

`````verilog
input           pfu_icu_req_i,
input [31:3]    pfu_ciu_addr_i,
input           pfu_icu_first_i,

input           pfu_icu_priv_i,
input           pfu_icu_vf_i,

output        icu_pfu_ack_o,
`````

LFB 填充进一个cache line的时候，按总线宽度，可以是4次64-bit，也可以是4次32-bit

对外接口的话，icache控制模块icu不需要考虑比如是否是axi burst。

`````verilog
output           icu_biu_req,
input            biu_icu_ack,
input [63:0]     biu_icu_data,
input            biu_icu_data_valid,

reg [31:3]  lfb_addr;
reg [255:0] lfb_data;


always @(posedge clk or negedge resetn)
   if (~resetn) begin
      lfb_addr          <= {29{1'b0}};
   end else if (icu_biu_lf_req & biu_icu_ack) begin
      lfb_addr          <= fe_addr;
   end else if (lfb_data_valid_qual) begin
      lfb_addr[4:3]     <= lfb_addr[4:3] + 2'b01;
   end


// update LFB
always @(posedge clk or negedge resetn)
   if (~resetn)
      lfb_data[63:0]    <= {64{1'b0}};
   else if (lfb_data_valid_qual & (lfb_addr[4:3] == 2'b00))
      lfb_data[63:0]    <= biu_icu_data;

always @(posedge clk or negedge resetn)
   if (~resetn)
      lfb_data[127:64:0]    <= {64{1'b0}};
   else if (lfb_data_valid_qual & (lfb_addr[4:3] == 2'b01))
      lfb_data[127:64]    <= biu_icu_data;

always @(posedge clk or negedge resetn)
   if (~resetn)
      lfb_data[191:128]    <= {64{1'b0}};
   else if (lfb_data_valid_qual & (lfb_addr[4:3] == 2'b10))
      lfb_data[191:128]    <= biu_icu_data;

always @(posedge clk or negedge resetn)
   if (~resetn)
      lfb_data[255:192]    <= {64{1'b0}};
   else if (lfb_data_valid_qual & (lfb_addr[4:3] == 2'b11))
      lfb_data[255;192    <= biu_icu_data;
`````

biu_icu_data分四次存到lfb_data，每存一次地址加8。
