Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/DSDII/Lab2Fixed/RegisterFile_TestBench_isim_beh.exe -prj D:/DSDII/Lab2Fixed/RegisterFile_TestBench_beh.prj work.RegisterFile_TestBench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/DSDII/Lab2Fixed/RegisterModule.vhd" into library work
Parsing VHDL file "D:/DSDII/Lab2Fixed/MUX8_1.vhd" into library work
Parsing VHDL file "D:/DSDII/Lab2Fixed/Decoder3to8.vhd" into library work
Parsing VHDL file "D:/DSDII/Lab2Fixed/RegisterFile.vhd" into library work
Parsing VHDL file "D:/DSDII/Lab2Fixed/RegisterFile_TestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture dataflow of entity Decoder3to8 [decoder3to8_default]
Compiling architecture structural of entity MUX8_1 [\MUX8_1(16)\]
Compiling architecture behavioral of entity RegisterModule [\RegisterModule(16,0)\]
Compiling architecture structural of entity RegisterFile [registerfile_default]
Compiling architecture behavior of entity registerfile_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable D:/DSDII/Lab2Fixed/RegisterFile_TestBench_isim_beh.exe
Fuse Memory Usage: 36244 KB
Fuse CPU Usage: 592 ms
