# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../sources/hdl/LMAC2-vc709-2015-4.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" -i "../../../../" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_DDR3_FIFO=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1" -d "x4Gb=1" -d "sg107E=1" -d "x8=1"
verilog xil_defaultlib  "../../../../../sources/testbench/board.v" -i "../../../../../sources/testbench" -i "../../../../../sources/testbench/dsport" -i "../../../../../sources/testbench/include" -i "../../../../../sources/hdl/gen_chk" -i "../../../../" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_DDR3_FIFO=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1" -d "x4Gb=1" -d "sg107E=1" -d "x8=1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
