Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 11 15:49:48 2019
| Host         : DESKTOP-WHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_wrapper_timing_summary_routed.rpt -pb TOP_wrapper_timing_summary_routed.pb -rpx TOP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4780 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.476        0.000                      0                 4096        0.048        0.000                      0                 4096        3.000        0.000                       0                  4786  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_in                        {0.000 5.000}      10.000          100.000         
  clk_out1_TOP_clk_wiz_0_0    {0.000 6.250}      12.500          80.000          
  clkfbout_TOP_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_out1_TOP_clk_wiz_0_0_1  {0.000 6.250}      12.500          80.000          
  clkfbout_TOP_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_TOP_clk_wiz_0_0          1.476        0.000                      0                 4096        0.125        0.000                      0                 4096        5.750        0.000                       0                  4782  
  clkfbout_TOP_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_TOP_clk_wiz_0_0_1        1.478        0.000                      0                 4096        0.125        0.000                      0                 4096        5.750        0.000                       0                  4782  
  clkfbout_TOP_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_TOP_clk_wiz_0_0_1  clk_out1_TOP_clk_wiz_0_0          1.476        0.000                      0                 4096        0.048        0.000                      0                 4096  
clk_out1_TOP_clk_wiz_0_0    clk_out1_TOP_clk_wiz_0_0_1        1.476        0.000                      0                 4096        0.048        0.000                      0                 4096  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.056ns  (logic 1.210ns (10.944%)  route 9.846ns (89.056%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 10.954 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       6.762     6.077    TOP_i/prm_LUTX1_Po_4_5_4_c_0/y[3]
    SLICE_X124Y32        LUT6 (Prop_lut6_I2_O)        0.124     6.201 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_3/O
                         net (fo=1, routed)           0.948     7.149    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_3_n_0
    SLICE_X124Y53        LUT5 (Prop_lut5_I0_O)        0.124     7.273 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.273    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_1_n_0
    SLICE_X124Y53        MUXF7 (Prop_muxf7_I0_O)      0.209     7.482 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0/O
                         net (fo=1, routed)           2.136     9.618    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[146]
    SLICE_X117Y96        LUT2 (Prop_lut2_I1_O)        0.297     9.915 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[146]_i_1/O
                         net (fo=1, routed)           0.000     9.915    TOP_i/prm_chk_v1_0_0/inst/edgeResult[146]_i_1_n_0
    SLICE_X117Y96        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.732    10.954    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X117Y96        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]/C
                         clock pessimism              0.483    11.437    
                         clock uncertainty           -0.077    11.360    
    SLICE_X117Y96        FDRE (Setup_fdre_C_D)        0.032    11.392    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.694ns  (logic 0.842ns (7.874%)  route 9.852ns (92.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 10.779 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.644    -1.159    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.740 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=5102, routed)        7.780     7.041    TOP_i/prm_LUTX1_Po_4_5_4_c_7/z[3]
    SLICE_X126Y191       LUT6 (Prop_lut6_I1_O)        0.299     7.340 r  TOP_i/prm_LUTX1_Po_4_5_4_c_7/edge_mask_512p7[344]_INST_0/O
                         net (fo=1, routed)           2.071     9.411    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p7[344]
    SLICE_X117Y154       LUT2 (Prop_lut2_I1_O)        0.124     9.535 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3928]_i_1/O
                         net (fo=1, routed)           0.000     9.535    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3928]_i_1_n_0
    SLICE_X117Y154       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.557    10.779    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X117Y154       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]/C
                         clock pessimism              0.475    11.254    
                         clock uncertainty           -0.077    11.177    
    SLICE_X117Y154       FDRE (Setup_fdre_C_D)        0.031    11.208    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 1.169ns (10.988%)  route 9.470ns (89.012%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 10.765 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       6.111     5.426    TOP_i/prm_LUTX1_Po_4_5_4_c_1/y[3]
    SLICE_X162Y115       MUXF7 (Prop_muxf7_S_O)       0.292     5.718 r  TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[71]_INST_0_i_2/O
                         net (fo=1, routed)           1.009     6.728    TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[71]_INST_0_i_2_n_0
    SLICE_X155Y118       LUT6 (Prop_lut6_I2_O)        0.297     7.025 r  TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[71]_INST_0/O
                         net (fo=1, routed)           2.350     9.375    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[71]
    SLICE_X101Y119       LUT2 (Prop_lut2_I1_O)        0.124     9.499 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[583]_i_1/O
                         net (fo=1, routed)           0.000     9.499    TOP_i/prm_chk_v1_0_0/inst/edgeResult[583]_i_1_n_0
    SLICE_X101Y119       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.543    10.765    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X101Y119       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]/C
                         clock pessimism              0.483    11.248    
                         clock uncertainty           -0.077    11.171    
    SLICE_X101Y119       FDRE (Setup_fdre_C_D)        0.029    11.200    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]
  -------------------------------------------------------------------
                         required time                         11.200    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.865ns  (logic 0.828ns (7.621%)  route 10.037ns (92.379%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       7.437     6.752    TOP_i/prm_LUTX1_Po_4_5_4_c_0/y[3]
    SLICE_X131Y32        LUT5 (Prop_lut5_I1_O)        0.124     6.876 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[457]_INST_0_i_3/O
                         net (fo=1, routed)           0.755     7.631    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[457]_INST_0_i_3_n_0
    SLICE_X130Y36        LUT6 (Prop_lut6_I3_O)        0.124     7.755 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[457]_INST_0/O
                         net (fo=1, routed)           1.846     9.600    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[457]
    SLICE_X128Y79        LUT2 (Prop_lut2_I1_O)        0.124     9.724 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[457]_i_1/O
                         net (fo=1, routed)           0.000     9.724    TOP_i/prm_chk_v1_0_0/inst/edgeResult[457]_i_1_n_0
    SLICE_X128Y79        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.724    10.946    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y79        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]/C
                         clock pessimism              0.483    11.429    
                         clock uncertainty           -0.077    11.352    
    SLICE_X128Y79        FDRE (Setup_fdre_C_D)        0.077    11.429    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 1.229ns (11.535%)  route 9.425ns (88.465%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 10.776 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.644    -1.159    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.740 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=5102, routed)        7.528     6.788    TOP_i/prm_LUTX1_Po_4_5_4_c_2/z[3]
    SLICE_X142Y174       LUT6 (Prop_lut6_I5_O)        0.299     7.087 r  TOP_i/prm_LUTX1_Po_4_5_4_c_2/edge_mask_512p2[397]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.087    TOP_i/prm_LUTX1_Po_4_5_4_c_2/edge_mask_512p2[397]_INST_0_i_2_n_0
    SLICE_X142Y174       MUXF7 (Prop_muxf7_I1_O)      0.214     7.301 r  TOP_i/prm_LUTX1_Po_4_5_4_c_2/edge_mask_512p2[397]_INST_0/O
                         net (fo=1, routed)           1.897     9.199    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p2[397]
    SLICE_X107Y151       LUT2 (Prop_lut2_I1_O)        0.297     9.496 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1421]_i_1/O
                         net (fo=1, routed)           0.000     9.496    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1421]_i_1_n_0
    SLICE_X107Y151       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.554    10.776    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X107Y151       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]/C
                         clock pessimism              0.475    11.251    
                         clock uncertainty           -0.077    11.174    
    SLICE_X107Y151       FDRE (Setup_fdre_C_D)        0.031    11.205    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.575ns  (logic 1.234ns (11.668%)  route 9.341ns (88.332%))
  Logic Levels:           3  (LUT2=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 10.765 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.668    -1.135    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y107        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y107        FDRE (Prop_fdre_C_Q)         0.419    -0.716 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/Q
                         net (fo=3654, routed)        6.517     5.802    TOP_i/prm_LUTX1_Po_4_5_4_c_5/y[4]
    SLICE_X5Y146         LUT5 (Prop_lut5_I4_O)        0.299     6.101 r  TOP_i/prm_LUTX1_Po_4_5_4_c_5/edge_mask_512p5[205]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.101    TOP_i/prm_LUTX1_Po_4_5_4_c_5/edge_mask_512p5[205]_INST_0_i_2_n_0
    SLICE_X5Y146         MUXF7 (Prop_muxf7_I1_O)      0.217     6.318 r  TOP_i/prm_LUTX1_Po_4_5_4_c_5/edge_mask_512p5[205]_INST_0/O
                         net (fo=1, routed)           2.824     9.142    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[205]
    SLICE_X65Y142        LUT2 (Prop_lut2_I1_O)        0.299     9.441 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2765]_i_1/O
                         net (fo=1, routed)           0.000     9.441    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2765]_i_1_n_0
    SLICE_X65Y142        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.543    10.765    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X65Y142        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]/C
                         clock pessimism              0.483    11.248    
                         clock uncertainty           -0.077    11.171    
    SLICE_X65Y142        FDRE (Setup_fdre_C_D)        0.031    11.202    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]
  -------------------------------------------------------------------
                         required time                         11.202    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 0.828ns (7.593%)  route 10.076ns (92.406%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 11.095 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       8.099     7.415    TOP_i/prm_LUTX1_Po_4_5_4_c_0/y[3]
    SLICE_X159Y36        LUT5 (Prop_lut5_I0_O)        0.124     7.539 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[51]_INST_0_i_3/O
                         net (fo=1, routed)           0.435     7.974    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[51]_INST_0_i_3_n_0
    SLICE_X159Y37        LUT6 (Prop_lut6_I4_O)        0.124     8.098 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[51]_INST_0/O
                         net (fo=1, routed)           1.542     9.640    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[51]
    SLICE_X161Y63        LUT2 (Prop_lut2_I1_O)        0.124     9.764 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[51]_i_1/O
                         net (fo=1, routed)           0.000     9.764    TOP_i/prm_chk_v1_0_0/inst/edgeResult[51]_i_1_n_0
    SLICE_X161Y63        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.873    11.095    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X161Y63        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]/C
                         clock pessimism              0.483    11.578    
                         clock uncertainty           -0.077    11.501    
    SLICE_X161Y63        FDRE (Setup_fdre_C_D)        0.029    11.530    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.585ns  (logic 1.182ns (11.166%)  route 9.403ns (88.834%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 10.788 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       6.512     5.828    TOP_i/prm_LUTX1_Po_4_5_4_c_6/y[3]
    SLICE_X162Y93        MUXF8 (Prop_muxf8_S_O)       0.283     6.111 r  TOP_i/prm_LUTX1_Po_4_5_4_c_6/edge_mask_512p6[423]_INST_0_i_1/O
                         net (fo=1, routed)           1.462     7.572    TOP_i/prm_LUTX1_Po_4_5_4_c_6/edge_mask_512p6[423]_INST_0_i_1_n_0
    SLICE_X147Y100       LUT6 (Prop_lut6_I0_O)        0.319     7.891 r  TOP_i/prm_LUTX1_Po_4_5_4_c_6/edge_mask_512p6[423]_INST_0/O
                         net (fo=1, routed)           1.429     9.321    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[423]
    SLICE_X113Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.445 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3495]_i_1/O
                         net (fo=1, routed)           0.000     9.445    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3495]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.566    10.788    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X113Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]/C
                         clock pessimism              0.483    11.271    
                         clock uncertainty           -0.077    11.194    
    SLICE_X113Y103       FDRE (Setup_fdre_C_D)        0.029    11.223    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]
  -------------------------------------------------------------------
                         required time                         11.223    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 0.842ns (7.934%)  route 9.771ns (92.066%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 10.754 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.644    -1.159    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.740 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=5102, routed)        6.909     6.169    TOP_i/prm_LUTX1_Po_4_5_4_c_1/z[3]
    SLICE_X156Y133       LUT6 (Prop_lut6_I4_O)        0.299     6.468 r  TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[86]_INST_0/O
                         net (fo=1, routed)           2.862     9.330    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[86]
    SLICE_X88Y132        LUT2 (Prop_lut2_I1_O)        0.124     9.454 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[598]_i_1/O
                         net (fo=1, routed)           0.000     9.454    TOP_i/prm_chk_v1_0_0/inst/edgeResult[598]_i_1_n_0
    SLICE_X88Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.532    10.754    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X88Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]/C
                         clock pessimism              0.483    11.237    
                         clock uncertainty           -0.077    11.160    
    SLICE_X88Y132        FDRE (Setup_fdre_C_D)        0.077    11.237    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.761ns  (logic 1.229ns (11.421%)  route 9.532ns (88.579%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 10.928 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.668    -1.135    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y107        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y107        FDRE (Prop_fdre_C_Q)         0.419    -0.716 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/Q
                         net (fo=3654, routed)        6.180     5.465    TOP_i/prm_LUTX1_Po_4_5_4_c_4/y[4]
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.299     5.764 r  TOP_i/prm_LUTX1_Po_4_5_4_c_4/edge_mask_512p4[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.764    TOP_i/prm_LUTX1_Po_4_5_4_c_4/edge_mask_512p4[163]_INST_0_i_2_n_0
    SLICE_X20Y57         MUXF7 (Prop_muxf7_I1_O)      0.214     5.978 r  TOP_i/prm_LUTX1_Po_4_5_4_c_4/edge_mask_512p4[163]_INST_0/O
                         net (fo=1, routed)           3.351     9.329    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[163]
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.297     9.626 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2211]_i_1/O
                         net (fo=1, routed)           0.000     9.626    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2211]_i_1_n_0
    SLICE_X66Y96         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.706    10.928    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X66Y96         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]/C
                         clock pessimism              0.483    11.411    
                         clock uncertainty           -0.077    11.334    
    SLICE_X66Y96         FDRE (Setup_fdre_C_D)        0.079    11.413    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  1.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.580    -0.693    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.552 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/Q
                         net (fo=2, routed)           0.056    -0.496    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1956]
    SLICE_X97Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.851    -0.936    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/C
                         clock pessimism              0.243    -0.693    
    SLICE_X97Y108        FDRE (Hold_fdre_C_D)         0.072    -0.621    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X65Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/Q
                         net (fo=2, routed)           0.056    -0.497    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2264]
    SLICE_X65Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.850    -0.937    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X65Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/C
                         clock pessimism              0.243    -0.694    
    SLICE_X65Y141        FDRE (Hold_fdre_C_D)         0.070    -0.624    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.568    -0.705    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y116        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.564 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/Q
                         net (fo=2, routed)           0.056    -0.508    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3809]
    SLICE_X77Y116        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.837    -0.950    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y116        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/C
                         clock pessimism              0.245    -0.705    
    SLICE_X77Y116        FDRE (Hold_fdre_C_D)         0.070    -0.635    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/Q
                         net (fo=2, routed)           0.056    -0.497    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2508]
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/C
                         clock pessimism              0.246    -0.694    
    SLICE_X103Y118       FDRE (Hold_fdre_C_D)         0.070    -0.624    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/Q
                         net (fo=2, routed)           0.059    -0.517    TOP_i/prm_chk_v1_0_0/inst/edgeResult[4045]
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.823    -0.964    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/C
                         clock pessimism              0.247    -0.717    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.070    -0.647    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.574    -0.699    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y115        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.558 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/Q
                         net (fo=2, routed)           0.056    -0.502    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3836]
    SLICE_X67Y115        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.843    -0.944    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y115        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/C
                         clock pessimism              0.245    -0.699    
    SLICE_X67Y115        FDRE (Hold_fdre_C_D)         0.066    -0.633    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/Q
                         net (fo=2, routed)           0.056    -0.497    TOP_i/prm_chk_v1_0_0/inst/edgeResult[4044]
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/C
                         clock pessimism              0.246    -0.694    
    SLICE_X103Y118       FDRE (Hold_fdre_C_D)         0.066    -0.628    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.562    -0.711    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/Q
                         net (fo=2, routed)           0.058    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[284]
    SLICE_X82Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.831    -0.956    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/C
                         clock pessimism              0.245    -0.711    
    SLICE_X82Y112        FDRE (Hold_fdre_C_D)         0.066    -0.645    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/Q
                         net (fo=2, routed)           0.058    -0.518    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3565]
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.823    -0.964    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/C
                         clock pessimism              0.247    -0.717    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.066    -0.651    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.557    -0.716    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y130        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.575 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/Q
                         net (fo=2, routed)           0.058    -0.517    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3003]
    SLICE_X82Y130        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.825    -0.962    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y130        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/C
                         clock pessimism              0.246    -0.716    
    SLICE_X82Y130        FDRE (Hold_fdre_C_D)         0.066    -0.650    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    TOP_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X59Y67     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2225]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X83Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2226]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X90Y121    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2227]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X72Y104    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2228]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X69Y80     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2229]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X85Y96     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[222]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X56Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2230]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X58Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2231]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X90Y121    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2227]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X75Y104    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2233]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y106    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2234]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X57Y77     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2235]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X78Y108    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2236]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X72Y136    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2240]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X76Y117    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2241]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X58Y115    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2244]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X58Y115    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2244]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X73Y123    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2250]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X59Y67     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2225]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2226]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X90Y121    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2227]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X72Y104    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2228]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X69Y80     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2229]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y96     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[222]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X56Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2230]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X58Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2231]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X75Y104    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2233]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y106    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2234]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TOP_clk_wiz_0_0
  To Clock:  clkfbout_TOP_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    TOP_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0_1
  To Clock:  clk_out1_TOP_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.056ns  (logic 1.210ns (10.944%)  route 9.846ns (89.056%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 10.954 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       6.762     6.077    TOP_i/prm_LUTX1_Po_4_5_4_c_0/y[3]
    SLICE_X124Y32        LUT6 (Prop_lut6_I2_O)        0.124     6.201 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_3/O
                         net (fo=1, routed)           0.948     7.149    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_3_n_0
    SLICE_X124Y53        LUT5 (Prop_lut5_I0_O)        0.124     7.273 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.273    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_1_n_0
    SLICE_X124Y53        MUXF7 (Prop_muxf7_I0_O)      0.209     7.482 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0/O
                         net (fo=1, routed)           2.136     9.618    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[146]
    SLICE_X117Y96        LUT2 (Prop_lut2_I1_O)        0.297     9.915 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[146]_i_1/O
                         net (fo=1, routed)           0.000     9.915    TOP_i/prm_chk_v1_0_0/inst/edgeResult[146]_i_1_n_0
    SLICE_X117Y96        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.732    10.954    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X117Y96        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]/C
                         clock pessimism              0.483    11.437    
                         clock uncertainty           -0.076    11.361    
    SLICE_X117Y96        FDRE (Setup_fdre_C_D)        0.032    11.393    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.694ns  (logic 0.842ns (7.874%)  route 9.852ns (92.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 10.779 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.644    -1.159    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.740 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=5102, routed)        7.780     7.041    TOP_i/prm_LUTX1_Po_4_5_4_c_7/z[3]
    SLICE_X126Y191       LUT6 (Prop_lut6_I1_O)        0.299     7.340 r  TOP_i/prm_LUTX1_Po_4_5_4_c_7/edge_mask_512p7[344]_INST_0/O
                         net (fo=1, routed)           2.071     9.411    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p7[344]
    SLICE_X117Y154       LUT2 (Prop_lut2_I1_O)        0.124     9.535 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3928]_i_1/O
                         net (fo=1, routed)           0.000     9.535    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3928]_i_1_n_0
    SLICE_X117Y154       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.557    10.779    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X117Y154       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]/C
                         clock pessimism              0.475    11.254    
                         clock uncertainty           -0.076    11.178    
    SLICE_X117Y154       FDRE (Setup_fdre_C_D)        0.031    11.209    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 1.169ns (10.988%)  route 9.470ns (89.012%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 10.765 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       6.111     5.426    TOP_i/prm_LUTX1_Po_4_5_4_c_1/y[3]
    SLICE_X162Y115       MUXF7 (Prop_muxf7_S_O)       0.292     5.718 r  TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[71]_INST_0_i_2/O
                         net (fo=1, routed)           1.009     6.728    TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[71]_INST_0_i_2_n_0
    SLICE_X155Y118       LUT6 (Prop_lut6_I2_O)        0.297     7.025 r  TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[71]_INST_0/O
                         net (fo=1, routed)           2.350     9.375    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[71]
    SLICE_X101Y119       LUT2 (Prop_lut2_I1_O)        0.124     9.499 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[583]_i_1/O
                         net (fo=1, routed)           0.000     9.499    TOP_i/prm_chk_v1_0_0/inst/edgeResult[583]_i_1_n_0
    SLICE_X101Y119       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.543    10.765    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X101Y119       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]/C
                         clock pessimism              0.483    11.248    
                         clock uncertainty           -0.076    11.172    
    SLICE_X101Y119       FDRE (Setup_fdre_C_D)        0.029    11.201    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.865ns  (logic 0.828ns (7.621%)  route 10.037ns (92.379%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       7.437     6.752    TOP_i/prm_LUTX1_Po_4_5_4_c_0/y[3]
    SLICE_X131Y32        LUT5 (Prop_lut5_I1_O)        0.124     6.876 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[457]_INST_0_i_3/O
                         net (fo=1, routed)           0.755     7.631    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[457]_INST_0_i_3_n_0
    SLICE_X130Y36        LUT6 (Prop_lut6_I3_O)        0.124     7.755 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[457]_INST_0/O
                         net (fo=1, routed)           1.846     9.600    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[457]
    SLICE_X128Y79        LUT2 (Prop_lut2_I1_O)        0.124     9.724 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[457]_i_1/O
                         net (fo=1, routed)           0.000     9.724    TOP_i/prm_chk_v1_0_0/inst/edgeResult[457]_i_1_n_0
    SLICE_X128Y79        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.724    10.946    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y79        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]/C
                         clock pessimism              0.483    11.429    
                         clock uncertainty           -0.076    11.353    
    SLICE_X128Y79        FDRE (Setup_fdre_C_D)        0.077    11.430    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]
  -------------------------------------------------------------------
                         required time                         11.430    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 1.229ns (11.535%)  route 9.425ns (88.465%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 10.776 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.644    -1.159    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.740 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=5102, routed)        7.528     6.788    TOP_i/prm_LUTX1_Po_4_5_4_c_2/z[3]
    SLICE_X142Y174       LUT6 (Prop_lut6_I5_O)        0.299     7.087 r  TOP_i/prm_LUTX1_Po_4_5_4_c_2/edge_mask_512p2[397]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.087    TOP_i/prm_LUTX1_Po_4_5_4_c_2/edge_mask_512p2[397]_INST_0_i_2_n_0
    SLICE_X142Y174       MUXF7 (Prop_muxf7_I1_O)      0.214     7.301 r  TOP_i/prm_LUTX1_Po_4_5_4_c_2/edge_mask_512p2[397]_INST_0/O
                         net (fo=1, routed)           1.897     9.199    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p2[397]
    SLICE_X107Y151       LUT2 (Prop_lut2_I1_O)        0.297     9.496 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1421]_i_1/O
                         net (fo=1, routed)           0.000     9.496    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1421]_i_1_n_0
    SLICE_X107Y151       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.554    10.776    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X107Y151       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]/C
                         clock pessimism              0.475    11.251    
                         clock uncertainty           -0.076    11.175    
    SLICE_X107Y151       FDRE (Setup_fdre_C_D)        0.031    11.206    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.575ns  (logic 1.234ns (11.668%)  route 9.341ns (88.332%))
  Logic Levels:           3  (LUT2=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 10.765 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.668    -1.135    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y107        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y107        FDRE (Prop_fdre_C_Q)         0.419    -0.716 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/Q
                         net (fo=3654, routed)        6.517     5.802    TOP_i/prm_LUTX1_Po_4_5_4_c_5/y[4]
    SLICE_X5Y146         LUT5 (Prop_lut5_I4_O)        0.299     6.101 r  TOP_i/prm_LUTX1_Po_4_5_4_c_5/edge_mask_512p5[205]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.101    TOP_i/prm_LUTX1_Po_4_5_4_c_5/edge_mask_512p5[205]_INST_0_i_2_n_0
    SLICE_X5Y146         MUXF7 (Prop_muxf7_I1_O)      0.217     6.318 r  TOP_i/prm_LUTX1_Po_4_5_4_c_5/edge_mask_512p5[205]_INST_0/O
                         net (fo=1, routed)           2.824     9.142    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[205]
    SLICE_X65Y142        LUT2 (Prop_lut2_I1_O)        0.299     9.441 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2765]_i_1/O
                         net (fo=1, routed)           0.000     9.441    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2765]_i_1_n_0
    SLICE_X65Y142        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.543    10.765    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X65Y142        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]/C
                         clock pessimism              0.483    11.248    
                         clock uncertainty           -0.076    11.172    
    SLICE_X65Y142        FDRE (Setup_fdre_C_D)        0.031    11.203    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]
  -------------------------------------------------------------------
                         required time                         11.203    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 0.828ns (7.593%)  route 10.076ns (92.406%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 11.095 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       8.099     7.415    TOP_i/prm_LUTX1_Po_4_5_4_c_0/y[3]
    SLICE_X159Y36        LUT5 (Prop_lut5_I0_O)        0.124     7.539 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[51]_INST_0_i_3/O
                         net (fo=1, routed)           0.435     7.974    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[51]_INST_0_i_3_n_0
    SLICE_X159Y37        LUT6 (Prop_lut6_I4_O)        0.124     8.098 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[51]_INST_0/O
                         net (fo=1, routed)           1.542     9.640    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[51]
    SLICE_X161Y63        LUT2 (Prop_lut2_I1_O)        0.124     9.764 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[51]_i_1/O
                         net (fo=1, routed)           0.000     9.764    TOP_i/prm_chk_v1_0_0/inst/edgeResult[51]_i_1_n_0
    SLICE_X161Y63        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.873    11.095    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X161Y63        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]/C
                         clock pessimism              0.483    11.578    
                         clock uncertainty           -0.076    11.502    
    SLICE_X161Y63        FDRE (Setup_fdre_C_D)        0.029    11.531    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.585ns  (logic 1.182ns (11.166%)  route 9.403ns (88.834%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 10.788 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       6.512     5.828    TOP_i/prm_LUTX1_Po_4_5_4_c_6/y[3]
    SLICE_X162Y93        MUXF8 (Prop_muxf8_S_O)       0.283     6.111 r  TOP_i/prm_LUTX1_Po_4_5_4_c_6/edge_mask_512p6[423]_INST_0_i_1/O
                         net (fo=1, routed)           1.462     7.572    TOP_i/prm_LUTX1_Po_4_5_4_c_6/edge_mask_512p6[423]_INST_0_i_1_n_0
    SLICE_X147Y100       LUT6 (Prop_lut6_I0_O)        0.319     7.891 r  TOP_i/prm_LUTX1_Po_4_5_4_c_6/edge_mask_512p6[423]_INST_0/O
                         net (fo=1, routed)           1.429     9.321    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[423]
    SLICE_X113Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.445 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3495]_i_1/O
                         net (fo=1, routed)           0.000     9.445    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3495]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.566    10.788    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X113Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]/C
                         clock pessimism              0.483    11.271    
                         clock uncertainty           -0.076    11.195    
    SLICE_X113Y103       FDRE (Setup_fdre_C_D)        0.029    11.224    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 0.842ns (7.934%)  route 9.771ns (92.066%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 10.754 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.644    -1.159    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.740 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=5102, routed)        6.909     6.169    TOP_i/prm_LUTX1_Po_4_5_4_c_1/z[3]
    SLICE_X156Y133       LUT6 (Prop_lut6_I4_O)        0.299     6.468 r  TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[86]_INST_0/O
                         net (fo=1, routed)           2.862     9.330    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[86]
    SLICE_X88Y132        LUT2 (Prop_lut2_I1_O)        0.124     9.454 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[598]_i_1/O
                         net (fo=1, routed)           0.000     9.454    TOP_i/prm_chk_v1_0_0/inst/edgeResult[598]_i_1_n_0
    SLICE_X88Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.532    10.754    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X88Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]/C
                         clock pessimism              0.483    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X88Y132        FDRE (Setup_fdre_C_D)        0.077    11.238    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]
  -------------------------------------------------------------------
                         required time                         11.238    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.761ns  (logic 1.229ns (11.421%)  route 9.532ns (88.579%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 10.928 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.668    -1.135    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y107        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y107        FDRE (Prop_fdre_C_Q)         0.419    -0.716 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/Q
                         net (fo=3654, routed)        6.180     5.465    TOP_i/prm_LUTX1_Po_4_5_4_c_4/y[4]
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.299     5.764 r  TOP_i/prm_LUTX1_Po_4_5_4_c_4/edge_mask_512p4[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.764    TOP_i/prm_LUTX1_Po_4_5_4_c_4/edge_mask_512p4[163]_INST_0_i_2_n_0
    SLICE_X20Y57         MUXF7 (Prop_muxf7_I1_O)      0.214     5.978 r  TOP_i/prm_LUTX1_Po_4_5_4_c_4/edge_mask_512p4[163]_INST_0/O
                         net (fo=1, routed)           3.351     9.329    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[163]
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.297     9.626 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2211]_i_1/O
                         net (fo=1, routed)           0.000     9.626    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2211]_i_1_n_0
    SLICE_X66Y96         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.706    10.928    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X66Y96         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]/C
                         clock pessimism              0.483    11.411    
                         clock uncertainty           -0.076    11.335    
    SLICE_X66Y96         FDRE (Setup_fdre_C_D)        0.079    11.414    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  1.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.580    -0.693    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.552 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/Q
                         net (fo=2, routed)           0.056    -0.496    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1956]
    SLICE_X97Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.851    -0.936    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/C
                         clock pessimism              0.243    -0.693    
    SLICE_X97Y108        FDRE (Hold_fdre_C_D)         0.072    -0.621    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X65Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/Q
                         net (fo=2, routed)           0.056    -0.497    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2264]
    SLICE_X65Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.850    -0.937    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X65Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/C
                         clock pessimism              0.243    -0.694    
    SLICE_X65Y141        FDRE (Hold_fdre_C_D)         0.070    -0.624    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.568    -0.705    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y116        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.564 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/Q
                         net (fo=2, routed)           0.056    -0.508    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3809]
    SLICE_X77Y116        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.837    -0.950    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y116        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/C
                         clock pessimism              0.245    -0.705    
    SLICE_X77Y116        FDRE (Hold_fdre_C_D)         0.070    -0.635    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/Q
                         net (fo=2, routed)           0.056    -0.497    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2508]
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/C
                         clock pessimism              0.246    -0.694    
    SLICE_X103Y118       FDRE (Hold_fdre_C_D)         0.070    -0.624    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/Q
                         net (fo=2, routed)           0.059    -0.517    TOP_i/prm_chk_v1_0_0/inst/edgeResult[4045]
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.823    -0.964    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/C
                         clock pessimism              0.247    -0.717    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.070    -0.647    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.574    -0.699    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y115        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.558 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/Q
                         net (fo=2, routed)           0.056    -0.502    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3836]
    SLICE_X67Y115        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.843    -0.944    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y115        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/C
                         clock pessimism              0.245    -0.699    
    SLICE_X67Y115        FDRE (Hold_fdre_C_D)         0.066    -0.633    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/Q
                         net (fo=2, routed)           0.056    -0.497    TOP_i/prm_chk_v1_0_0/inst/edgeResult[4044]
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/C
                         clock pessimism              0.246    -0.694    
    SLICE_X103Y118       FDRE (Hold_fdre_C_D)         0.066    -0.628    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.562    -0.711    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/Q
                         net (fo=2, routed)           0.058    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[284]
    SLICE_X82Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.831    -0.956    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/C
                         clock pessimism              0.245    -0.711    
    SLICE_X82Y112        FDRE (Hold_fdre_C_D)         0.066    -0.645    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/Q
                         net (fo=2, routed)           0.058    -0.518    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3565]
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.823    -0.964    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/C
                         clock pessimism              0.247    -0.717    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.066    -0.651    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.557    -0.716    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y130        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.575 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/Q
                         net (fo=2, routed)           0.058    -0.517    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3003]
    SLICE_X82Y130        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.825    -0.962    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y130        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/C
                         clock pessimism              0.246    -0.716    
    SLICE_X82Y130        FDRE (Hold_fdre_C_D)         0.066    -0.650    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TOP_clk_wiz_0_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    TOP_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X59Y67     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2225]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X83Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2226]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X90Y121    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2227]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X72Y104    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2228]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X69Y80     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2229]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X85Y96     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[222]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X56Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2230]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X58Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2231]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X90Y121    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2227]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X75Y104    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2233]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y106    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2234]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X57Y77     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2235]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X78Y108    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2236]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X72Y136    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2240]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X76Y117    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2241]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X58Y115    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2244]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X58Y115    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2244]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X73Y123    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2250]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X59Y67     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2225]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2226]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X90Y121    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2227]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X72Y104    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2228]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X69Y80     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2229]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y96     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[222]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X56Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2230]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X58Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2231]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X75Y104    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2233]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y106    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2234]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TOP_clk_wiz_0_0_1
  To Clock:  clkfbout_TOP_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TOP_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    TOP_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0_1
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.056ns  (logic 1.210ns (10.944%)  route 9.846ns (89.056%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 10.954 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       6.762     6.077    TOP_i/prm_LUTX1_Po_4_5_4_c_0/y[3]
    SLICE_X124Y32        LUT6 (Prop_lut6_I2_O)        0.124     6.201 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_3/O
                         net (fo=1, routed)           0.948     7.149    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_3_n_0
    SLICE_X124Y53        LUT5 (Prop_lut5_I0_O)        0.124     7.273 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.273    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_1_n_0
    SLICE_X124Y53        MUXF7 (Prop_muxf7_I0_O)      0.209     7.482 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0/O
                         net (fo=1, routed)           2.136     9.618    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[146]
    SLICE_X117Y96        LUT2 (Prop_lut2_I1_O)        0.297     9.915 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[146]_i_1/O
                         net (fo=1, routed)           0.000     9.915    TOP_i/prm_chk_v1_0_0/inst/edgeResult[146]_i_1_n_0
    SLICE_X117Y96        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.732    10.954    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X117Y96        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]/C
                         clock pessimism              0.483    11.437    
                         clock uncertainty           -0.077    11.360    
    SLICE_X117Y96        FDRE (Setup_fdre_C_D)        0.032    11.392    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.694ns  (logic 0.842ns (7.874%)  route 9.852ns (92.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 10.779 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.644    -1.159    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.740 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=5102, routed)        7.780     7.041    TOP_i/prm_LUTX1_Po_4_5_4_c_7/z[3]
    SLICE_X126Y191       LUT6 (Prop_lut6_I1_O)        0.299     7.340 r  TOP_i/prm_LUTX1_Po_4_5_4_c_7/edge_mask_512p7[344]_INST_0/O
                         net (fo=1, routed)           2.071     9.411    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p7[344]
    SLICE_X117Y154       LUT2 (Prop_lut2_I1_O)        0.124     9.535 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3928]_i_1/O
                         net (fo=1, routed)           0.000     9.535    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3928]_i_1_n_0
    SLICE_X117Y154       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.557    10.779    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X117Y154       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]/C
                         clock pessimism              0.475    11.254    
                         clock uncertainty           -0.077    11.177    
    SLICE_X117Y154       FDRE (Setup_fdre_C_D)        0.031    11.208    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 1.169ns (10.988%)  route 9.470ns (89.012%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 10.765 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       6.111     5.426    TOP_i/prm_LUTX1_Po_4_5_4_c_1/y[3]
    SLICE_X162Y115       MUXF7 (Prop_muxf7_S_O)       0.292     5.718 r  TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[71]_INST_0_i_2/O
                         net (fo=1, routed)           1.009     6.728    TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[71]_INST_0_i_2_n_0
    SLICE_X155Y118       LUT6 (Prop_lut6_I2_O)        0.297     7.025 r  TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[71]_INST_0/O
                         net (fo=1, routed)           2.350     9.375    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[71]
    SLICE_X101Y119       LUT2 (Prop_lut2_I1_O)        0.124     9.499 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[583]_i_1/O
                         net (fo=1, routed)           0.000     9.499    TOP_i/prm_chk_v1_0_0/inst/edgeResult[583]_i_1_n_0
    SLICE_X101Y119       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.543    10.765    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X101Y119       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]/C
                         clock pessimism              0.483    11.248    
                         clock uncertainty           -0.077    11.171    
    SLICE_X101Y119       FDRE (Setup_fdre_C_D)        0.029    11.200    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]
  -------------------------------------------------------------------
                         required time                         11.200    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.865ns  (logic 0.828ns (7.621%)  route 10.037ns (92.379%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       7.437     6.752    TOP_i/prm_LUTX1_Po_4_5_4_c_0/y[3]
    SLICE_X131Y32        LUT5 (Prop_lut5_I1_O)        0.124     6.876 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[457]_INST_0_i_3/O
                         net (fo=1, routed)           0.755     7.631    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[457]_INST_0_i_3_n_0
    SLICE_X130Y36        LUT6 (Prop_lut6_I3_O)        0.124     7.755 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[457]_INST_0/O
                         net (fo=1, routed)           1.846     9.600    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[457]
    SLICE_X128Y79        LUT2 (Prop_lut2_I1_O)        0.124     9.724 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[457]_i_1/O
                         net (fo=1, routed)           0.000     9.724    TOP_i/prm_chk_v1_0_0/inst/edgeResult[457]_i_1_n_0
    SLICE_X128Y79        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.724    10.946    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y79        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]/C
                         clock pessimism              0.483    11.429    
                         clock uncertainty           -0.077    11.352    
    SLICE_X128Y79        FDRE (Setup_fdre_C_D)        0.077    11.429    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 1.229ns (11.535%)  route 9.425ns (88.465%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 10.776 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.644    -1.159    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.740 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=5102, routed)        7.528     6.788    TOP_i/prm_LUTX1_Po_4_5_4_c_2/z[3]
    SLICE_X142Y174       LUT6 (Prop_lut6_I5_O)        0.299     7.087 r  TOP_i/prm_LUTX1_Po_4_5_4_c_2/edge_mask_512p2[397]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.087    TOP_i/prm_LUTX1_Po_4_5_4_c_2/edge_mask_512p2[397]_INST_0_i_2_n_0
    SLICE_X142Y174       MUXF7 (Prop_muxf7_I1_O)      0.214     7.301 r  TOP_i/prm_LUTX1_Po_4_5_4_c_2/edge_mask_512p2[397]_INST_0/O
                         net (fo=1, routed)           1.897     9.199    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p2[397]
    SLICE_X107Y151       LUT2 (Prop_lut2_I1_O)        0.297     9.496 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1421]_i_1/O
                         net (fo=1, routed)           0.000     9.496    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1421]_i_1_n_0
    SLICE_X107Y151       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.554    10.776    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X107Y151       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]/C
                         clock pessimism              0.475    11.251    
                         clock uncertainty           -0.077    11.174    
    SLICE_X107Y151       FDRE (Setup_fdre_C_D)        0.031    11.205    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.575ns  (logic 1.234ns (11.668%)  route 9.341ns (88.332%))
  Logic Levels:           3  (LUT2=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 10.765 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.668    -1.135    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y107        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y107        FDRE (Prop_fdre_C_Q)         0.419    -0.716 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/Q
                         net (fo=3654, routed)        6.517     5.802    TOP_i/prm_LUTX1_Po_4_5_4_c_5/y[4]
    SLICE_X5Y146         LUT5 (Prop_lut5_I4_O)        0.299     6.101 r  TOP_i/prm_LUTX1_Po_4_5_4_c_5/edge_mask_512p5[205]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.101    TOP_i/prm_LUTX1_Po_4_5_4_c_5/edge_mask_512p5[205]_INST_0_i_2_n_0
    SLICE_X5Y146         MUXF7 (Prop_muxf7_I1_O)      0.217     6.318 r  TOP_i/prm_LUTX1_Po_4_5_4_c_5/edge_mask_512p5[205]_INST_0/O
                         net (fo=1, routed)           2.824     9.142    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[205]
    SLICE_X65Y142        LUT2 (Prop_lut2_I1_O)        0.299     9.441 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2765]_i_1/O
                         net (fo=1, routed)           0.000     9.441    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2765]_i_1_n_0
    SLICE_X65Y142        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.543    10.765    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X65Y142        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]/C
                         clock pessimism              0.483    11.248    
                         clock uncertainty           -0.077    11.171    
    SLICE_X65Y142        FDRE (Setup_fdre_C_D)        0.031    11.202    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]
  -------------------------------------------------------------------
                         required time                         11.202    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 0.828ns (7.593%)  route 10.076ns (92.406%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 11.095 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       8.099     7.415    TOP_i/prm_LUTX1_Po_4_5_4_c_0/y[3]
    SLICE_X159Y36        LUT5 (Prop_lut5_I0_O)        0.124     7.539 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[51]_INST_0_i_3/O
                         net (fo=1, routed)           0.435     7.974    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[51]_INST_0_i_3_n_0
    SLICE_X159Y37        LUT6 (Prop_lut6_I4_O)        0.124     8.098 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[51]_INST_0/O
                         net (fo=1, routed)           1.542     9.640    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[51]
    SLICE_X161Y63        LUT2 (Prop_lut2_I1_O)        0.124     9.764 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[51]_i_1/O
                         net (fo=1, routed)           0.000     9.764    TOP_i/prm_chk_v1_0_0/inst/edgeResult[51]_i_1_n_0
    SLICE_X161Y63        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.873    11.095    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X161Y63        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]/C
                         clock pessimism              0.483    11.578    
                         clock uncertainty           -0.077    11.501    
    SLICE_X161Y63        FDRE (Setup_fdre_C_D)        0.029    11.530    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.585ns  (logic 1.182ns (11.166%)  route 9.403ns (88.834%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 10.788 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       6.512     5.828    TOP_i/prm_LUTX1_Po_4_5_4_c_6/y[3]
    SLICE_X162Y93        MUXF8 (Prop_muxf8_S_O)       0.283     6.111 r  TOP_i/prm_LUTX1_Po_4_5_4_c_6/edge_mask_512p6[423]_INST_0_i_1/O
                         net (fo=1, routed)           1.462     7.572    TOP_i/prm_LUTX1_Po_4_5_4_c_6/edge_mask_512p6[423]_INST_0_i_1_n_0
    SLICE_X147Y100       LUT6 (Prop_lut6_I0_O)        0.319     7.891 r  TOP_i/prm_LUTX1_Po_4_5_4_c_6/edge_mask_512p6[423]_INST_0/O
                         net (fo=1, routed)           1.429     9.321    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[423]
    SLICE_X113Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.445 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3495]_i_1/O
                         net (fo=1, routed)           0.000     9.445    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3495]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.566    10.788    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X113Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]/C
                         clock pessimism              0.483    11.271    
                         clock uncertainty           -0.077    11.194    
    SLICE_X113Y103       FDRE (Setup_fdre_C_D)        0.029    11.223    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]
  -------------------------------------------------------------------
                         required time                         11.223    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 0.842ns (7.934%)  route 9.771ns (92.066%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 10.754 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.644    -1.159    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.740 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=5102, routed)        6.909     6.169    TOP_i/prm_LUTX1_Po_4_5_4_c_1/z[3]
    SLICE_X156Y133       LUT6 (Prop_lut6_I4_O)        0.299     6.468 r  TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[86]_INST_0/O
                         net (fo=1, routed)           2.862     9.330    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[86]
    SLICE_X88Y132        LUT2 (Prop_lut2_I1_O)        0.124     9.454 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[598]_i_1/O
                         net (fo=1, routed)           0.000     9.454    TOP_i/prm_chk_v1_0_0/inst/edgeResult[598]_i_1_n_0
    SLICE_X88Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.532    10.754    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X88Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]/C
                         clock pessimism              0.483    11.237    
                         clock uncertainty           -0.077    11.160    
    SLICE_X88Y132        FDRE (Setup_fdre_C_D)        0.077    11.237    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.761ns  (logic 1.229ns (11.421%)  route 9.532ns (88.579%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 10.928 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.668    -1.135    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y107        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y107        FDRE (Prop_fdre_C_Q)         0.419    -0.716 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/Q
                         net (fo=3654, routed)        6.180     5.465    TOP_i/prm_LUTX1_Po_4_5_4_c_4/y[4]
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.299     5.764 r  TOP_i/prm_LUTX1_Po_4_5_4_c_4/edge_mask_512p4[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.764    TOP_i/prm_LUTX1_Po_4_5_4_c_4/edge_mask_512p4[163]_INST_0_i_2_n_0
    SLICE_X20Y57         MUXF7 (Prop_muxf7_I1_O)      0.214     5.978 r  TOP_i/prm_LUTX1_Po_4_5_4_c_4/edge_mask_512p4[163]_INST_0/O
                         net (fo=1, routed)           3.351     9.329    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[163]
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.297     9.626 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2211]_i_1/O
                         net (fo=1, routed)           0.000     9.626    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2211]_i_1_n_0
    SLICE_X66Y96         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.706    10.928    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X66Y96         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]/C
                         clock pessimism              0.483    11.411    
                         clock uncertainty           -0.077    11.334    
    SLICE_X66Y96         FDRE (Setup_fdre_C_D)        0.079    11.413    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  1.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.580    -0.693    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.552 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/Q
                         net (fo=2, routed)           0.056    -0.496    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1956]
    SLICE_X97Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.851    -0.936    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/C
                         clock pessimism              0.243    -0.693    
                         clock uncertainty            0.077    -0.616    
    SLICE_X97Y108        FDRE (Hold_fdre_C_D)         0.072    -0.544    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X65Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/Q
                         net (fo=2, routed)           0.056    -0.497    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2264]
    SLICE_X65Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.850    -0.937    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X65Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/C
                         clock pessimism              0.243    -0.694    
                         clock uncertainty            0.077    -0.617    
    SLICE_X65Y141        FDRE (Hold_fdre_C_D)         0.070    -0.547    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.568    -0.705    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y116        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.564 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/Q
                         net (fo=2, routed)           0.056    -0.508    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3809]
    SLICE_X77Y116        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.837    -0.950    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y116        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/C
                         clock pessimism              0.245    -0.705    
                         clock uncertainty            0.077    -0.628    
    SLICE_X77Y116        FDRE (Hold_fdre_C_D)         0.070    -0.558    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/Q
                         net (fo=2, routed)           0.056    -0.497    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2508]
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/C
                         clock pessimism              0.246    -0.694    
                         clock uncertainty            0.077    -0.617    
    SLICE_X103Y118       FDRE (Hold_fdre_C_D)         0.070    -0.547    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/Q
                         net (fo=2, routed)           0.059    -0.517    TOP_i/prm_chk_v1_0_0/inst/edgeResult[4045]
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.823    -0.964    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/C
                         clock pessimism              0.247    -0.717    
                         clock uncertainty            0.077    -0.640    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.070    -0.570    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.574    -0.699    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y115        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.558 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/Q
                         net (fo=2, routed)           0.056    -0.502    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3836]
    SLICE_X67Y115        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.843    -0.944    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y115        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/C
                         clock pessimism              0.245    -0.699    
                         clock uncertainty            0.077    -0.622    
    SLICE_X67Y115        FDRE (Hold_fdre_C_D)         0.066    -0.556    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/Q
                         net (fo=2, routed)           0.056    -0.497    TOP_i/prm_chk_v1_0_0/inst/edgeResult[4044]
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/C
                         clock pessimism              0.246    -0.694    
                         clock uncertainty            0.077    -0.617    
    SLICE_X103Y118       FDRE (Hold_fdre_C_D)         0.066    -0.551    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.562    -0.711    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/Q
                         net (fo=2, routed)           0.058    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[284]
    SLICE_X82Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.831    -0.956    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/C
                         clock pessimism              0.245    -0.711    
                         clock uncertainty            0.077    -0.634    
    SLICE_X82Y112        FDRE (Hold_fdre_C_D)         0.066    -0.568    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/Q
                         net (fo=2, routed)           0.058    -0.518    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3565]
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.823    -0.964    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/C
                         clock pessimism              0.247    -0.717    
                         clock uncertainty            0.077    -0.640    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.066    -0.574    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.557    -0.716    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y130        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.575 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/Q
                         net (fo=2, routed)           0.058    -0.517    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3003]
    SLICE_X82Y130        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.825    -0.962    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y130        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/C
                         clock pessimism              0.246    -0.716    
                         clock uncertainty            0.077    -0.639    
    SLICE_X82Y130        FDRE (Hold_fdre_C_D)         0.066    -0.573    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.056ns  (logic 1.210ns (10.944%)  route 9.846ns (89.056%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 10.954 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       6.762     6.077    TOP_i/prm_LUTX1_Po_4_5_4_c_0/y[3]
    SLICE_X124Y32        LUT6 (Prop_lut6_I2_O)        0.124     6.201 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_3/O
                         net (fo=1, routed)           0.948     7.149    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_3_n_0
    SLICE_X124Y53        LUT5 (Prop_lut5_I0_O)        0.124     7.273 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.273    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0_i_1_n_0
    SLICE_X124Y53        MUXF7 (Prop_muxf7_I0_O)      0.209     7.482 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[146]_INST_0/O
                         net (fo=1, routed)           2.136     9.618    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[146]
    SLICE_X117Y96        LUT2 (Prop_lut2_I1_O)        0.297     9.915 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[146]_i_1/O
                         net (fo=1, routed)           0.000     9.915    TOP_i/prm_chk_v1_0_0/inst/edgeResult[146]_i_1_n_0
    SLICE_X117Y96        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.732    10.954    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X117Y96        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]/C
                         clock pessimism              0.483    11.437    
                         clock uncertainty           -0.077    11.360    
    SLICE_X117Y96        FDRE (Setup_fdre_C_D)        0.032    11.392    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[146]
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.694ns  (logic 0.842ns (7.874%)  route 9.852ns (92.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 10.779 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.644    -1.159    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.740 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=5102, routed)        7.780     7.041    TOP_i/prm_LUTX1_Po_4_5_4_c_7/z[3]
    SLICE_X126Y191       LUT6 (Prop_lut6_I1_O)        0.299     7.340 r  TOP_i/prm_LUTX1_Po_4_5_4_c_7/edge_mask_512p7[344]_INST_0/O
                         net (fo=1, routed)           2.071     9.411    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p7[344]
    SLICE_X117Y154       LUT2 (Prop_lut2_I1_O)        0.124     9.535 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3928]_i_1/O
                         net (fo=1, routed)           0.000     9.535    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3928]_i_1_n_0
    SLICE_X117Y154       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.557    10.779    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X117Y154       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]/C
                         clock pessimism              0.475    11.254    
                         clock uncertainty           -0.077    11.177    
    SLICE_X117Y154       FDRE (Setup_fdre_C_D)        0.031    11.208    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3928]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 1.169ns (10.988%)  route 9.470ns (89.012%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 10.765 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       6.111     5.426    TOP_i/prm_LUTX1_Po_4_5_4_c_1/y[3]
    SLICE_X162Y115       MUXF7 (Prop_muxf7_S_O)       0.292     5.718 r  TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[71]_INST_0_i_2/O
                         net (fo=1, routed)           1.009     6.728    TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[71]_INST_0_i_2_n_0
    SLICE_X155Y118       LUT6 (Prop_lut6_I2_O)        0.297     7.025 r  TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[71]_INST_0/O
                         net (fo=1, routed)           2.350     9.375    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[71]
    SLICE_X101Y119       LUT2 (Prop_lut2_I1_O)        0.124     9.499 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[583]_i_1/O
                         net (fo=1, routed)           0.000     9.499    TOP_i/prm_chk_v1_0_0/inst/edgeResult[583]_i_1_n_0
    SLICE_X101Y119       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.543    10.765    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X101Y119       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]/C
                         clock pessimism              0.483    11.248    
                         clock uncertainty           -0.077    11.171    
    SLICE_X101Y119       FDRE (Setup_fdre_C_D)        0.029    11.200    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[583]
  -------------------------------------------------------------------
                         required time                         11.200    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.865ns  (logic 0.828ns (7.621%)  route 10.037ns (92.379%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.946 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       7.437     6.752    TOP_i/prm_LUTX1_Po_4_5_4_c_0/y[3]
    SLICE_X131Y32        LUT5 (Prop_lut5_I1_O)        0.124     6.876 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[457]_INST_0_i_3/O
                         net (fo=1, routed)           0.755     7.631    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[457]_INST_0_i_3_n_0
    SLICE_X130Y36        LUT6 (Prop_lut6_I3_O)        0.124     7.755 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[457]_INST_0/O
                         net (fo=1, routed)           1.846     9.600    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[457]
    SLICE_X128Y79        LUT2 (Prop_lut2_I1_O)        0.124     9.724 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[457]_i_1/O
                         net (fo=1, routed)           0.000     9.724    TOP_i/prm_chk_v1_0_0/inst/edgeResult[457]_i_1_n_0
    SLICE_X128Y79        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.724    10.946    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y79        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]/C
                         clock pessimism              0.483    11.429    
                         clock uncertainty           -0.077    11.352    
    SLICE_X128Y79        FDRE (Setup_fdre_C_D)        0.077    11.429    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[457]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 1.229ns (11.535%)  route 9.425ns (88.465%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 10.776 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.644    -1.159    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.740 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=5102, routed)        7.528     6.788    TOP_i/prm_LUTX1_Po_4_5_4_c_2/z[3]
    SLICE_X142Y174       LUT6 (Prop_lut6_I5_O)        0.299     7.087 r  TOP_i/prm_LUTX1_Po_4_5_4_c_2/edge_mask_512p2[397]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.087    TOP_i/prm_LUTX1_Po_4_5_4_c_2/edge_mask_512p2[397]_INST_0_i_2_n_0
    SLICE_X142Y174       MUXF7 (Prop_muxf7_I1_O)      0.214     7.301 r  TOP_i/prm_LUTX1_Po_4_5_4_c_2/edge_mask_512p2[397]_INST_0/O
                         net (fo=1, routed)           1.897     9.199    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p2[397]
    SLICE_X107Y151       LUT2 (Prop_lut2_I1_O)        0.297     9.496 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1421]_i_1/O
                         net (fo=1, routed)           0.000     9.496    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1421]_i_1_n_0
    SLICE_X107Y151       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.554    10.776    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X107Y151       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]/C
                         clock pessimism              0.475    11.251    
                         clock uncertainty           -0.077    11.174    
    SLICE_X107Y151       FDRE (Setup_fdre_C_D)        0.031    11.205    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1421]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.575ns  (logic 1.234ns (11.668%)  route 9.341ns (88.332%))
  Logic Levels:           3  (LUT2=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 10.765 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.668    -1.135    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y107        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y107        FDRE (Prop_fdre_C_Q)         0.419    -0.716 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/Q
                         net (fo=3654, routed)        6.517     5.802    TOP_i/prm_LUTX1_Po_4_5_4_c_5/y[4]
    SLICE_X5Y146         LUT5 (Prop_lut5_I4_O)        0.299     6.101 r  TOP_i/prm_LUTX1_Po_4_5_4_c_5/edge_mask_512p5[205]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.101    TOP_i/prm_LUTX1_Po_4_5_4_c_5/edge_mask_512p5[205]_INST_0_i_2_n_0
    SLICE_X5Y146         MUXF7 (Prop_muxf7_I1_O)      0.217     6.318 r  TOP_i/prm_LUTX1_Po_4_5_4_c_5/edge_mask_512p5[205]_INST_0/O
                         net (fo=1, routed)           2.824     9.142    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[205]
    SLICE_X65Y142        LUT2 (Prop_lut2_I1_O)        0.299     9.441 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2765]_i_1/O
                         net (fo=1, routed)           0.000     9.441    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2765]_i_1_n_0
    SLICE_X65Y142        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.543    10.765    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X65Y142        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]/C
                         clock pessimism              0.483    11.248    
                         clock uncertainty           -0.077    11.171    
    SLICE_X65Y142        FDRE (Setup_fdre_C_D)        0.031    11.202    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2765]
  -------------------------------------------------------------------
                         required time                         11.202    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 0.828ns (7.593%)  route 10.076ns (92.406%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 11.095 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       8.099     7.415    TOP_i/prm_LUTX1_Po_4_5_4_c_0/y[3]
    SLICE_X159Y36        LUT5 (Prop_lut5_I0_O)        0.124     7.539 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[51]_INST_0_i_3/O
                         net (fo=1, routed)           0.435     7.974    TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[51]_INST_0_i_3_n_0
    SLICE_X159Y37        LUT6 (Prop_lut6_I4_O)        0.124     8.098 r  TOP_i/prm_LUTX1_Po_4_5_4_c_0/edge_mask_512p0[51]_INST_0/O
                         net (fo=1, routed)           1.542     9.640    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[51]
    SLICE_X161Y63        LUT2 (Prop_lut2_I1_O)        0.124     9.764 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[51]_i_1/O
                         net (fo=1, routed)           0.000     9.764    TOP_i/prm_chk_v1_0_0/inst/edgeResult[51]_i_1_n_0
    SLICE_X161Y63        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.873    11.095    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X161Y63        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]/C
                         clock pessimism              0.483    11.578    
                         clock uncertainty           -0.077    11.501    
    SLICE_X161Y63        FDRE (Setup_fdre_C_D)        0.029    11.530    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[51]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.585ns  (logic 1.182ns (11.166%)  route 9.403ns (88.834%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 10.788 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.141ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.662    -1.141    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.685 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=11678, routed)       6.512     5.828    TOP_i/prm_LUTX1_Po_4_5_4_c_6/y[3]
    SLICE_X162Y93        MUXF8 (Prop_muxf8_S_O)       0.283     6.111 r  TOP_i/prm_LUTX1_Po_4_5_4_c_6/edge_mask_512p6[423]_INST_0_i_1/O
                         net (fo=1, routed)           1.462     7.572    TOP_i/prm_LUTX1_Po_4_5_4_c_6/edge_mask_512p6[423]_INST_0_i_1_n_0
    SLICE_X147Y100       LUT6 (Prop_lut6_I0_O)        0.319     7.891 r  TOP_i/prm_LUTX1_Po_4_5_4_c_6/edge_mask_512p6[423]_INST_0/O
                         net (fo=1, routed)           1.429     9.321    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[423]
    SLICE_X113Y103       LUT2 (Prop_lut2_I1_O)        0.124     9.445 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3495]_i_1/O
                         net (fo=1, routed)           0.000     9.445    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3495]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.566    10.788    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X113Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]/C
                         clock pessimism              0.483    11.271    
                         clock uncertainty           -0.077    11.194    
    SLICE_X113Y103       FDRE (Setup_fdre_C_D)        0.029    11.223    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3495]
  -------------------------------------------------------------------
                         required time                         11.223    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 0.842ns (7.934%)  route 9.771ns (92.066%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 10.754 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.644    -1.159    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.740 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=5102, routed)        6.909     6.169    TOP_i/prm_LUTX1_Po_4_5_4_c_1/z[3]
    SLICE_X156Y133       LUT6 (Prop_lut6_I4_O)        0.299     6.468 r  TOP_i/prm_LUTX1_Po_4_5_4_c_1/edge_mask_512p1[86]_INST_0/O
                         net (fo=1, routed)           2.862     9.330    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[86]
    SLICE_X88Y132        LUT2 (Prop_lut2_I1_O)        0.124     9.454 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[598]_i_1/O
                         net (fo=1, routed)           0.000     9.454    TOP_i/prm_chk_v1_0_0/inst/edgeResult[598]_i_1_n_0
    SLICE_X88Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.532    10.754    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X88Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]/C
                         clock pessimism              0.483    11.237    
                         clock uncertainty           -0.077    11.160    
    SLICE_X88Y132        FDRE (Setup_fdre_C_D)        0.077    11.237    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[598]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.761ns  (logic 1.229ns (11.421%)  route 9.532ns (88.579%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 10.928 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.668    -1.135    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y107        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y107        FDRE (Prop_fdre_C_Q)         0.419    -0.716 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[8]/Q
                         net (fo=3654, routed)        6.180     5.465    TOP_i/prm_LUTX1_Po_4_5_4_c_4/y[4]
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.299     5.764 r  TOP_i/prm_LUTX1_Po_4_5_4_c_4/edge_mask_512p4[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.764    TOP_i/prm_LUTX1_Po_4_5_4_c_4/edge_mask_512p4[163]_INST_0_i_2_n_0
    SLICE_X20Y57         MUXF7 (Prop_muxf7_I1_O)      0.214     5.978 r  TOP_i/prm_LUTX1_Po_4_5_4_c_4/edge_mask_512p4[163]_INST_0/O
                         net (fo=1, routed)           3.351     9.329    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[163]
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.297     9.626 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2211]_i_1/O
                         net (fo=1, routed)           0.000     9.626    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2211]_i_1_n_0
    SLICE_X66Y96         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        1.706    10.928    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X66Y96         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]/C
                         clock pessimism              0.483    11.411    
                         clock uncertainty           -0.077    11.334    
    SLICE_X66Y96         FDRE (Setup_fdre_C_D)        0.079    11.413    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2211]
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  1.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.580    -0.693    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.552 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/Q
                         net (fo=2, routed)           0.056    -0.496    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1956]
    SLICE_X97Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.851    -0.936    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]/C
                         clock pessimism              0.243    -0.693    
                         clock uncertainty            0.077    -0.616    
    SLICE_X97Y108        FDRE (Hold_fdre_C_D)         0.072    -0.544    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1956]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X65Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/Q
                         net (fo=2, routed)           0.056    -0.497    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2264]
    SLICE_X65Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.850    -0.937    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X65Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]/C
                         clock pessimism              0.243    -0.694    
                         clock uncertainty            0.077    -0.617    
    SLICE_X65Y141        FDRE (Hold_fdre_C_D)         0.070    -0.547    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2264]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.568    -0.705    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y116        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.564 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/Q
                         net (fo=2, routed)           0.056    -0.508    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3809]
    SLICE_X77Y116        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.837    -0.950    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y116        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]/C
                         clock pessimism              0.245    -0.705    
                         clock uncertainty            0.077    -0.628    
    SLICE_X77Y116        FDRE (Hold_fdre_C_D)         0.070    -0.558    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3809]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/Q
                         net (fo=2, routed)           0.056    -0.497    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2508]
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]/C
                         clock pessimism              0.246    -0.694    
                         clock uncertainty            0.077    -0.617    
    SLICE_X103Y118       FDRE (Hold_fdre_C_D)         0.070    -0.547    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2508]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/Q
                         net (fo=2, routed)           0.059    -0.517    TOP_i/prm_chk_v1_0_0/inst/edgeResult[4045]
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.823    -0.964    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]/C
                         clock pessimism              0.247    -0.717    
                         clock uncertainty            0.077    -0.640    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.070    -0.570    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4045]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.574    -0.699    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y115        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.558 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/Q
                         net (fo=2, routed)           0.056    -0.502    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3836]
    SLICE_X67Y115        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.843    -0.944    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y115        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]/C
                         clock pessimism              0.245    -0.699    
                         clock uncertainty            0.077    -0.622    
    SLICE_X67Y115        FDRE (Hold_fdre_C_D)         0.066    -0.556    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3836]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/Q
                         net (fo=2, routed)           0.056    -0.497    TOP_i/prm_chk_v1_0_0/inst/edgeResult[4044]
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y118       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]/C
                         clock pessimism              0.246    -0.694    
                         clock uncertainty            0.077    -0.617    
    SLICE_X103Y118       FDRE (Hold_fdre_C_D)         0.066    -0.551    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[4044]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.562    -0.711    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/Q
                         net (fo=2, routed)           0.058    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[284]
    SLICE_X82Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.831    -0.956    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]/C
                         clock pessimism              0.245    -0.711    
                         clock uncertainty            0.077    -0.634    
    SLICE_X82Y112        FDRE (Hold_fdre_C_D)         0.066    -0.568    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[284]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/Q
                         net (fo=2, routed)           0.058    -0.518    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3565]
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.823    -0.964    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]/C
                         clock pessimism              0.247    -0.717    
                         clock uncertainty            0.077    -0.640    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.066    -0.574    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3565]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.557    -0.716    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y130        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.575 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/Q
                         net (fo=2, routed)           0.058    -0.517    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3003]
    SLICE_X82Y130        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4780, routed)        0.825    -0.962    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y130        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]/C
                         clock pessimism              0.246    -0.716    
                         clock uncertainty            0.077    -0.639    
    SLICE_X82Y130        FDRE (Hold_fdre_C_D)         0.066    -0.573    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3003]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.056    





