<stg><name>DNN_p</name>


<trans_list>

<trans id="284" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="4" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="27" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="29" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="31" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="44" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="45" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="46" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="48" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="59" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="60" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="61" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="72" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:5  %LS_data = alloca [104 x float], align 16

]]></Node>
<StgValue><ssdm name="LS_data"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:6  %norm_LS_data = alloca [104 x float], align 16

]]></Node>
<StgValue><ssdm name="norm_LS_data"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:7  %y_L2 = alloca [52 x float], align 16

]]></Node>
<StgValue><ssdm name="y_L2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:8  %y_L3 = alloca [104 x float], align 16

]]></Node>
<StgValue><ssdm name="y_L3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:9  %denorm_DNN = alloca [104 x float], align 16

]]></Node>
<StgValue><ssdm name="denorm_DNN"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="81" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="32">
<![CDATA[
:13  call fastcc void @separate_complex_p(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V, [104 x float]* %LS_data)

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %DNN_out_V_data), !map !71

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %LS_stream_V_data), !map !78

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %LS_stream_V_last_V), !map !85

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %DNN_out_V_last_V), !map !89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @DNN_p_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln214"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i64* %DNN_out_V_data, i1* %DNN_out_V_last_V, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln215"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln216"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="32">
<![CDATA[
:13  call fastcc void @separate_complex_p(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V, [104 x float]* %LS_data)

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i7 [ 0, %0 ], [ %i, %normalization ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln148 = icmp eq i7 %i_0_i, -24

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 104, i64 104, i64 104)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i = add i7 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln148, label %normalize_p.exit.preheader, label %normalization

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="7">
<![CDATA[
normalization:3  %zext_ln150 = zext i7 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
normalization:4  %LS_data_addr = getelementptr [104 x float]* %LS_data, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="LS_data_addr"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
normalization:5  %LS_data_load = load float* %LS_data_addr, align 4

]]></Node>
<StgValue><ssdm name="LS_data_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
normalization:6  %mean_in_addr = getelementptr inbounds [104 x float]* @mean_in, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="mean_in_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
normalization:7  %mean_in_load = load float* %mean_in_addr, align 4

]]></Node>
<StgValue><ssdm name="mean_in_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
normalization:5  %LS_data_load = load float* %LS_data_addr, align 4

]]></Node>
<StgValue><ssdm name="LS_data_load"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
normalization:7  %mean_in_load = load float* %mean_in_addr, align 4

]]></Node>
<StgValue><ssdm name="mean_in_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:8  %tmp_i = fsub float %LS_data_load, %mean_in_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:8  %tmp_i = fsub float %LS_data_load, %mean_in_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="106" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:8  %tmp_i = fsub float %LS_data_load, %mean_in_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:8  %tmp_i = fsub float %LS_data_load, %mean_in_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
normalization:9  %std_in_addr = getelementptr inbounds [104 x float]* @std_in, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="std_in_addr"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
normalization:10  %std_in_load = load float* %std_in_addr, align 4

]]></Node>
<StgValue><ssdm name="std_in_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="110" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:8  %tmp_i = fsub float %LS_data_load, %mean_in_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
normalization:10  %std_in_load = load float* %std_in_addr, align 4

]]></Node>
<StgValue><ssdm name="std_in_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="112" st_id="11" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="113" st_id="12" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="115" st_id="14" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="117" st_id="16" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="118" st_id="17" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="119" st_id="18" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="120" st_id="19" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="121" st_id="20" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="122" st_id="21" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="123" st_id="22" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="124" st_id="23" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="125" st_id="24" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="126" st_id="25" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="127" st_id="26" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
normalization:11  %tmp_1_i = fdiv float %tmp_i, %std_in_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="128" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
normalization:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln148"/></StgValue>
</operation>

<operation id="129" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
normalization:1  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="130" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
normalization:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln149"/></StgValue>
</operation>

<operation id="131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
normalization:12  %norm_LS_data_addr = getelementptr [104 x float]* %norm_LS_data, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="norm_LS_data_addr"/></StgValue>
</operation>

<operation id="132" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
normalization:13  store float %tmp_1_i, float* %norm_LS_data_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="133" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
normalization:14  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str2, i32 %tmp_2_i)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="134" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
normalization:15  br label %1

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="135" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
normalize_p.exit.preheader:0  br label %normalize_p.exit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="136" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
normalize_p.exit:0  %i_0_i12 = phi i6 [ %i_1, %layer_2_end ], [ 0, %normalize_p.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i12"/></StgValue>
</operation>

<operation id="137" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
normalize_p.exit:1  %icmp_ln156 = icmp eq i6 %i_0_i12, -12

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="138" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
normalize_p.exit:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="139" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
normalize_p.exit:3  %i_1 = add i6 %i_0_i12, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="140" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
normalize_p.exit:4  br i1 %icmp_ln156, label %L2_p.exit.preheader, label %layer_2_begin

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="141" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="6">
<![CDATA[
layer_2_begin:2  %zext_ln158 = zext i6 %i_0_i12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="142" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_2_begin:4  %L1_BIAS_addr = getelementptr inbounds [52 x float]* @L1_BIAS, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="L1_BIAS_addr"/></StgValue>
</operation>

<operation id="143" st_id="29" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="6">
<![CDATA[
layer_2_begin:5  %before_relu = load float* %L1_BIAS_addr, align 4

]]></Node>
<StgValue><ssdm name="before_relu"/></StgValue>
</operation>

<operation id="144" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_2_begin:6  %y_L2_addr = getelementptr [52 x float]* %y_L2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="y_L2_addr"/></StgValue>
</operation>

<operation id="145" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
L2_p.exit.preheader:0  br label %L2_p.exit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="146" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
layer_2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln156"/></StgValue>
</operation>

<operation id="147" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
layer_2_begin:1  %tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="148" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="6">
<![CDATA[
layer_2_begin:3  %zext_ln158_1 = zext i6 %i_0_i12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="149" st_id="30" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="6">
<![CDATA[
layer_2_begin:5  %before_relu = load float* %L1_BIAS_addr, align 4

]]></Node>
<StgValue><ssdm name="before_relu"/></StgValue>
</operation>

<operation id="150" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
layer_2_begin:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="151" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %x_assign = phi float [ %before_relu, %layer_2_begin ], [ %before_relu_2, %ifFalse ]

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="152" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %j_0_i = phi i7 [ 0, %layer_2_begin ], [ %j, %ifFalse ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="153" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:2  %phi_mul = phi i13 [ 0, %layer_2_begin ], [ %add_ln161_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="154" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln159 = icmp eq i7 %j_0_i, -24

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="155" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 104, i64 104, i64 104)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="156" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %j = add i7 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="157" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln159, label %layer_2_end, label %weighted_sum_L2

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="158" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="7">
<![CDATA[
weighted_sum_L2:3  %zext_ln161 = zext i7 %j_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="159" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
weighted_sum_L2:5  %add_ln161 = add i13 %zext_ln158_1, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="160" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="13">
<![CDATA[
weighted_sum_L2:6  %zext_ln161_1 = zext i13 %add_ln161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="161" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weighted_sum_L2:7  %L1_WEIGHTS_addr = getelementptr [5408 x float]* @L1_WEIGHTS, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="L1_WEIGHTS_addr"/></StgValue>
</operation>

<operation id="162" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weighted_sum_L2:8  %norm_LS_data_addr_1 = getelementptr [104 x float]* %norm_LS_data, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="norm_LS_data_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="7">
<![CDATA[
weighted_sum_L2:9  %norm_LS_data_load = load float* %norm_LS_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="norm_LS_data_load"/></StgValue>
</operation>

<operation id="164" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="13">
<![CDATA[
weighted_sum_L2:10  %L1_WEIGHTS_load = load float* %L1_WEIGHTS_addr, align 4

]]></Node>
<StgValue><ssdm name="L1_WEIGHTS_load"/></StgValue>
</operation>

<operation id="165" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="166" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="7">
<![CDATA[
weighted_sum_L2:9  %norm_LS_data_load = load float* %norm_LS_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="norm_LS_data_load"/></StgValue>
</operation>

<operation id="167" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="13">
<![CDATA[
weighted_sum_L2:10  %L1_WEIGHTS_load = load float* %L1_WEIGHTS_addr, align 4

]]></Node>
<StgValue><ssdm name="L1_WEIGHTS_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="168" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L2:11  %tmp_4_i = fmul float %norm_LS_data_load, %L1_WEIGHTS_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="169" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L2:11  %tmp_4_i = fmul float %norm_LS_data_load, %L1_WEIGHTS_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="170" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
weighted_sum_L2:4  %add_ln161_1 = add i13 %phi_mul, 52

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>

<operation id="171" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L2:11  %tmp_4_i = fmul float %norm_LS_data_load, %L1_WEIGHTS_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="172" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L2:11  %tmp_4_i = fmul float %norm_LS_data_load, %L1_WEIGHTS_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="173" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
weighted_sum_L2:14  %icmp_ln159_1 = icmp eq i7 %j, -24

]]></Node>
<StgValue><ssdm name="icmp_ln159_1"/></StgValue>
</operation>

<operation id="174" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
weighted_sum_L2:15  br i1 %icmp_ln159_1, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="175" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L2:12  %before_relu_2 = fadd float %x_assign, %tmp_4_i

]]></Node>
<StgValue><ssdm name="before_relu_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="176" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L2:12  %before_relu_2 = fadd float %x_assign, %tmp_4_i

]]></Node>
<StgValue><ssdm name="before_relu_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="177" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L2:12  %before_relu_2 = fadd float %x_assign, %tmp_4_i

]]></Node>
<StgValue><ssdm name="before_relu_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="178" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L2:12  %before_relu_2 = fadd float %x_assign, %tmp_4_i

]]></Node>
<StgValue><ssdm name="before_relu_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="179" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L2:12  %before_relu_2 = fadd float %x_assign, %tmp_4_i

]]></Node>
<StgValue><ssdm name="before_relu_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="180" st_id="42" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:6  %tmp_1 = fcmp olt float %before_relu_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="181" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
ifTrue:0  %bitcast_ln14 = bitcast float %before_relu_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="182" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:1  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln14, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="183" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="23" op_0_bw="32">
<![CDATA[
ifTrue:2  %trunc_ln14 = trunc i32 %bitcast_ln14 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="184" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifTrue:3  %icmp_ln14 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="185" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
ifTrue:4  %icmp_ln14_1 = icmp eq i23 %trunc_ln14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_1"/></StgValue>
</operation>

<operation id="186" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:5  %or_ln14 = or i1 %icmp_ln14_1, %icmp_ln14

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="187" st_id="43" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:6  %tmp_1 = fcmp olt float %before_relu_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="188" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:7  %and_ln14 = and i1 %or_ln14, %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln14"/></StgValue>
</operation>

<operation id="189" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:8  %select_ln14 = select i1 %and_ln14, float 0.000000e+00, float %before_relu_2

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="190" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
weighted_sum_L2:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln159"/></StgValue>
</operation>

<operation id="191" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
weighted_sum_L2:1  %tmp_7_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="192" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
weighted_sum_L2:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln160"/></StgValue>
</operation>

<operation id="193" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
weighted_sum_L2:13  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_7_i)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="194" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
ifTrue:9  store float %select_ln14, float* %y_L2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="195" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:10  br label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="196" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
layer_2_end:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp_6_i)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="197" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
layer_2_end:1  br label %normalize_p.exit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="198" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
L2_p.exit:0  %i_0_i14 = phi i7 [ %i_3, %layer_3_end ], [ 0, %L2_p.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i14"/></StgValue>
</operation>

<operation id="199" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
L2_p.exit:1  %icmp_ln171 = icmp eq i7 %i_0_i14, -24

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="200" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
L2_p.exit:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 104, i64 104, i64 104)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="201" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
L2_p.exit:3  %i_3 = add i7 %i_0_i14, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="202" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L2_p.exit:4  br i1 %icmp_ln171, label %L3_p.exit.preheader, label %layer_3_begin

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="203" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="7">
<![CDATA[
layer_3_begin:2  %zext_ln173 = zext i7 %i_0_i14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="204" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3_begin:4  %L2_BIAS_addr = getelementptr inbounds [104 x float]* @L2_BIAS, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="L2_BIAS_addr"/></StgValue>
</operation>

<operation id="205" st_id="46" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="7">
<![CDATA[
layer_3_begin:5  %before_relu_1 = load float* %L2_BIAS_addr, align 4

]]></Node>
<StgValue><ssdm name="before_relu_1"/></StgValue>
</operation>

<operation id="206" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3_begin:6  %y_L3_addr_2 = getelementptr [104 x float]* %y_L3, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="y_L3_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
L3_p.exit.preheader:0  br label %L3_p.exit

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="208" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
layer_3_begin:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln171"/></StgValue>
</operation>

<operation id="209" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
layer_3_begin:1  %tmp_4_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>

<operation id="210" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="7">
<![CDATA[
layer_3_begin:3  %zext_ln173_1 = zext i7 %i_0_i14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln173_1"/></StgValue>
</operation>

<operation id="211" st_id="47" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="7">
<![CDATA[
layer_3_begin:5  %before_relu_1 = load float* %L2_BIAS_addr, align 4

]]></Node>
<StgValue><ssdm name="before_relu_1"/></StgValue>
</operation>

<operation id="212" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
layer_3_begin:7  br label %3

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="213" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %before_relu_0_i17 = phi float [ %before_relu_1, %layer_3_begin ], [ %before_relu_3, %ifFalse3 ]

]]></Node>
<StgValue><ssdm name="before_relu_0_i17"/></StgValue>
</operation>

<operation id="214" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %j_0_i18 = phi i6 [ 0, %layer_3_begin ], [ %j_1, %ifFalse3 ]

]]></Node>
<StgValue><ssdm name="j_0_i18"/></StgValue>
</operation>

<operation id="215" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:2  %phi_mul5 = phi i13 [ 0, %layer_3_begin ], [ %add_ln176_1, %ifFalse3 ]

]]></Node>
<StgValue><ssdm name="phi_mul5"/></StgValue>
</operation>

<operation id="216" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %icmp_ln174 = icmp eq i6 %j_0_i18, -12

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="217" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="218" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %j_1 = add i6 %j_0_i18, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="219" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln174, label %layer_3_end, label %weighted_sum_L3

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="220" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="6">
<![CDATA[
weighted_sum_L3:3  %zext_ln176 = zext i6 %j_0_i18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="221" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
weighted_sum_L3:5  %add_ln176 = add i13 %zext_ln173_1, %phi_mul5

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="222" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="13">
<![CDATA[
weighted_sum_L3:6  %zext_ln176_1 = zext i13 %add_ln176 to i64

]]></Node>
<StgValue><ssdm name="zext_ln176_1"/></StgValue>
</operation>

<operation id="223" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weighted_sum_L3:7  %L2_WEIGHTS_addr = getelementptr [5408 x float]* @L2_WEIGHTS, i64 0, i64 %zext_ln176_1

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_addr"/></StgValue>
</operation>

<operation id="224" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weighted_sum_L3:8  %y_L2_addr_1 = getelementptr [52 x float]* %y_L2, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="y_L2_addr_1"/></StgValue>
</operation>

<operation id="225" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
weighted_sum_L3:9  %y_L2_load = load float* %y_L2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="y_L2_load"/></StgValue>
</operation>

<operation id="226" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="13">
<![CDATA[
weighted_sum_L3:10  %L2_WEIGHTS_load = load float* %L2_WEIGHTS_addr, align 4

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_load"/></StgValue>
</operation>

<operation id="227" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
ifFalse3:0  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="228" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
weighted_sum_L3:9  %y_L2_load = load float* %y_L2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="y_L2_load"/></StgValue>
</operation>

<operation id="229" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="13">
<![CDATA[
weighted_sum_L3:10  %L2_WEIGHTS_load = load float* %L2_WEIGHTS_addr, align 4

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_load"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="230" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L3:11  %tmp_i2 = fmul float %y_L2_load, %L2_WEIGHTS_load

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="231" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L3:11  %tmp_i2 = fmul float %y_L2_load, %L2_WEIGHTS_load

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="232" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
weighted_sum_L3:4  %add_ln176_1 = add i13 %phi_mul5, 104

]]></Node>
<StgValue><ssdm name="add_ln176_1"/></StgValue>
</operation>

<operation id="233" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L3:11  %tmp_i2 = fmul float %y_L2_load, %L2_WEIGHTS_load

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="234" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L3:11  %tmp_i2 = fmul float %y_L2_load, %L2_WEIGHTS_load

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="235" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
weighted_sum_L3:14  %icmp_ln174_1 = icmp eq i6 %j_1, -12

]]></Node>
<StgValue><ssdm name="icmp_ln174_1"/></StgValue>
</operation>

<operation id="236" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
weighted_sum_L3:15  br i1 %icmp_ln174_1, label %ifTrue2, label %ifFalse3

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="237" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L3:12  %before_relu_3 = fadd float %before_relu_0_i17, %tmp_i2

]]></Node>
<StgValue><ssdm name="before_relu_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="238" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L3:12  %before_relu_3 = fadd float %before_relu_0_i17, %tmp_i2

]]></Node>
<StgValue><ssdm name="before_relu_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="239" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L3:12  %before_relu_3 = fadd float %before_relu_0_i17, %tmp_i2

]]></Node>
<StgValue><ssdm name="before_relu_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="240" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L3:12  %before_relu_3 = fadd float %before_relu_0_i17, %tmp_i2

]]></Node>
<StgValue><ssdm name="before_relu_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="241" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weighted_sum_L3:12  %before_relu_3 = fadd float %before_relu_0_i17, %tmp_i2

]]></Node>
<StgValue><ssdm name="before_relu_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="242" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
weighted_sum_L3:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln174"/></StgValue>
</operation>

<operation id="243" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
weighted_sum_L3:1  %tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="244" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
weighted_sum_L3:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln175"/></StgValue>
</operation>

<operation id="245" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
weighted_sum_L3:13  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str6, i32 %tmp_5_i)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="246" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
ifTrue2:0  store float %before_relu_3, float* %y_L3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="247" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
ifTrue2:1  br label %ifFalse3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="248" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
layer_3_end:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str5, i32 %tmp_4_i1)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="249" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
layer_3_end:1  br label %L2_p.exit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="250" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
L3_p.exit:0  %i_0_i24 = phi i7 [ %i_2, %denormalization ], [ 0, %L3_p.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i24"/></StgValue>
</operation>

<operation id="251" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
L3_p.exit:1  %icmp_ln185 = icmp eq i7 %i_0_i24, -24

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="252" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
L3_p.exit:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 104, i64 104, i64 104)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="253" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
L3_p.exit:3  %i_2 = add i7 %i_0_i24, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="254" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L3_p.exit:4  br i1 %icmp_ln185, label %denormalize_p.exit, label %denormalization

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="255" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="7">
<![CDATA[
denormalization:3  %zext_ln187 = zext i7 %i_0_i24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="256" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
denormalization:4  %y_L3_addr = getelementptr [104 x float]* %y_L3, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="y_L3_addr"/></StgValue>
</operation>

<operation id="257" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="7">
<![CDATA[
denormalization:5  %y_L3_load = load float* %y_L3_addr, align 4

]]></Node>
<StgValue><ssdm name="y_L3_load"/></StgValue>
</operation>

<operation id="258" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
denormalization:6  %std_o_addr = getelementptr inbounds [104 x float]* @std_o, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="std_o_addr"/></StgValue>
</operation>

<operation id="259" st_id="61" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="7">
<![CDATA[
denormalization:7  %std_o_load = load float* %std_o_addr, align 4

]]></Node>
<StgValue><ssdm name="std_o_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="260" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="7">
<![CDATA[
denormalization:5  %y_L3_load = load float* %y_L3_addr, align 4

]]></Node>
<StgValue><ssdm name="y_L3_load"/></StgValue>
</operation>

<operation id="261" st_id="62" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="7">
<![CDATA[
denormalization:7  %std_o_load = load float* %std_o_addr, align 4

]]></Node>
<StgValue><ssdm name="std_o_load"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="262" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
denormalization:8  %tmp_i1 = fmul float %y_L3_load, %std_o_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="263" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
denormalization:8  %tmp_i1 = fmul float %y_L3_load, %std_o_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="264" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
denormalization:8  %tmp_i1 = fmul float %y_L3_load, %std_o_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="265" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
denormalization:9  %mean_o_addr = getelementptr inbounds [104 x float]* @mean_o, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="mean_o_addr"/></StgValue>
</operation>

<operation id="266" st_id="65" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="7">
<![CDATA[
denormalization:10  %mean_o_load = load float* %mean_o_addr, align 4

]]></Node>
<StgValue><ssdm name="mean_o_load"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="267" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
denormalization:8  %tmp_i1 = fmul float %y_L3_load, %std_o_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="268" st_id="66" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="7">
<![CDATA[
denormalization:10  %mean_o_load = load float* %mean_o_addr, align 4

]]></Node>
<StgValue><ssdm name="mean_o_load"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="269" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
denormalization:11  %tmp_2_i1 = fadd float %tmp_i1, %mean_o_load

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="270" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
denormalization:11  %tmp_2_i1 = fadd float %tmp_i1, %mean_o_load

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="271" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
denormalization:11  %tmp_2_i1 = fadd float %tmp_i1, %mean_o_load

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="272" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
denormalization:11  %tmp_2_i1 = fadd float %tmp_i1, %mean_o_load

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="273" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
denormalization:11  %tmp_2_i1 = fadd float %tmp_i1, %mean_o_load

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="274" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
denormalization:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln185"/></StgValue>
</operation>

<operation id="275" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
denormalization:1  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="276" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
denormalization:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln186"/></StgValue>
</operation>

<operation id="277" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
denormalization:12  %denorm_DNN_addr = getelementptr [104 x float]* %denorm_DNN, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="denorm_DNN_addr"/></StgValue>
</operation>

<operation id="278" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
denormalization:13  store float %tmp_2_i1, float* %denorm_DNN_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="279" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
denormalization:14  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str7, i32 %tmp_3_i)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="280" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
denormalization:15  br label %L3_p.exit

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="281" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="1">
<![CDATA[
denormalize_p.exit:0  call fastcc void @reconstruct_complex_([104 x float]* %denorm_DNN, i64* %DNN_out_V_data, i1* %DNN_out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln244"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="282" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="1">
<![CDATA[
denormalize_p.exit:0  call fastcc void @reconstruct_complex_([104 x float]* %denorm_DNN, i64* %DNN_out_V_data, i1* %DNN_out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln244"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="283" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0">
<![CDATA[
denormalize_p.exit:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln246"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
