// Seed: 2915723169
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    output wor id_5,
    input tri1 id_6,
    output tri1 id_7,
    output wor id_8,
    output supply0 id_9,
    output tri id_10,
    input tri0 id_11,
    output tri0 id_12,
    output tri0 id_13,
    input wire id_14,
    input supply1 id_15,
    output supply1 id_16,
    output supply0 id_17,
    input supply1 id_18
);
  assign id_13 = 1;
  wire id_20;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    input uwire id_3,
    output tri id_4,
    input supply1 id_5,
    input tri id_6,
    input wor id_7,
    input tri id_8,
    output tri id_9,
    input supply0 id_10,
    input uwire id_11
);
  wire id_13, id_14, id_15;
  module_0(
      id_8,
      id_2,
      id_4,
      id_6,
      id_9,
      id_4,
      id_7,
      id_4,
      id_4,
      id_9,
      id_9,
      id_7,
      id_4,
      id_9,
      id_8,
      id_1,
      id_4,
      id_4,
      id_3
  );
  logic [7:0] id_16, id_17, id_18;
  assign id_17[1] = 1;
  wire id_19;
  reg id_20, id_21;
  always id_21 <= 1;
endmodule
