read_verilog ../top.v
synth -top top
tee -o result.out abc -constr -liberty
abc -constr -liberty
