# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fft_lab_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:27:53 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv 
# -- Compiling module fft_4point_tb
# 
# Top level modules:
# 	fft_4point_tb
# End time: 15:27:54 on May 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_32bit.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:27:54 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_32bit.sv 
# -- Compiling module fft_32bit
# 
# Top level modules:
# 	fft_32bit
# End time: 15:27:54 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/butterfly.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:27:54 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/butterfly.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 15:27:55 on May 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:27:55 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv 
# -- Compiling module fft_16bit
# 
# Top level modules:
# 	fft_16bit
# End time: 15:27:55 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:27:55 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv 
# -- Compiling module fft_4point_tb
# 
# Top level modules:
# 	fft_4point_tb
# End time: 15:27:56 on May 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  fft_4point_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" fft_4point_tb 
# Start time: 15:27:56 on May 29,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fft_32bit(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "fft_16bit(fast)".
# Loading sv_std.std
# Loading work.fft_4point_tb(fast)
# Loading work.fft_32bit(fast)
# Loading work.butterfly(fast)
# Loading work.fft_16bit(fast)
# Loading work.butterfly(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in0'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in1'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in2'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in3'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/fft_4point_tb/UUT1/state
add wave -position insertpoint  \
sim:/fft_4point_tb/UUT2/state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.fft_4point_tb(fast)
# Loading work.fft_32bit(fast)
# Loading work.butterfly(fast)
# Loading work.fft_16bit(fast)
# Loading work.butterfly(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in0'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in1'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in2'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in3'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
run
run
run
run
run -all
do fft_lab_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@DESKTOP-9SD1NFC.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:59 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv 
# -- Compiling module fft_4point_tb
# 
# Top level modules:
# 	fft_4point_tb
# End time: 15:47:59 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_32bit.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:59 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_32bit.sv 
# -- Compiling module fft_32bit
# 
# Top level modules:
# 	fft_32bit
# End time: 15:48:00 on May 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/butterfly.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:48:00 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/butterfly.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 15:48:00 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:48:00 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv 
# -- Compiling module fft_16bit
# 
# Top level modules:
# 	fft_16bit
# End time: 15:48:01 on May 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:48:01 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv 
# -- Compiling module fft_4point_tb
# 
# Top level modules:
# 	fft_4point_tb
# End time: 15:48:01 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  fft_4point_tb
# End time: 15:48:05 on May 29,2023, Elapsed time: 0:20:09
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" fft_4point_tb 
# Start time: 15:48:05 on May 29,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fft_16bit(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "fft_32bit(fast)".
# Loading sv_std.std
# Loading work.fft_4point_tb(fast)
# Loading work.fft_32bit(fast)
# Loading work.butterfly(fast)
# Loading work.fft_16bit(fast)
# Loading work.butterfly(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in0'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in1'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in2'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in3'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Finished for 32 bit!
# Fr 0: imaginary:      x + real      x
# Fr 1: imaginary:      x + real      x
# Fr 2: imaginary:      x + real      x
# Fr 3: imaginary:      x + real      x
# Finished for 16 bit!
# Fr 0: imaginary:    x + real    x
# Fr 1: imaginary:    x + real    x
# Fr 2: imaginary:    x + real    x
# Fr 3: imaginary:    x + real    x
# ** Note: $stop    : D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv(52)
#    Time: 10 ns  Iteration: 2  Instance: /fft_4point_tb
# Break in Module fft_4point_tb at D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv line 52
add wave -position insertpoint  \
sim:/fft_4point_tb/done
add wave -position insertpoint  \
sim:/fft_4point_tb/done_16
run -all


run -all
add wave -position insertpoint  \
sim:/fft_4point_tb/UUT1/state
run -all
do fft_lab_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@DESKTOP-9SD1NFC.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:58:59 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv 
# -- Compiling module fft_4point_tb
# 
# Top level modules:
# 	fft_4point_tb
# End time: 15:59:00 on May 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_32bit.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:59:00 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_32bit.sv 
# -- Compiling module fft_32bit
# 
# Top level modules:
# 	fft_32bit
# End time: 15:59:00 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/butterfly.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:59:00 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/butterfly.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 15:59:00 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:59:00 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv 
# -- Compiling module fft_16bit
# 
# Top level modules:
# 	fft_16bit
# End time: 15:59:00 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/MSI_Backup/Documents/_UCLA/2nd\ yr/1_fall\ quarter/Extracurriculars/DAV/lab\ 5\ fft {D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:59:00 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft" D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv 
# -- Compiling module fft_4point_tb
# 
# Top level modules:
# 	fft_4point_tb
# End time: 15:59:00 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  fft_4point_tb
# End time: 15:59:02 on May 29,2023, Elapsed time: 0:10:57
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" fft_4point_tb 
# Start time: 15:59:02 on May 29,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fft_16bit(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "fft_32bit(fast)".
# Loading sv_std.std
# Loading work.fft_4point_tb(fast)
# Loading work.fft_32bit(fast)
# Loading work.butterfly(fast)
# Loading work.fft_16bit(fast)
# Loading work.butterfly(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in0'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in1'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in2'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'in3'. The port definition is at: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_16bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fft_4point_tb/UUT2 File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv Line: 56
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Finished for 32 bit!
# Fr 0: imaginary:      0 + real      0
# Fr 1: imaginary:      0 + real      0
# Fr 2: imaginary:      0 + real      0
# Fr 3: imaginary:      0 + real      0
# Finished for 16 bit!
# Fr 0: imaginary:    0 + real    0
# Fr 1: imaginary:    0 + real    0
# Fr 2: imaginary:    0 + real    0
# Fr 3: imaginary:    0 + real    0
# ** Note: $stop    : D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv(52)
#    Time: 50 ns  Iteration: 2  Instance: /fft_4point_tb
# Break in Module fft_4point_tb at D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 5 fft/fft_4point_tb.sv line 52
# End time: 16:01:08 on May 29,2023, Elapsed time: 0:02:06
# Errors: 0, Warnings: 4
