
// Generated by Cadence Genus(TM) Synthesis Solution 21.18-s082_1
// Generated on: Jul 15 2024 12:13:22 EDT (Jul 15 2024 16:13:22 UTC)

// Verification Directory fv/aska_dig 

module aska_dig(clk, reset_l, porborn, SPI_CS, SPI_Clk, SPI_MOSI,
     IC_addr, up_switches, down_switches, DAC, pulse_active, enable);
  input clk, reset_l, porborn, SPI_CS, SPI_Clk, SPI_MOSI;
  input [1:0] IC_addr;
  output [31:0] up_switches, down_switches;
  output [5:0] DAC;
  output pulse_active, enable;
  wire clk, reset_l, porborn, SPI_CS, SPI_Clk, SPI_MOSI;
  wire [1:0] IC_addr;
  wire [31:0] up_switches, down_switches;
  wire [5:0] DAC;
  wire pulse_active, enable;
  wire [5:0] npg1_DAC_cont;
  wire [31:0] ele2;
  wire [31:0] ele1;
  wire [9:0] npg1_DOWN_accumulator;
  wire [5:0] npg1_DOWN_count;
  wire [9:0] npg1_OFF_count;
  wire [7:0] npg1_ON_count;
  wire [9:0] npg1_UP_accumulator;
  wire [5:0] npg1_UP_count;
  wire [11:0] npg1_freq_count;
  wire [2:0] npg1_on_off_ctrl;
  wire [2:0] npg1_phase_down_count;
  wire [2:0] npg1_phase_up_count;
  wire [31:0] conf1;
  wire [31:0] conf0;
  wire [31:0] spi1_conf0_asyn;
  wire [31:0] spi1_conf0_meta;
  wire [31:0] spi1_conf1_asyn;
  wire [31:0] spi1_conf1_meta;
  wire [31:0] spi1_ele1_asyn;
  wire [31:0] spi1_ele1_meta;
  wire [31:0] spi1_ele2_asyn;
  wire [31:0] spi1_ele2_meta;
  wire [5:0] spi1_Rx_count;
  wire [39:0] spi1_Rx_data_temp;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65, n_66, n_67, n_68, n_69, n_70, n_71, n_72;
  wire n_73, n_74, n_75, n_76, n_77, n_78, n_79, n_80;
  wire n_81, n_82, n_83, n_84, n_85, n_86, n_87, n_88;
  wire n_89, n_90, n_91, n_92, n_93, n_94, n_95, n_96;
  wire n_97, n_98, n_99, n_100, n_101, n_102, n_103, n_104;
  wire n_105, n_106, n_107, n_108, n_109, n_110, n_111, n_112;
  wire n_113, n_114, n_115, n_116, n_117, n_118, n_119, n_120;
  wire n_121, n_122, n_123, n_124, n_125, n_126, n_127, n_128;
  wire n_129, n_131, n_132, n_133, n_134, n_135, n_136, n_137;
  wire n_138, n_139, n_140, n_141, n_142, n_143, n_144, n_145;
  wire n_146, n_147, n_148, n_149, n_150, n_151, n_152, n_153;
  wire n_154, n_155, n_156, n_157, n_158, n_159, n_160, n_161;
  wire n_162, n_163, n_164, n_165, n_166, n_167, n_168, n_169;
  wire n_170, n_171, n_172, n_173, n_174, n_175, n_176, n_177;
  wire n_178, n_179, n_180, n_181, n_182, n_183, n_184, n_185;
  wire n_186, n_187, n_188, n_189, n_190, n_191, n_192, n_193;
  wire n_194, n_195, n_196, n_197, n_198, n_199, n_200, n_201;
  wire n_202, n_203, n_204, n_205, n_206, n_207, n_208, n_209;
  wire n_210, n_211, n_212, n_213, n_214, n_215, n_216, n_217;
  wire n_218, n_219, n_220, n_221, n_222, n_223, n_224, n_225;
  wire n_226, n_229, n_230, n_231, n_232, n_233, n_234, n_235;
  wire n_236, n_237, n_238, n_239, n_240, n_241, n_242, n_244;
  wire n_245, n_246, n_247, n_248, n_249, n_250, n_251, n_252;
  wire n_253, n_254, n_255, n_256, n_257, n_258, n_259, n_260;
  wire n_261, n_262, n_263, n_265, n_266, n_267, n_268, n_269;
  wire n_270, n_271, n_272, n_273, n_274, n_275, n_276, n_277;
  wire n_278, n_279, n_280, n_281, n_282, n_283, n_284, n_285;
  wire n_286, n_288, n_289, n_290, n_291, n_292, n_293, n_294;
  wire n_295, n_296, n_297, n_298, n_299, n_300, n_301, n_302;
  wire n_303, n_304, n_305, n_306, n_307, n_308, n_309, n_310;
  wire n_311, n_312, n_313, n_314, n_315, n_316, n_317, n_318;
  wire n_319, n_320, n_321, n_322, n_323, n_324, n_325, n_326;
  wire n_327, n_328, n_329, n_330, n_331, n_332, n_333, n_334;
  wire n_335, n_336, n_337, n_338, n_339, n_340, n_341, n_342;
  wire n_343, n_344, n_345, n_346, n_347, n_348, n_349, n_350;
  wire n_351, n_352, n_353, n_354, n_355, n_356, n_357, n_358;
  wire n_359, n_360, n_361, n_362, n_363, n_364, n_365, n_366;
  wire n_367, n_368, n_369, n_370, n_371, n_372, n_373, n_374;
  wire n_375, n_376, n_377, n_378, n_379, n_380, n_381, n_382;
  wire n_383, n_384, n_385, n_386, n_387, n_388, n_389, n_390;
  wire n_391, n_392, n_393, n_394, n_395, n_396, n_397, n_398;
  wire n_399, n_400, n_401, n_402, n_403, n_404, n_405, n_406;
  wire n_407, n_408, n_409, n_410, n_411, n_412, n_413, n_414;
  wire n_415, n_416, n_417, n_418, n_419, n_420, n_421, n_422;
  wire n_423, n_424, n_425, n_426, n_427, n_428, n_429, n_430;
  wire n_431, n_432, n_433, n_434, n_435, n_436, n_437, n_438;
  wire n_439, n_440, n_441, n_442, n_443, n_444, n_445, n_446;
  wire n_447, n_448, n_449, n_450, n_451, n_452, n_453, n_454;
  wire n_455, n_456, n_457, n_458, n_459, n_460, n_461, n_462;
  wire n_463, n_464, n_465, n_466, n_467, n_468, n_469, n_470;
  wire n_471, n_472, n_473, n_474, n_475, n_476, n_477, n_478;
  wire n_479, n_480, n_481, n_482, n_483, n_484, n_485, n_486;
  wire n_487, n_488, n_489, n_490, n_491, n_492, n_493, n_494;
  wire n_495, n_496, n_497, n_498, n_499, n_500, n_501, n_502;
  wire n_503, n_504, n_505, n_506, n_507, n_508, n_509, n_512;
  wire n_513, n_514, n_515, n_516, n_517, n_518, n_519, n_520;
  wire n_521, n_522, n_523, n_524, n_525, n_527, n_528, n_529;
  wire n_530, n_531, n_532, n_533, n_534, n_535, n_536, n_537;
  wire n_538, n_539, n_540, n_541, n_542, n_543, n_544, n_545;
  wire n_546, n_547, n_548, n_549, n_550, n_551, n_553, n_554;
  wire n_555, n_556, n_557, n_558, n_559, n_560, n_561, n_562;
  wire n_563, n_564, n_565, n_566, n_567, n_568, n_569, n_570;
  wire n_571, n_572, n_573, n_574, n_576, n_577, n_578, n_579;
  wire n_580, n_581, n_582, n_583, n_584, n_585, n_586, n_587;
  wire n_588, n_589, n_590, n_591, n_592, n_593, n_594, n_595;
  wire n_596, n_597, n_598, n_599, n_600, n_601, n_602, n_603;
  wire n_604, n_605, n_606, n_607, n_608, n_609, n_610, n_611;
  wire n_612, n_613, n_614, n_615, n_616, n_618, n_619, n_620;
  wire n_621, n_622, n_623, n_624, n_625, n_626, n_627, n_628;
  wire n_629, n_630, n_631, n_632, n_633, n_634, n_635, n_636;
  wire n_637, n_638, n_639, n_640, n_641, n_642, n_643, n_644;
  wire n_645, n_646, n_647, n_648, n_649, n_650, n_733, n_734;
  wire n_735, n_736, npg1_n_375, npg1_phase_down_state,
       npg1_phase_pause_ready, npg1_phase_up_state, npg1_pulse_aux,
       npg1_pulse_start;
  wire spi1_n_1763, spi1_n_1924, spi1_n_1926, spi1_n_1929, spi1_n_1930,
       spi1_n_1962, spi1_n_1964, spi1_n_1994;
  wire spi1_n_1995, spi1_n_1998, spi1_n_1999, spi1_n_2000, spi1_n_2001,
       spi1_n_2008, spi1_n_2010, spi1_n_2014;
  wire spi1_n_2015, spi1_n_2017, spi1_n_2018, spi1_n_2088, spi1_n_2270,
       spi1_n_2271, spi1_n_2272;
  INJI3VX0 g9847(.A (npg1_n_375), .Q (n_7));
  DFRRQJI3VX1 npg1_pulse_start_reg(.RN (n_7), .C (clk), .D
       (npg1_pulse_aux), .Q (npg1_pulse_start));
  AND2JI3VX4 g11711__2398(.A (n_650), .B (npg1_DAC_cont[5]), .Q
       (DAC[5]));
  AND2JI3VX4 g11712__5107(.A (n_650), .B (npg1_DAC_cont[4]), .Q
       (DAC[4]));
  AND2JI3VX4 g11713__6260(.A (n_650), .B (npg1_DAC_cont[3]), .Q
       (DAC[3]));
  AND2JI3VX4 g11714__4319(.A (n_650), .B (npg1_DAC_cont[2]), .Q
       (DAC[2]));
  AND2JI3VX4 g11715__8428(.A (n_650), .B (npg1_DAC_cont[1]), .Q
       (DAC[1]));
  AND2JI3VX4 g11716__5526(.A (n_650), .B (npg1_DAC_cont[0]), .Q
       (DAC[0]));
  BUJI3VX6 g11717(.A (n_650), .Q (pulse_active));
  OR4JI3VX1 g11718__6783(.A (n_649), .B (n_643), .C (n_646), .D
       (n_642), .Q (n_650));
  NA4JI3VX0 g11719__3680(.A (n_648), .B (n_623), .C (n_621), .D
       (n_611), .Q (n_649));
  NO3JI3VX0 g11720__1617(.A (n_647), .B (n_644), .C (n_645), .Q
       (n_648));
  NA4JI3VX0 g11721__2802(.A (n_639), .B (n_637), .C (n_640), .D
       (n_638), .Q (n_647));
  OR3JI3VX1 g11722__1705(.A (n_641), .B (n_627), .C (n_626), .Q
       (n_646));
  OR3JI3VX1 g11723__5122(.A (n_634), .B (n_635), .C (n_736), .Q
       (n_645));
  OR4JI3VX1 g11724__8246(.A (n_628), .B (n_619), .C (n_629), .D
       (n_622), .Q (n_644));
  OR4JI3VX1 g11725__7098(.A (n_607), .B (n_612), .C (n_610), .D
       (n_608), .Q (n_643));
  OR4JI3VX1 g11726__6131(.A (n_605), .B (n_606), .C (n_620), .D
       (n_618), .Q (n_642));
  OR4JI3VX1 g11727__1881(.A (n_609), .B (n_624), .C (n_625), .D
       (n_633), .Q (n_641));
  NO2JI3VX0 g11728__5115(.A (n_613), .B (n_636), .Q (n_640));
  NO2JI3VX0 g11729__7482(.A (n_630), .B (n_632), .Q (n_639));
  NO2JI3VX0 g11730__4733(.A (n_615), .B (n_614), .Q (n_638));
  NO2JI3VX0 g11731__6161(.A (n_631), .B (n_616), .Q (n_637));
  BUJI3VX2 g11732(.A (n_636), .Q (up_switches[27]));
  BUJI3VX2 g11733(.A (n_635), .Q (up_switches[23]));
  BUJI3VX2 g11734(.A (n_634), .Q (up_switches[21]));
  BUJI3VX3 g11735(.A (n_633), .Q (up_switches[8]));
  BUJI3VX2 g11736(.A (n_632), .Q (up_switches[29]));
  BUJI3VX2 g11737(.A (n_631), .Q (up_switches[24]));
  BUJI3VX2 g11738(.A (n_630), .Q (up_switches[28]));
  BUJI3VX2 g11739(.A (n_629), .Q (up_switches[20]));
  BUJI3VX2 g11740(.A (n_628), .Q (up_switches[19]));
  BUJI3VX3 g11741(.A (n_627), .Q (up_switches[7]));
  BUJI3VX3 g11742(.A (n_626), .Q (up_switches[6]));
  BUJI3VX3 g11743(.A (n_625), .Q (up_switches[5]));
  BUJI3VX3 g11744(.A (n_624), .Q (up_switches[4]));
  INJI3VX12 g11745(.A (n_623), .Q (up_switches[3]));
  BUJI3VX3 g11746(.A (n_622), .Q (up_switches[18]));
  INJI3VX12 g11747(.A (n_621), .Q (up_switches[2]));
  BUJI3VX3 g11748(.A (n_620), .Q (up_switches[1]));
  BUJI3VX3 g11749(.A (n_619), .Q (up_switches[17]));
  BUJI3VX3 g11750(.A (n_618), .Q (up_switches[0]));
  BUJI3VX3 g11751(.A (n_736), .Q (up_switches[16]));
  BUJI3VX2 g11752(.A (n_616), .Q (up_switches[25]));
  BUJI3VX2 g11753(.A (n_615), .Q (up_switches[30]));
  BUJI3VX2 g11754(.A (n_614), .Q (up_switches[31]));
  BUJI3VX2 g11755(.A (n_613), .Q (up_switches[26]));
  ON21JI3VX4 g11756__9315(.A (n_509), .B (n_543), .C (n_599), .Q
       (down_switches[1]));
  ON21JI3VX4 g11757__9945(.A (n_509), .B (n_535), .C (n_556), .Q
       (down_switches[29]));
  ON21JI3VX4 g11758__2883(.A (n_509), .B (n_520), .C (n_577), .Q
       (down_switches[30]));
  ON21JI3VX4 g11759__2346(.A (n_509), .B (n_532), .C (n_580), .Q
       (down_switches[31]));
  ON21JI3VX4 g11760__1666(.A (n_509), .B (n_522), .C (n_602), .Q
       (down_switches[0]));
  ON21JI3VX4 g11761__7410(.A (n_509), .B (n_517), .C (n_588), .Q
       (down_switches[2]));
  ON21JI3VX4 g11762__6417(.A (n_509), .B (n_542), .C (n_586), .Q
       (down_switches[3]));
  ON21JI3VX4 g11763__5477(.A (n_509), .B (n_540), .C (n_579), .Q
       (down_switches[4]));
  ON21JI3VX1 g11764__2398(.A (n_558), .B (npg1_phase_up_state), .C
       (n_549), .Q (n_636));
  ON21JI3VX1 g11765__5107(.A (n_550), .B (npg1_phase_up_state), .C
       (n_591), .Q (n_635));
  ON21JI3VX1 g11766__6260(.A (n_598), .B (npg1_phase_up_state), .C
       (n_603), .Q (n_634));
  AO22JI3VX1 g11767__4319(.A (n_574), .B (ele2[8]), .C
       (npg1_phase_up_state), .D (ele1[8]), .Q (n_633));
  ON21JI3VX1 g11768__8428(.A (n_593), .B (npg1_phase_up_state), .C
       (n_596), .Q (n_632));
  ON21JI3VX1 g11769__5526(.A (n_571), .B (npg1_phase_up_state), .C
       (n_568), .Q (n_631));
  ON21JI3VX1 g11770__6783(.A (n_557), .B (npg1_phase_up_state), .C
       (n_581), .Q (n_630));
  ON21JI3VX1 g11771__3680(.A (n_592), .B (npg1_phase_up_state), .C
       (n_594), .Q (n_629));
  ON21JI3VX1 g11772__1617(.A (n_547), .B (npg1_phase_up_state), .C
       (n_604), .Q (n_628));
  AO22JI3VX1 g11773__2802(.A (n_573), .B (ele2[7]), .C
       (npg1_phase_up_state), .D (ele1[7]), .Q (n_627));
  AO22JI3VX1 g11774__1705(.A (n_573), .B (ele2[6]), .C
       (npg1_phase_up_state), .D (ele1[6]), .Q (n_626));
  AO22JI3VX1 g11775__5122(.A (n_574), .B (ele2[5]), .C
       (npg1_phase_up_state), .D (ele1[5]), .Q (n_625));
  AO22JI3VX1 g11776__8246(.A (n_574), .B (ele2[4]), .C
       (npg1_phase_up_state), .D (ele1[4]), .Q (n_624));
  AN22JI3VX1 g11777__7098(.A (n_573), .B (ele2[3]), .C (n_508), .D
       (ele1[3]), .Q (n_623));
  AO22JI3VX1 g11778__6131(.A (n_574), .B (ele2[18]), .C
       (npg1_phase_up_state), .D (ele1[18]), .Q (n_622));
  AN22JI3VX1 g11779__1881(.A (n_573), .B (ele2[2]), .C (n_508), .D
       (ele1[2]), .Q (n_621));
  AO22JI3VX1 g11780__5115(.A (n_573), .B (ele2[1]), .C (n_508), .D
       (ele1[1]), .Q (n_620));
  AO22JI3VX1 g11781__7482(.A (n_574), .B (ele2[17]), .C
       (npg1_phase_up_state), .D (ele1[17]), .Q (n_619));
  AO22JI3VX1 g11782__4733(.A (n_573), .B (ele2[0]), .C
       (npg1_phase_up_state), .D (ele1[0]), .Q (n_618));
  ON21JI3VX1 g11784__9315(.A (n_583), .B (npg1_phase_up_state), .C
       (n_587), .Q (n_616));
  ON21JI3VX1 g11785__9945(.A (n_553), .B (npg1_phase_up_state), .C
       (n_584), .Q (n_615));
  ON21JI3VX1 g11786__2883(.A (n_564), .B (npg1_phase_up_state), .C
       (n_585), .Q (n_614));
  ON21JI3VX1 g11787__2346(.A (n_595), .B (npg1_phase_up_state), .C
       (n_597), .Q (n_613));
  BUJI3VX3 g11788(.A (n_612), .Q (up_switches[12]));
  INJI3VX12 g11789(.A (n_611), .Q (up_switches[22]));
  BUJI3VX3 g11790(.A (n_610), .Q (up_switches[11]));
  BUJI3VX3 g11791(.A (n_609), .Q (up_switches[9]));
  BUJI3VX3 g11792(.A (n_608), .Q (up_switches[10]));
  BUJI3VX3 g11793(.A (n_607), .Q (up_switches[13]));
  BUJI3VX3 g11794(.A (n_606), .Q (up_switches[14]));
  BUJI3VX3 g11795(.A (n_605), .Q (up_switches[15]));
  ON21JI3VX4 g11796__1666(.A (n_509), .B (n_534), .C (n_561), .Q
       (down_switches[16]));
  ON21JI3VX4 g11797__7410(.A (n_509), .B (n_529), .C (n_567), .Q
       (down_switches[27]));
  ON21JI3VX4 g11798__6417(.A (n_509), .B (n_537), .C (n_562), .Q
       (down_switches[26]));
  ON21JI3VX4 g11799__5477(.A (n_509), .B (n_531), .C (n_566), .Q
       (down_switches[5]));
  ON21JI3VX4 g11800__2398(.A (n_509), .B (n_538), .C (n_565), .Q
       (down_switches[25]));
  ON21JI3VX4 g11801__5107(.A (n_509), .B (n_512), .C (n_560), .Q
       (down_switches[24]));
  ON21JI3VX4 g11802__6260(.A (n_509), .B (n_533), .C (n_582), .Q
       (down_switches[6]));
  ON21JI3VX4 g11803__4319(.A (n_509), .B (n_541), .C (n_570), .Q
       (down_switches[23]));
  ON21JI3VX4 g11804__8428(.A (n_509), .B (n_521), .C (n_578), .Q
       (down_switches[22]));
  ON21JI3VX4 g11805__5526(.A (n_509), .B (n_523), .C (n_563), .Q
       (down_switches[21]));
  ON21JI3VX4 g11806__6783(.A (n_509), .B (n_516), .C (n_572), .Q
       (down_switches[7]));
  ON21JI3VX4 g11807__3680(.A (n_509), .B (n_524), .C (n_589), .Q
       (down_switches[20]));
  ON21JI3VX4 g11808__1617(.A (n_509), .B (n_513), .C (n_590), .Q
       (down_switches[19]));
  ON21JI3VX4 g11809__2802(.A (n_509), .B (n_539), .C (n_554), .Q
       (down_switches[18]));
  ON21JI3VX4 g11810__1705(.A (n_509), .B (n_525), .C (n_559), .Q
       (down_switches[8]));
  ON21JI3VX4 g11811__5122(.A (n_509), .B (n_536), .C (n_600), .Q
       (down_switches[17]));
  ON21JI3VX4 g11812__8246(.A (n_509), .B (n_514), .C (n_569), .Q
       (down_switches[28]));
  ON21JI3VX4 g11813__7098(.A (n_509), .B (n_519), .C (n_555), .Q
       (down_switches[9]));
  ON21JI3VX4 g11814__6131(.A (n_509), .B (n_527), .C (n_545), .Q
       (down_switches[15]));
  ON21JI3VX4 g11815__1881(.A (n_509), .B (n_518), .C (n_551), .Q
       (down_switches[14]));
  ON21JI3VX4 g11816__5115(.A (n_509), .B (n_544), .C (n_546), .Q
       (down_switches[13]));
  ON21JI3VX4 g11817__7482(.A (n_509), .B (n_528), .C (n_548), .Q
       (down_switches[12]));
  ON21JI3VX4 g11818__4733(.A (n_509), .B (n_530), .C (n_576), .Q
       (down_switches[11]));
  ON21JI3VX4 g11819__6161(.A (n_509), .B (n_515), .C (n_601), .Q
       (down_switches[10]));
  AO22JI3VX1 g11820__9315(.A (n_573), .B (ele2[12]), .C
       (npg1_phase_up_state), .D (ele1[12]), .Q (n_612));
  AN22JI3VX1 g11821__9945(.A (n_573), .B (ele2[22]), .C (n_508), .D
       (ele1[22]), .Q (n_611));
  AO22JI3VX1 g11822__2883(.A (n_573), .B (ele2[11]), .C
       (npg1_phase_up_state), .D (ele1[11]), .Q (n_610));
  AO22JI3VX1 g11823__2346(.A (n_574), .B (ele2[9]), .C
       (npg1_phase_up_state), .D (ele1[9]), .Q (n_609));
  AO22JI3VX1 g11824__1666(.A (n_573), .B (ele2[10]), .C
       (npg1_phase_up_state), .D (ele1[10]), .Q (n_608));
  AO22JI3VX1 g11825__7410(.A (n_573), .B (ele2[13]), .C
       (npg1_phase_up_state), .D (ele1[13]), .Q (n_607));
  AO22JI3VX1 g11826__6417(.A (n_573), .B (ele2[14]), .C
       (npg1_phase_up_state), .D (ele1[14]), .Q (n_606));
  AO22JI3VX1 g11827__5477(.A (n_573), .B (ele2[15]), .C
       (npg1_phase_up_state), .D (ele1[15]), .Q (n_605));
  NA2JI3VX0 g11829__2398(.A (npg1_phase_up_state), .B (ele1[19]), .Q
       (n_604));
  NA2JI3VX0 g11830__5107(.A (npg1_phase_up_state), .B (ele1[21]), .Q
       (n_603));
  NA2JI3VX0 g11831__6260(.A (n_508), .B (ele2[0]), .Q (n_602));
  NA2JI3VX0 g11832__4319(.A (n_508), .B (ele2[10]), .Q (n_601));
  NA2JI3VX0 g11833__8428(.A (n_508), .B (ele2[17]), .Q (n_600));
  NA2JI3VX0 g11834__5526(.A (n_508), .B (ele2[1]), .Q (n_599));
  NA2JI3VX0 g11835__6783(.A (npg1_phase_down_state), .B (ele2[21]), .Q
       (n_598));
  NA2JI3VX0 g11836__3680(.A (npg1_phase_up_state), .B (ele1[26]), .Q
       (n_597));
  NA2JI3VX0 g11837__1617(.A (npg1_phase_up_state), .B (ele1[29]), .Q
       (n_596));
  NA2JI3VX0 g11838__2802(.A (npg1_phase_down_state), .B (ele2[26]), .Q
       (n_595));
  NA2JI3VX0 g11839__1705(.A (npg1_phase_up_state), .B (ele1[20]), .Q
       (n_594));
  NA2JI3VX0 g11840__5122(.A (npg1_phase_down_state), .B (ele2[29]), .Q
       (n_593));
  NA2JI3VX0 g11841__8246(.A (npg1_phase_down_state), .B (ele2[20]), .Q
       (n_592));
  NA2JI3VX0 g11842__7098(.A (npg1_phase_up_state), .B (ele1[23]), .Q
       (n_591));
  NA2JI3VX0 g11843__6131(.A (n_508), .B (ele2[19]), .Q (n_590));
  NA2JI3VX0 g11844__1881(.A (n_508), .B (ele2[20]), .Q (n_589));
  NA2JI3VX0 g11845__5115(.A (n_508), .B (ele2[2]), .Q (n_588));
  NA2JI3VX0 g11846__7482(.A (npg1_phase_up_state), .B (ele1[25]), .Q
       (n_587));
  NA2JI3VX0 g11847__4733(.A (n_508), .B (ele2[3]), .Q (n_586));
  NA2JI3VX0 g11848__6161(.A (npg1_phase_up_state), .B (ele1[31]), .Q
       (n_585));
  NA2JI3VX0 g11849__9315(.A (npg1_phase_up_state), .B (ele1[30]), .Q
       (n_584));
  NA2JI3VX0 g11850__9945(.A (npg1_phase_down_state), .B (ele2[25]), .Q
       (n_583));
  NA2JI3VX0 g11851__2883(.A (n_508), .B (ele2[6]), .Q (n_582));
  NA2JI3VX0 g11852__2346(.A (npg1_phase_up_state), .B (ele1[28]), .Q
       (n_581));
  NA2JI3VX0 g11853__1666(.A (n_508), .B (ele2[31]), .Q (n_580));
  NA2JI3VX0 g11854__7410(.A (n_508), .B (ele2[4]), .Q (n_579));
  NA2JI3VX0 g11855__6417(.A (n_508), .B (ele2[22]), .Q (n_578));
  NA2JI3VX0 g11856__5477(.A (n_508), .B (ele2[30]), .Q (n_577));
  NA2JI3VX0 g11857__2398(.A (n_508), .B (ele2[11]), .Q (n_576));
  INJI3VX2 g11862(.A (n_573), .Q (n_509));
  BUJI3VX2 g11871(.A (n_574), .Q (n_573));
  NA2JI3VX0 g11872__5107(.A (n_508), .B (ele2[7]), .Q (n_572));
  NA2JI3VX0 g11873__6260(.A (npg1_phase_down_state), .B (ele2[24]), .Q
       (n_571));
  NA2JI3VX0 g11874__4319(.A (n_508), .B (ele2[23]), .Q (n_570));
  NA2JI3VX0 g11875__8428(.A (n_508), .B (ele2[28]), .Q (n_569));
  NA2JI3VX0 g11876__5526(.A (npg1_phase_up_state), .B (ele1[24]), .Q
       (n_568));
  NA2JI3VX0 g11877__6783(.A (n_508), .B (ele2[27]), .Q (n_567));
  NA2JI3VX0 g11878__3680(.A (n_508), .B (ele2[5]), .Q (n_566));
  NA2JI3VX0 g11879__1617(.A (n_508), .B (ele2[25]), .Q (n_565));
  NA2JI3VX0 g11880__2802(.A (npg1_phase_down_state), .B (ele2[31]), .Q
       (n_564));
  NA2JI3VX0 g11881__1705(.A (n_508), .B (ele2[21]), .Q (n_563));
  NA2JI3VX0 g11882__5122(.A (n_508), .B (ele2[26]), .Q (n_562));
  NA2JI3VX0 g11883__8246(.A (n_508), .B (ele2[16]), .Q (n_561));
  NA2JI3VX0 g11884__7098(.A (n_508), .B (ele2[24]), .Q (n_560));
  NA2JI3VX0 g11885__6131(.A (n_508), .B (ele2[8]), .Q (n_559));
  NA2JI3VX0 g11886__1881(.A (npg1_phase_down_state), .B (ele2[27]), .Q
       (n_558));
  NA2JI3VX0 g11887__5115(.A (npg1_phase_down_state), .B (ele2[28]), .Q
       (n_557));
  NA2JI3VX0 g11888__7482(.A (n_508), .B (ele2[29]), .Q (n_556));
  NA2JI3VX0 g11889__4733(.A (n_508), .B (ele2[9]), .Q (n_555));
  NA2JI3VX0 g11890__6161(.A (n_508), .B (ele2[18]), .Q (n_554));
  NA2JI3VX0 g11891__9315(.A (npg1_phase_down_state), .B (ele2[30]), .Q
       (n_553));
  NA2JI3VX0 g11893__2883(.A (n_508), .B (ele2[14]), .Q (n_551));
  NA2JI3VX0 g11894__2346(.A (npg1_phase_down_state), .B (ele2[23]), .Q
       (n_550));
  NA2JI3VX0 g11895__1666(.A (npg1_phase_up_state), .B (ele1[27]), .Q
       (n_549));
  NA2JI3VX0 g11896__7410(.A (n_508), .B (ele2[12]), .Q (n_548));
  NA2JI3VX0 g11897__6417(.A (npg1_phase_down_state), .B (ele2[19]), .Q
       (n_547));
  NA2JI3VX0 g11898__5477(.A (n_508), .B (ele2[13]), .Q (n_546));
  NA2JI3VX0 g11899__2398(.A (n_508), .B (ele2[15]), .Q (n_545));
  NA2JI3VX0 g11900__5107(.A (porborn), .B (reset_l), .Q (npg1_n_375));
  NO2I1JI3VX1 g11901__6260(.AN (npg1_phase_down_state), .B
       (npg1_phase_up_state), .Q (n_574));
  INJI3VX0 g11902(.A (ele1[13]), .Q (n_544));
  INJI3VX0 g11903(.A (ele1[1]), .Q (n_543));
  INJI3VX0 g11904(.A (ele1[3]), .Q (n_542));
  INJI3VX0 g11905(.A (ele1[23]), .Q (n_541));
  INJI3VX0 g11906(.A (ele1[4]), .Q (n_540));
  INJI3VX0 g11907(.A (ele1[18]), .Q (n_539));
  INJI3VX0 g11908(.A (ele1[25]), .Q (n_538));
  INJI3VX0 g11909(.A (ele1[26]), .Q (n_537));
  INJI3VX0 g11910(.A (ele1[17]), .Q (n_536));
  INJI3VX0 g11911(.A (ele1[29]), .Q (n_535));
  INJI3VX0 g11912(.A (ele1[16]), .Q (n_534));
  INJI3VX0 g11913(.A (ele1[6]), .Q (n_533));
  INJI3VX0 g11914(.A (ele1[31]), .Q (n_532));
  INJI3VX0 g11915(.A (ele1[5]), .Q (n_531));
  INJI3VX0 g11916(.A (ele1[11]), .Q (n_530));
  INJI3VX0 g11917(.A (ele1[27]), .Q (n_529));
  INJI3VX0 g11918(.A (ele1[12]), .Q (n_528));
  INJI3VX0 g11919(.A (ele1[15]), .Q (n_527));
  INJI3VX0 g11921(.A (ele1[8]), .Q (n_525));
  INJI3VX0 g11922(.A (ele1[20]), .Q (n_524));
  INJI3VX0 g11923(.A (ele1[21]), .Q (n_523));
  INJI3VX0 g11924(.A (ele1[0]), .Q (n_522));
  INJI3VX0 g11925(.A (ele1[22]), .Q (n_521));
  INJI3VX0 g11926(.A (ele1[30]), .Q (n_520));
  INJI3VX0 g11927(.A (ele1[9]), .Q (n_519));
  INJI3VX0 g11928(.A (ele1[14]), .Q (n_518));
  INJI3VX0 g11929(.A (ele1[2]), .Q (n_517));
  INJI3VX0 g11930(.A (ele1[7]), .Q (n_516));
  INJI3VX0 g11931(.A (ele1[10]), .Q (n_515));
  INJI3VX0 g11932(.A (ele1[28]), .Q (n_514));
  INJI3VX0 g11933(.A (ele1[19]), .Q (n_513));
  INJI3VX0 g11934(.A (ele1[24]), .Q (n_512));
  BUJI3VX2 g11945(.A (npg1_phase_up_state), .Q (n_508));
  DFRRQJI3VX1 \npg1_DAC_cont_reg[0] (.RN (n_7), .C (clk), .D (n_351),
       .Q (npg1_DAC_cont[0]));
  DFRRQJI3VX1 \npg1_DAC_cont_reg[1] (.RN (n_7), .C (clk), .D (n_350),
       .Q (npg1_DAC_cont[1]));
  DFRRQJI3VX1 \npg1_DAC_cont_reg[2] (.RN (n_7), .C (clk), .D (n_390),
       .Q (npg1_DAC_cont[2]));
  DFRRQJI3VX1 \npg1_DAC_cont_reg[3] (.RN (n_7), .C (clk), .D (n_424),
       .Q (npg1_DAC_cont[3]));
  DFRRQJI3VX1 \npg1_DAC_cont_reg[4] (.RN (n_7), .C (clk), .D (n_447),
       .Q (npg1_DAC_cont[4]));
  DFRRQJI3VX1 \npg1_DAC_cont_reg[5] (.RN (n_7), .C (clk), .D (n_471),
       .Q (npg1_DAC_cont[5]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[0] (.RN (n_7), .C (clk), .D
       (n_451), .Q (npg1_DOWN_accumulator[0]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[1] (.RN (n_7), .C (clk), .D
       (n_450), .Q (npg1_DOWN_accumulator[1]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[2] (.RN (n_7), .C (clk), .D
       (n_449), .Q (npg1_DOWN_accumulator[2]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[3] (.RN (n_7), .C (clk), .D
       (n_455), .Q (npg1_DOWN_accumulator[3]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[4] (.RN (n_7), .C (clk), .D
       (n_448), .Q (npg1_DOWN_accumulator[4]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[5] (.RN (n_7), .C (clk), .D
       (n_479), .Q (npg1_DOWN_accumulator[5]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[6] (.RN (n_7), .C (clk), .D
       (n_489), .Q (npg1_DOWN_accumulator[6]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[7] (.RN (n_7), .C (clk), .D
       (n_497), .Q (npg1_DOWN_accumulator[7]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[8] (.RN (n_7), .C (clk), .D
       (n_505), .Q (npg1_DOWN_accumulator[8]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[9] (.RN (n_7), .C (clk), .D
       (n_507), .Q (npg1_DOWN_accumulator[9]));
  SDFRRQJI3VX1 \npg1_DOWN_count_reg[0] (.RN (n_7), .C (clk), .D
       (n_435), .SD (n_437), .SE (npg1_DOWN_count[0]), .Q
       (npg1_DOWN_count[0]));
  DFRRQJI3VX1 \npg1_DOWN_count_reg[1] (.RN (n_7), .C (clk), .D (n_454),
       .Q (npg1_DOWN_count[1]));
  DFRRQJI3VX1 \npg1_DOWN_count_reg[2] (.RN (n_7), .C (clk), .D (n_453),
       .Q (npg1_DOWN_count[2]));
  DFRRQJI3VX1 \npg1_DOWN_count_reg[3] (.RN (n_7), .C (clk), .D (n_452),
       .Q (npg1_DOWN_count[3]));
  DFRRQJI3VX1 \npg1_DOWN_count_reg[4] (.RN (n_7), .C (clk), .D (n_472),
       .Q (npg1_DOWN_count[4]));
  DFRRQJI3VX1 \npg1_DOWN_count_reg[5] (.RN (n_7), .C (clk), .D (n_468),
       .Q (npg1_DOWN_count[5]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[0] (.RN (n_7), .C (clk), .D (n_411),
       .Q (npg1_OFF_count[0]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[1] (.RN (n_7), .C (clk), .D (n_425),
       .Q (npg1_OFF_count[1]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[2] (.RN (n_7), .C (clk), .D (n_420),
       .Q (npg1_OFF_count[2]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[3] (.RN (n_7), .C (clk), .D (n_423),
       .Q (npg1_OFF_count[3]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[4] (.RN (n_7), .C (clk), .D (n_417),
       .Q (npg1_OFF_count[4]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[5] (.RN (n_7), .C (clk), .D (n_422),
       .Q (npg1_OFF_count[5]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[6] (.RN (n_7), .C (clk), .D (n_418),
       .Q (npg1_OFF_count[6]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[7] (.RN (n_7), .C (clk), .D (n_404),
       .Q (npg1_OFF_count[7]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[8] (.RN (n_7), .C (clk), .D (n_427),
       .Q (npg1_OFF_count[8]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[9] (.RN (n_7), .C (clk), .D (n_421),
       .Q (npg1_OFF_count[9]));
  DFRRQJI3VX1 \npg1_ON_count_reg[0] (.RN (n_7), .C (clk), .D (n_473),
       .Q (npg1_ON_count[0]));
  DFRRQJI3VX1 \npg1_ON_count_reg[1] (.RN (n_7), .C (clk), .D (n_467),
       .Q (npg1_ON_count[1]));
  DFRRQJI3VX1 \npg1_ON_count_reg[2] (.RN (n_7), .C (clk), .D (n_466),
       .Q (npg1_ON_count[2]));
  DFRRQJI3VX1 \npg1_ON_count_reg[3] (.RN (n_7), .C (clk), .D (n_476),
       .Q (npg1_ON_count[3]));
  DFRRQJI3VX1 \npg1_ON_count_reg[4] (.RN (n_7), .C (clk), .D (n_477),
       .Q (npg1_ON_count[4]));
  DFRRQJI3VX1 \npg1_ON_count_reg[5] (.RN (n_7), .C (clk), .D (n_481),
       .Q (npg1_ON_count[5]));
  DFRRQJI3VX1 \npg1_ON_count_reg[6] (.RN (n_7), .C (clk), .D (n_487),
       .Q (npg1_ON_count[6]));
  DFRRQJI3VX1 \npg1_ON_count_reg[7] (.RN (n_7), .C (clk), .D (n_491),
       .Q (npg1_ON_count[7]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[0] (.RN (n_7), .C (clk), .D
       (n_388), .Q (npg1_UP_accumulator[0]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[1] (.RN (n_7), .C (clk), .D
       (n_392), .Q (npg1_UP_accumulator[1]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[2] (.RN (n_7), .C (clk), .D
       (n_386), .Q (npg1_UP_accumulator[2]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[3] (.RN (n_7), .C (clk), .D
       (n_403), .Q (npg1_UP_accumulator[3]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[4] (.RN (n_7), .C (clk), .D
       (n_441), .Q (npg1_UP_accumulator[4]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[5] (.RN (n_7), .C (clk), .D
       (n_478), .Q (npg1_UP_accumulator[5]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[6] (.RN (n_7), .C (clk), .D
       (n_490), .Q (npg1_UP_accumulator[6]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[7] (.RN (n_7), .C (clk), .D
       (n_496), .Q (npg1_UP_accumulator[7]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[8] (.RN (n_7), .C (clk), .D
       (n_504), .Q (npg1_UP_accumulator[8]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[9] (.RN (n_7), .C (clk), .D
       (n_506), .Q (npg1_UP_accumulator[9]));
  DFRRQJI3VX1 \npg1_UP_count_reg[0] (.RN (n_7), .C (clk), .D (n_394),
       .Q (npg1_UP_count[0]));
  DFRRQJI3VX1 \npg1_UP_count_reg[1] (.RN (n_7), .C (clk), .D (n_408),
       .Q (npg1_UP_count[1]));
  DFRRQJI3VX1 \npg1_UP_count_reg[2] (.RN (n_7), .C (clk), .D (n_410),
       .Q (npg1_UP_count[2]));
  DFRRQJI3VX1 \npg1_UP_count_reg[3] (.RN (n_7), .C (clk), .D (n_385),
       .Q (npg1_UP_count[3]));
  DFRRQJI3VX1 \npg1_UP_count_reg[4] (.RN (n_7), .C (clk), .D (n_409),
       .Q (npg1_UP_count[4]));
  DFRRQJI3VX1 \npg1_UP_count_reg[5] (.RN (n_7), .C (clk), .D (n_406),
       .Q (npg1_UP_count[5]));
  DFRRQJI3VX1 \npg1_freq_count_reg[0] (.RN (n_7), .C (clk), .D (n_353),
       .Q (npg1_freq_count[0]));
  DFRRQJI3VX1 \npg1_freq_count_reg[1] (.RN (n_7), .C (clk), .D (n_387),
       .Q (npg1_freq_count[1]));
  DFRRQJI3VX1 \npg1_freq_count_reg[2] (.RN (n_7), .C (clk), .D (n_383),
       .Q (npg1_freq_count[2]));
  DFRRQJI3VX1 \npg1_freq_count_reg[3] (.RN (n_7), .C (clk), .D (n_389),
       .Q (npg1_freq_count[3]));
  DFRRQJI3VX1 \npg1_freq_count_reg[4] (.RN (n_7), .C (clk), .D (n_384),
       .Q (npg1_freq_count[4]));
  DFRRQJI3VX1 \npg1_freq_count_reg[5] (.RN (n_7), .C (clk), .D (n_354),
       .Q (npg1_freq_count[5]));
  DFRRQJI3VX1 \npg1_freq_count_reg[6] (.RN (n_7), .C (clk), .D (n_368),
       .Q (npg1_freq_count[6]));
  DFRRQJI3VX1 \npg1_freq_count_reg[7] (.RN (n_7), .C (clk), .D (n_413),
       .Q (npg1_freq_count[7]));
  DFRRQJI3VX1 \npg1_freq_count_reg[8] (.RN (n_7), .C (clk), .D (n_419),
       .Q (npg1_freq_count[8]));
  DFRRQJI3VX1 \npg1_freq_count_reg[9] (.RN (n_7), .C (clk), .D (n_442),
       .Q (npg1_freq_count[9]));
  DFRRQJI3VX1 \npg1_freq_count_reg[10] (.RN (n_7), .C (clk), .D
       (n_470), .Q (npg1_freq_count[10]));
  DFRRQJI3VX1 \npg1_freq_count_reg[11] (.RN (n_7), .C (clk), .D
       (n_469), .Q (npg1_freq_count[11]));
  DFRRQJI3VX1 \npg1_on_off_ctrl_reg[0] (.RN (n_7), .C (clk), .D
       (n_337), .Q (npg1_on_off_ctrl[0]));
  DFRRQJI3VX1 \npg1_on_off_ctrl_reg[1] (.RN (n_7), .C (clk), .D
       (n_313), .Q (npg1_on_off_ctrl[1]));
  DFRRQJI3VX1 \npg1_on_off_ctrl_reg[2] (.RN (n_7), .C (clk), .D
       (n_312), .Q (npg1_on_off_ctrl[2]));
  DFRRQJI3VX1 \npg1_phase_down_count_reg[0] (.RN (n_7), .C (clk), .D
       (n_305), .Q (npg1_phase_down_count[0]));
  DFRRQJI3VX1 \npg1_phase_down_count_reg[1] (.RN (n_7), .C (clk), .D
       (n_317), .Q (npg1_phase_down_count[1]));
  DFRRQJI3VX1 \npg1_phase_down_count_reg[2] (.RN (n_7), .C (clk), .D
       (n_338), .Q (npg1_phase_down_count[2]));
  DFRRQJI3VX1 npg1_phase_down_state_reg(.RN (n_7), .C (clk), .D
       (n_733), .Q (npg1_phase_down_state));
  SDFRRQJI3VX1 npg1_phase_pause_ready_reg(.RN (n_7), .C (clk), .D
       (n_230), .SD (npg1_phase_pause_ready), .SE (n_241), .Q
       (npg1_phase_pause_ready));
  DFRRQJI3VX1 \npg1_phase_up_count_reg[0] (.RN (n_7), .C (clk), .D
       (n_303), .Q (npg1_phase_up_count[0]));
  DFRRQJI3VX1 \npg1_phase_up_count_reg[1] (.RN (n_7), .C (clk), .D
       (n_316), .Q (npg1_phase_up_count[1]));
  DFRRQJI3VX1 \npg1_phase_up_count_reg[2] (.RN (n_7), .C (clk), .D
       (n_334), .Q (npg1_phase_up_count[2]));
  DFRRQJI3VX4 npg1_phase_up_state_reg(.RN (n_7), .C (clk), .D (n_286),
       .Q (npg1_phase_up_state));
  DFRRQJI3VX1 npg1_pulse_aux_reg(.RN (n_7), .C (clk), .D (n_256), .Q
       (npg1_pulse_aux));
  AO22JI3VX1 g16649__4319(.A (n_503), .B (n_435), .C (n_437), .D
       (npg1_DOWN_accumulator[9]), .Q (n_507));
  AO22JI3VX1 g16650__8428(.A (n_502), .B (n_340), .C (n_356), .D
       (npg1_UP_accumulator[9]), .Q (n_506));
  AO22JI3VX1 g16653__5526(.A (n_501), .B (n_435), .C (n_437), .D
       (npg1_DOWN_accumulator[8]), .Q (n_505));
  AO22JI3VX1 g16654__6783(.A (n_499), .B (n_340), .C (n_356), .D
       (npg1_UP_accumulator[8]), .Q (n_504));
  EO3JI3VX1 g16655__3680(.A (n_500), .B (npg1_DOWN_accumulator[9]), .C
       (conf1[9]), .Q (n_503));
  EO3JI3VX1 g16656__1617(.A (n_498), .B (npg1_UP_accumulator[9]), .C
       (conf1[9]), .Q (n_502));
  FAJI3VX1 g16657__2802(.A (conf1[8]), .B (npg1_DOWN_accumulator[8]),
       .CI (n_492), .CO (n_500), .S (n_501));
  FAJI3VX1 g16658__1705(.A (conf1[8]), .B (npg1_UP_accumulator[8]), .CI
       (n_494), .CO (n_498), .S (n_499));
  AO22JI3VX1 g16661__5122(.A (n_493), .B (n_435), .C (n_437), .D
       (npg1_DOWN_accumulator[7]), .Q (n_497));
  AO22JI3VX1 g16662__8246(.A (n_495), .B (n_340), .C (n_356), .D
       (npg1_UP_accumulator[7]), .Q (n_496));
  FAJI3VX1 g16663__7098(.A (conf1[7]), .B (npg1_UP_accumulator[7]), .CI
       (n_483), .CO (n_494), .S (n_495));
  FAJI3VX1 g16664__6131(.A (conf1[7]), .B (npg1_DOWN_accumulator[7]),
       .CI (n_485), .CO (n_492), .S (n_493));
  NA2JI3VX0 g16668__1881(.A (n_488), .B (n_459), .Q (n_491));
  AO22JI3VX1 g16670__5115(.A (n_484), .B (n_340), .C (n_356), .D
       (npg1_UP_accumulator[6]), .Q (n_490));
  AO22JI3VX1 g16671__7482(.A (n_486), .B (n_435), .C (n_437), .D
       (npg1_DOWN_accumulator[6]), .Q (n_489));
  ON21JI3VX1 g16673__4733(.A (n_480), .B (n_438), .C
       (npg1_ON_count[7]), .Q (n_488));
  ON31JI3VX1 g16674__6161(.A (npg1_ON_count[6]), .B (n_10), .C (n_5),
       .D (n_482), .Q (n_487));
  FAJI3VX1 g16675__9315(.A (conf1[6]), .B (npg1_DOWN_accumulator[6]),
       .CI (n_461), .CO (n_485), .S (n_486));
  FAJI3VX1 g16676__9945(.A (conf1[6]), .B (npg1_UP_accumulator[6]), .CI
       (n_463), .CO (n_483), .S (n_484));
  NA2JI3VX0 g16680__2883(.A (n_480), .B (npg1_ON_count[6]), .Q (n_482));
  ON22JI3VX1 g16681__2346(.A (n_475), .B (n_10), .C (n_5), .D
       (npg1_ON_count[5]), .Q (n_481));
  AO22JI3VX1 g16689__1666(.A (n_435), .B (n_462), .C (n_437), .D
       (npg1_DOWN_accumulator[5]), .Q (n_479));
  AO22JI3VX1 g16690__7410(.A (n_340), .B (n_464), .C (n_356), .D
       (npg1_UP_accumulator[5]), .Q (n_478));
  AO22JI3VX1 g16691__6417(.A (n_465), .B (npg1_ON_count[4]), .C
       (n_438), .D (n_320), .Q (n_477));
  ON31JI3VX1 g16692__5477(.A (npg1_ON_count[3]), .B (n_229), .C
       (n_439), .D (n_474), .Q (n_476));
  ON21JI3VX1 g16693__2398(.A (n_439), .B (npg1_ON_count[5]), .C
       (n_475), .Q (n_480));
  NA2JI3VX0 g16706__5107(.A (n_465), .B (npg1_ON_count[3]), .Q (n_474));
  ON22JI3VX1 g16707__6260(.A (n_444), .B (n_36), .C (n_439), .D
       (npg1_ON_count[0]), .Q (n_473));
  ON31JI3VX1 g16708__4319(.A (npg1_DOWN_count[4]), .B (n_282), .C
       (n_434), .D (n_460), .Q (n_472));
  ON211JI3VX1 g16709__8428(.A (n_440), .B (n_271), .C (n_347), .D
       (n_298), .Q (n_471));
  ON31JI3VX1 g16710__5526(.A (npg1_freq_count[10]), .B (n_328), .C
       (n_399), .D (n_458), .Q (n_470));
  ON21JI3VX1 g16711__6783(.A (n_445), .B (n_328), .C (n_457), .Q
       (n_469));
  ON21JI3VX1 g16712__3680(.A (n_434), .B (n_361), .C (n_456), .Q
       (n_468));
  AO22JI3VX1 g16713__1617(.A (n_438), .B (n_133), .C (n_443), .D
       (npg1_ON_count[1]), .Q (n_467));
  AO22JI3VX1 g16714__2802(.A (n_438), .B (n_233), .C (n_443), .D
       (npg1_ON_count[2]), .Q (n_466));
  AN21JI3VX1 g16715__1705(.A (n_438), .B (n_55), .C (n_465), .Q
       (n_475));
  FAJI3VX1 g16716__5122(.A (conf1[5]), .B (npg1_UP_accumulator[5]), .CI
       (n_430), .CO (n_463), .S (n_464));
  FAJI3VX1 g16717__8246(.A (conf1[5]), .B (npg1_DOWN_accumulator[5]),
       .CI (n_432), .CO (n_461), .S (n_462));
  NA2JI3VX0 g16718__7098(.A (n_6), .B (npg1_DOWN_count[4]), .Q (n_460));
  NA3I1JI3VX1 g16719__6131(.AN (n_5), .B (npg1_ON_count[5]), .C
       (npg1_ON_count[6]), .Q (n_459));
  NA2JI3VX0 g16720__1881(.A (n_446), .B (npg1_freq_count[10]), .Q
       (n_458));
  NA2JI3VX0 g16721__5115(.A (n_446), .B (npg1_freq_count[11]), .Q
       (n_457));
  NA2JI3VX0 g16722__7482(.A (n_6), .B (npg1_DOWN_count[5]), .Q (n_456));
  NA22JI3VX1 g16723__4733(.A (n_229), .B (n_438), .C (n_444), .Q
       (n_465));
  AO22JI3VX1 g16726__6161(.A (n_435), .B (n_378), .C (n_437), .D
       (npg1_DOWN_accumulator[3]), .Q (n_455));
  AO22JI3VX1 g16727__9315(.A (n_435), .B (n_206), .C (n_437), .D
       (npg1_DOWN_count[1]), .Q (n_454));
  AO22JI3VX1 g16728__9945(.A (n_435), .B (n_265), .C (n_437), .D
       (npg1_DOWN_count[2]), .Q (n_453));
  AO22JI3VX1 g16729__2883(.A (n_435), .B (n_297), .C (n_437), .D
       (npg1_DOWN_count[3]), .Q (n_452));
  AO22JI3VX1 g16730__2346(.A (n_435), .B (n_203), .C (n_437), .D
       (npg1_DOWN_accumulator[0]), .Q (n_451));
  AO22JI3VX1 g16731__1666(.A (n_435), .B (n_267), .C (n_437), .D
       (npg1_DOWN_accumulator[1]), .Q (n_450));
  AO22JI3VX1 g16732__7410(.A (n_435), .B (n_327), .C (n_437), .D
       (npg1_DOWN_accumulator[2]), .Q (n_449));
  AO22JI3VX1 g16733__6417(.A (n_435), .B (n_433), .C (n_437), .D
       (npg1_DOWN_accumulator[4]), .Q (n_448));
  ON211JI3VX1 g16734__5477(.A (n_429), .B (n_271), .C (n_344), .D
       (n_299), .Q (n_447));
  AN21JI3VX1 g16735__2398(.A (n_436), .B (npg1_freq_count[10]), .C
       (npg1_freq_count[11]), .Q (n_445));
  NA22JI3VX1 g16736__5107(.A (n_329), .B (n_399), .C (enable), .Q
       (n_446));
  INJI3VX0 g16739(.A (n_444), .Q (n_443));
  AO22JI3VX1 g16740__6260(.A (n_405), .B (n_329), .C
       (npg1_freq_count[9]), .D (n_8), .Q (n_442));
  AO22JI3VX1 g16741__4319(.A (n_340), .B (n_431), .C (n_356), .D
       (npg1_UP_accumulator[4]), .Q (n_441));
  EN3JI3VX1 g16742__8428(.A (n_428), .B (npg1_DOWN_accumulator[9]), .C
       (conf0[17]), .Q (n_440));
  AN22JI3VX1 g16743__5526(.A (n_426), .B (n_292), .C (n_163), .D
       (enable), .Q (n_444));
  INJI3VX0 g16750(.A (n_439), .Q (n_438));
  NA3I2JI3VX1 g16756__6783(.AN (n_255), .BN (n_163), .C (n_426), .Q
       (n_439));
  AO22JI3VX1 g16757__3680(.A (n_414), .B (n_292), .C (n_167), .D
       (enable), .Q (n_437));
  INJI3VX0 g16758(.A (n_399), .Q (n_436));
  INJI3VX0 g16759(.A (n_435), .Q (n_434));
  FAJI3VX1 g16760__1617(.A (conf1[4]), .B (npg1_DOWN_accumulator[4]),
       .CI (n_377), .CO (n_432), .S (n_433));
  FAJI3VX1 g16761__2802(.A (conf1[4]), .B (npg1_UP_accumulator[4]), .CI
       (n_375), .CO (n_430), .S (n_431));
  FAJI3VX1 g16762__1705(.A (n_54), .B (npg1_DOWN_accumulator[8]), .CI
       (n_379), .CO (n_428), .S (n_429));
  ON31JI3VX1 g16763__5122(.A (npg1_OFF_count[8]), .B (n_332), .C
       (n_357), .D (n_416), .Q (n_427));
  NO3I2JI3VX1 g16772__8246(.AN (n_414), .BN (n_256), .C (n_167), .Q
       (n_435));
  ON21JI3VX1 g16773__7098(.A (n_400), .B (n_12), .C (n_366), .Q
       (n_425));
  ON211JI3VX1 g16774__6131(.A (n_380), .B (n_271), .C (n_343), .D
       (n_306), .Q (n_424));
  ON31JI3VX1 g16775__1881(.A (npg1_OFF_count[3]), .B (n_166), .C
       (n_357), .D (n_407), .Q (n_423));
  ON31JI3VX1 g16776__5115(.A (npg1_OFF_count[5]), .B (n_226), .C
       (n_357), .D (n_412), .Q (n_422));
  ON21JI3VX1 g16777__7482(.A (n_357), .B (n_362), .C (n_415), .Q
       (n_421));
  ON22JI3VX1 g16778__4733(.A (n_400), .B (n_39), .C (n_357), .D
       (n_181), .Q (n_420));
  AO22JI3VX1 g16779__6161(.A (n_391), .B (n_329), .C (n_371), .D
       (npg1_freq_count[8]), .Q (n_419));
  ON22JI3VX1 g16780__9315(.A (n_402), .B (n_47), .C (n_357), .D
       (n_279), .Q (n_418));
  ON22JI3VX1 g16781__9945(.A (n_401), .B (n_19), .C (n_357), .D
       (n_231), .Q (n_417));
  AN22JI3VX1 g16782__2883(.A (n_398), .B (n_138), .C (n_147), .D
       (n_112), .Q (n_426));
  NA2JI3VX0 g16783__2346(.A (n_393), .B (npg1_OFF_count[8]), .Q
       (n_416));
  NA2JI3VX0 g16784__1666(.A (n_393), .B (npg1_OFF_count[9]), .Q
       (n_415));
  ON31JI3VX1 g16795__7410(.A (npg1_freq_count[7]), .B (n_314), .C
       (n_328), .D (n_397), .Q (n_413));
  NA2I1JI3VX1 g16796__6417(.AN (n_402), .B (npg1_OFF_count[5]), .Q
       (n_412));
  NA22JI3VX1 g16797__5477(.A (npg1_OFF_count[0]), .B (n_369), .C
       (n_382), .Q (n_411));
  AO22JI3VX1 g16798__2398(.A (n_373), .B (npg1_UP_count[2]), .C
       (n_340), .D (n_183), .Q (n_410));
  ON31JI3VX1 g16799__5107(.A (npg1_UP_count[4]), .B (n_209), .C
       (n_339), .D (n_396), .Q (n_409));
  ON21JI3VX1 g16800__6260(.A (n_372), .B (n_25), .C (n_349), .Q
       (n_408));
  NA2I1JI3VX1 g16801__4319(.AN (n_401), .B (npg1_OFF_count[3]), .Q
       (n_407));
  ON21JI3VX1 g16802__8428(.A (n_339), .B (n_275), .C (n_395), .Q
       (n_406));
  EN2JI3VX0 g16803__5526(.A (npg1_freq_count[9]), .B (n_381), .Q
       (n_405));
  AO22JI3VX1 g16804__6783(.A (n_358), .B (n_325), .C (n_369), .D
       (npg1_OFF_count[7]), .Q (n_404));
  AO22JI3VX1 g16805__3680(.A (n_340), .B (n_376), .C (n_356), .D
       (npg1_UP_accumulator[3]), .Q (n_403));
  AN21JI3VX1 g16806__1617(.A (n_367), .B (n_100), .C (n_126), .Q
       (n_414));
  ON21JI3VX1 g16807__2802(.A (n_360), .B (n_107), .C (n_105), .Q
       (n_398));
  NA2JI3VX0 g16808__1705(.A (n_371), .B (npg1_freq_count[7]), .Q
       (n_397));
  NA2JI3VX0 g16809__5122(.A (n_370), .B (npg1_UP_count[4]), .Q (n_396));
  NA2JI3VX0 g16810__8246(.A (n_370), .B (npg1_UP_count[5]), .Q (n_395));
  AO21JI3VX1 g16811__7098(.A (n_356), .B (npg1_UP_count[0]), .C
       (n_365), .Q (n_394));
  AN21JI3VX1 g16812__6131(.A (n_358), .B (n_226), .C (n_369), .Q
       (n_402));
  AN21JI3VX1 g16813__1881(.A (n_358), .B (n_166), .C (n_369), .Q
       (n_401));
  NO2I1JI3VX1 g16814__5115(.AN (n_382), .B (n_369), .Q (n_400));
  NA2I1JI3VX1 g16815__7482(.AN (n_381), .B (npg1_freq_count[9]), .Q
       (n_399));
  AO22JI3VX1 g16817__4733(.A (n_340), .B (n_269), .C (n_356), .D
       (npg1_UP_accumulator[1]), .Q (n_392));
  ON22JI3VX1 g16818__6161(.A (n_363), .B (npg1_freq_count[8]), .C
       (n_24), .D (npg1_freq_count[7]), .Q (n_391));
  NA3JI3VX0 g16819__9315(.A (n_290), .B (n_352), .C (n_348), .Q
       (n_390));
  ON31JI3VX1 g16820__9945(.A (npg1_freq_count[3]), .B (n_164), .C
       (n_328), .D (n_374), .Q (n_389));
  AO22JI3VX1 g16821__2883(.A (n_340), .B (n_205), .C (n_356), .D
       (npg1_UP_accumulator[0]), .Q (n_388));
  ON21JI3VX1 g16822__2346(.A (n_364), .B (n_21), .C (n_336), .Q
       (n_387));
  AO22JI3VX1 g16823__1666(.A (n_340), .B (n_324), .C (n_356), .D
       (npg1_UP_accumulator[2]), .Q (n_386));
  AO22JI3VX1 g16824__7410(.A (n_340), .B (n_221), .C (n_356), .D
       (npg1_UP_count[3]), .Q (n_385));
  AO22JI3VX1 g16825__6417(.A (n_329), .B (n_232), .C (n_359), .D
       (npg1_freq_count[4]), .Q (n_384));
  ON22JI3VX1 g16826__5477(.A (n_328), .B (n_184), .C (n_364), .D
       (n_44), .Q (n_383));
  AO21JI3VX1 g16827__2398(.A (n_358), .B (n_332), .C (n_369), .Q
       (n_393));
  FAJI3VX1 g16828__5107(.A (n_53), .B (npg1_DOWN_accumulator[7]), .CI
       (n_295), .CO (n_379), .S (n_380));
  FAJI3VX1 g16829__6260(.A (conf1[3]), .B (npg1_DOWN_accumulator[3]),
       .CI (n_326), .CO (n_377), .S (n_378));
  FAJI3VX1 g16830__4319(.A (conf1[3]), .B (npg1_UP_accumulator[3]), .CI
       (n_323), .CO (n_375), .S (n_376));
  NA2JI3VX0 g16831__8428(.A (n_359), .B (npg1_freq_count[3]), .Q
       (n_374));
  NA2JI3VX0 g16832__5526(.A (n_358), .B (n_11), .Q (n_382));
  OR2JI3VX0 g16835__6783(.A (n_363), .B (n_24), .Q (n_381));
  INJI3VX0 g16838(.A (n_372), .Q (n_373));
  AO22JI3VX1 g16839__3680(.A (n_329), .B (n_315), .C
       (npg1_freq_count[6]), .D (n_8), .Q (n_368));
  ON21JI3VX1 g16840__1617(.A (n_335), .B (n_61), .C (n_62), .Q (n_367));
  NA3JI3VX0 g16841__2802(.A (npg1_OFF_count[0]), .B (n_12), .C (n_358),
       .Q (n_366));
  NO2JI3VX0 g16842__1705(.A (n_356), .B (n_365), .Q (n_372));
  NA22JI3VX1 g16843__5122(.A (n_314), .B (n_329), .C (enable), .Q
       (n_371));
  NA22JI3VX1 g16844__8246(.A (n_209), .B (n_340), .C (n_355), .Q
       (n_370));
  AO22JI3VX1 g16845__7098(.A (n_341), .B (n_292), .C (n_137), .D
       (enable), .Q (n_369));
  AN21JI3VX1 g16846__6131(.A (n_331), .B (npg1_OFF_count[8]), .C
       (npg1_OFF_count[9]), .Q (n_362));
  AN21JI3VX1 g16847__1881(.A (n_333), .B (npg1_DOWN_count[4]), .C
       (npg1_DOWN_count[5]), .Q (n_361));
  AN21JI3VX1 g16848__5115(.A (n_319), .B (n_86), .C (n_104), .Q
       (n_360));
  NO2JI3VX0 g16849__7482(.A (npg1_UP_count[0]), .B (n_339), .Q (n_365));
  NO2JI3VX0 g16850__4733(.A (n_8), .B (n_342), .Q (n_364));
  NA2I1JI3VX1 g16851__6161(.AN (n_314), .B (npg1_freq_count[7]), .Q
       (n_363));
  INJI3VX0 g16855(.A (n_358), .Q (n_357));
  INJI3VX0 g16856(.A (n_355), .Q (n_356));
  AO22JI3VX1 g16857__9315(.A (n_329), .B (n_291), .C
       (npg1_freq_count[5]), .D (n_8), .Q (n_354));
  AO21JI3VX1 g16858__9945(.A (npg1_freq_count[0]), .B (n_8), .C
       (n_342), .Q (n_353));
  AN22JI3VX1 g16859__2883(.A (n_270), .B (n_296), .C (n_254), .D
       (conf0[14]), .Q (n_352));
  NA3JI3VX0 g16860__2346(.A (n_289), .B (n_302), .C (n_346), .Q
       (n_351));
  NA3JI3VX0 g16861__1666(.A (n_288), .B (n_301), .C (n_345), .Q
       (n_350));
  NA3JI3VX0 g16862__7410(.A (npg1_UP_count[0]), .B (n_25), .C (n_340),
       .Q (n_349));
  NA22JI3VX1 g16863__6417(.A (n_164), .B (n_329), .C (enable), .Q
       (n_359));
  NO3I2JI3VX1 g16864__5477(.AN (n_341), .BN (n_256), .C (n_137), .Q
       (n_358));
  AN22JI3VX1 g16865__2398(.A (n_330), .B (n_292), .C (n_162), .D
       (enable), .Q (n_355));
  NA2JI3VX0 g16866__5107(.A (n_321), .B (npg1_DAC_cont[2]), .Q (n_348));
  NA2JI3VX0 g16867__6260(.A (n_321), .B (npg1_DAC_cont[5]), .Q (n_347));
  NA2JI3VX0 g16868__4319(.A (n_321), .B (npg1_DAC_cont[0]), .Q (n_346));
  NA2JI3VX0 g16869__8428(.A (n_321), .B (npg1_DAC_cont[1]), .Q (n_345));
  NA2JI3VX0 g16870__5526(.A (n_321), .B (npg1_DAC_cont[4]), .Q (n_344));
  NA2JI3VX0 g16871__6783(.A (n_321), .B (npg1_DAC_cont[3]), .Q (n_343));
  INJI3VX0 g16874(.A (n_340), .Q (n_339));
  ON21JI3VX1 g16875__3680(.A (n_257), .B (n_128), .C (n_318), .Q
       (n_338));
  AO211JI3VX1 g16876__1617(.A (n_311), .B (enable), .C (n_208), .D
       (n_254), .Q (n_337));
  NA3JI3VX0 g16877__2802(.A (npg1_freq_count[0]), .B (n_21), .C
       (n_329), .Q (n_336));
  AN21JI3VX1 g16878__1705(.A (n_300), .B (n_110), .C (n_119), .Q
       (n_335));
  ON21JI3VX1 g16879__5122(.A (n_258), .B (n_129), .C (n_322), .Q
       (n_334));
  NO2JI3VX0 g16880__8246(.A (npg1_freq_count[0]), .B (n_328), .Q
       (n_342));
  AN21JI3VX1 g16881__7098(.A (n_307), .B (n_94), .C (n_108), .Q
       (n_341));
  NO3I2JI3VX1 g16882__6131(.AN (n_330), .BN (n_256), .C (n_162), .Q
       (n_340));
  INJI3VX0 g16883(.A (n_282), .Q (n_333));
  INJI3VX0 g16884(.A (n_331), .Q (n_332));
  INJI3VX0 g16885(.A (n_329), .Q (n_328));
  FAJI3VX1 g16886__1881(.A (conf1[2]), .B (npg1_DOWN_accumulator[2]),
       .CI (n_266), .CO (n_326), .S (n_327));
  HAJI3VX1 g16887__5115(.A (n_260), .B (npg1_OFF_count[7]), .CO
       (n_331), .S (n_325));
  FAJI3VX1 g16888__7482(.A (conf1[2]), .B (npg1_UP_accumulator[2]), .CI
       (n_268), .CO (n_323), .S (n_324));
  NA2JI3VX0 g16889__4733(.A (n_308), .B (npg1_phase_up_count[2]), .Q
       (n_322));
  OA21JI3VX1 g16890__6161(.A (n_278), .B (n_93), .C (n_81), .Q (n_330));
  AN21JI3VX1 g16895__9315(.A (n_276), .B (n_211), .C (n_234), .Q
       (n_329));
  ON22JI3VX1 g16896__9945(.A (n_293), .B (npg1_ON_count[4]), .C (n_35),
       .D (npg1_ON_count[3]), .Q (n_320));
  ON21JI3VX1 g16897__2883(.A (n_277), .B (n_120), .C (n_101), .Q
       (n_319));
  ON21JI3VX1 g16898__2346(.A (n_283), .B (n_263), .C
       (npg1_phase_down_count[2]), .Q (n_318));
  ON31JI3VX1 g16899__1666(.A (npg1_phase_down_count[1]), .B (n_43), .C
       (n_257), .D (n_310), .Q (n_317));
  ON31JI3VX1 g16900__7410(.A (npg1_phase_up_count[1]), .B (n_37), .C
       (n_258), .D (n_309), .Q (n_316));
  EO2JI3VX0 g16901__6417(.A (n_294), .B (npg1_freq_count[6]), .Q
       (n_315));
  NO3JI3VX0 g16902__5477(.A (n_254), .B (n_280), .C (n_304), .Q
       (n_321));
  NA4JI3VX0 g16903__2398(.A (n_262), .B (n_207), .C (n_212), .D
       (n_281), .Q (n_313));
  ON21JI3VX1 g16904__5107(.A (n_240), .B (n_207), .C (n_281), .Q
       (n_312));
  ON21JI3VX1 g16905__6260(.A (n_259), .B (n_137), .C (n_169), .Q
       (n_311));
  NA2JI3VX0 g16906__4319(.A (n_283), .B (npg1_phase_down_count[1]), .Q
       (n_310));
  NA2JI3VX0 g16907__8428(.A (n_284), .B (npg1_phase_up_count[1]), .Q
       (n_309));
  ON21JI3VX1 g16908__5526(.A (n_246), .B (npg1_phase_up_count[1]), .C
       (n_285), .Q (n_308));
  NA22JI3VX1 g16909__6783(.A (n_114), .B (n_253), .C (n_73), .Q
       (n_307));
  NA2JI3VX0 g16910__3680(.A (n_294), .B (npg1_freq_count[6]), .Q
       (n_314));
  AN22JI3VX1 g16914__1617(.A (n_254), .B (conf0[15]), .C (n_272), .D
       (npg1_UP_accumulator[7]), .Q (n_306));
  ON21JI3VX1 g16915__2802(.A (n_257), .B (npg1_phase_down_count[0]), .C
       (n_735), .Q (n_305));
  ON211JI3VX1 g16916__1705(.A (n_169), .B (enable), .C (n_4), .D
       (n_271), .Q (n_304));
  ON22JI3VX1 g16917__5122(.A (n_258), .B (npg1_phase_up_count[0]), .C
       (n_37), .D (n_66), .Q (n_303));
  AN22JI3VX1 g16918__8246(.A (n_254), .B (conf0[12]), .C (n_270), .D
       (n_151), .Q (n_302));
  AN22JI3VX1 g16919__7098(.A (n_270), .B (n_237), .C (n_254), .D
       (conf0[13]), .Q (n_301));
  NA22JI3VX1 g16920__6131(.A (n_1), .B (n_251), .C (n_109), .Q (n_300));
  AN22JI3VX1 g16921__1881(.A (n_254), .B (conf0[16]), .C (n_272), .D
       (npg1_UP_accumulator[8]), .Q (n_299));
  AN22JI3VX1 g16922__5115(.A (n_254), .B (conf0[17]), .C (n_272), .D
       (npg1_UP_accumulator[9]), .Q (n_298));
  EO2JI3VX0 g16923__7482(.A (n_273), .B (npg1_DOWN_count[3]), .Q
       (n_297));
  EO2JI3VX0 g16924__4733(.A (n_239), .B (n_149), .Q (n_296));
  AN21JI3VX1 g16925__6161(.A (n_274), .B (n_87), .C (n_83), .Q (n_295));
  HAJI3VX1 g16927__9315(.A (n_224), .B (npg1_freq_count[5]), .CO
       (n_294), .S (n_291));
  NA2JI3VX0 g16928__9945(.A (n_272), .B (npg1_UP_accumulator[6]), .Q
       (n_290));
  NA2JI3VX0 g16929__2883(.A (n_272), .B (npg1_UP_accumulator[4]), .Q
       (n_289));
  NA2JI3VX0 g16930__2346(.A (n_272), .B (npg1_UP_accumulator[5]), .Q
       (n_288));
  AO21JI3VX1 g16933__7410(.A (n_734), .B (npg1_phase_up_state), .C
       (npg1_pulse_start), .Q (n_286));
  NA2I1JI3VX1 g16934__6417(.AN (n_229), .B (npg1_ON_count[3]), .Q
       (n_293));
  NO2JI3VX0 g16935__5477(.A (n_8), .B (n_256), .Q (n_292));
  INJI3VX0 g16936(.A (n_284), .Q (n_285));
  INJI3VX0 g16937(.A (n_280), .Q (n_281));
  AN22JI3VX1 g16938__2398(.A (n_249), .B (n_47), .C (n_41), .D
       (npg1_OFF_count[6]), .Q (n_279));
  AN21JI3VX1 g16939__5107(.A (n_236), .B (npg1_UP_count[4]), .C
       (n_261), .Q (n_278));
  AN21JI3VX1 g16940__6260(.A (n_244), .B (n_95), .C (n_123), .Q
       (n_277));
  ON211JI3VX1 g16941__4319(.A (n_191), .B (n_141), .C (n_252), .D
       (n_198), .Q (n_276));
  AN21JI3VX1 g16942__8428(.A (n_250), .B (npg1_UP_count[4]), .C
       (npg1_UP_count[5]), .Q (n_275));
  ON21JI3VX1 g16943__5526(.A (n_246), .B (npg1_phase_up_count[0]), .C
       (n_66), .Q (n_284));
  ON22JI3VX1 g16944__6783(.A (n_248), .B (npg1_phase_down_count[0]), .C
       (npg1_phase_pause_ready), .D (npg1_phase_down_state), .Q
       (n_283));
  NA2JI3VX0 g16945__3680(.A (n_273), .B (npg1_DOWN_count[3]), .Q
       (n_282));
  NO3I2JI3VX1 g16946__1617(.AN (n_259), .BN (enable), .C (n_137), .Q
       (n_280));
  INJI3VX0 g16947(.A (n_239), .Q (n_274));
  INJI3VX0 g16948(.A (n_4), .Q (n_272));
  INJI3VX0 g16949(.A (n_271), .Q (n_270));
  FAJI3VX1 g16950__2802(.A (conf1[1]), .B (npg1_UP_accumulator[1]), .CI
       (n_204), .CO (n_268), .S (n_269));
  FAJI3VX1 g16951__1705(.A (conf1[1]), .B (npg1_DOWN_accumulator[1]),
       .CI (n_202), .CO (n_266), .S (n_267));
  HAJI3VX1 g16952__5122(.A (n_214), .B (npg1_DOWN_count[2]), .CO
       (n_273), .S (n_265));
  NO2JI3VX0 g16954__7098(.A (npg1_phase_down_count[1]), .B (n_248), .Q
       (n_263));
  NA2JI3VX0 g16955__6131(.A (n_247), .B (n_208), .Q (n_262));
  AN31JI3VX1 g16956__1881(.A (n_160), .B (n_168), .C (n_223), .D
       (conf0[22]), .Q (n_261));
  AND2JI3VX0 g16957__5115(.A (n_249), .B (npg1_OFF_count[6]), .Q
       (n_260));
  NA2I1JI3VX1 g16959__7482(.AN (n_207), .B (n_240), .Q (n_271));
  INJI3VX0 g16960(.A (n_255), .Q (n_256));
  ON211JI3VX1 g16961__4733(.A (n_190), .B (n_139), .C (n_235), .D
       (n_200), .Q (n_253));
  NA3JI3VX0 g16962__6161(.A (n_2), .B (n_188), .C (n_245), .Q (n_252));
  ON211JI3VX1 g16963__9315(.A (n_63), .B (conf0[18]), .C (n_215), .D
       (n_218), .Q (n_251));
  NA3JI3VX0 g16964__9945(.A (n_196), .B (n_189), .C (n_238), .Q
       (n_259));
  AN21JI3VX1 g16965__2883(.A (n_734), .B (npg1_phase_up_state), .C
       (npg1_pulse_start), .Q (n_258));
  AN21JI3VX1 g16966__2346(.A (n_222), .B (npg1_phase_down_state), .C
       (npg1_phase_pause_ready), .Q (n_257));
  NA4JI3VX0 g16967__1666(.A (n_225), .B (n_199), .C (n_211), .D
       (n_242), .Q (n_255));
  AN31JI3VX1 g16968__7410(.A (n_182), .B (n_193), .C (n_217), .D
       (n_212), .Q (n_254));
  INJI3VX0 g16969(.A (n_209), .Q (n_250));
  NA3JI3VX0 g16971__6417(.A (n_127), .B (n_64), .C (n_220), .Q (n_245));
  ON211JI3VX1 g16972__5477(.A (n_156), .B (conf0[25]), .C (n_59), .D
       (n_56), .Q (n_244));
  NO3I2JI3VX1 g16974__2398(.AN (n_188), .BN (n_176), .C (n_148), .Q
       (n_242));
  NO2JI3VX0 g16975__5107(.A (n_41), .B (n_226), .Q (n_249));
  NO2JI3VX0 g16976__6260(.A (npg1_phase_pause_ready), .B (n_230), .Q
       (n_241));
  NO2JI3VX0 g16977__4319(.A (npg1_phase_pause_ready), .B (n_222), .Q
       (n_248));
  NO3JI3VX0 g16978__8428(.A (n_177), .B (n_178), .C (n_186), .Q
       (n_247));
  NO2JI3VX0 g16979__5526(.A (npg1_pulse_start), .B (n_734), .Q (n_246));
  NO3JI3VX0 g16980__6783(.A (n_179), .B (n_172), .C (n_187), .Q
       (n_238));
  EO2JI3VX0 g16981__3680(.A (n_150), .B (n_58), .Q (n_237));
  NA3JI3VX0 g16982__1617(.A (n_90), .B (n_168), .C (n_223), .Q (n_236));
  NA3JI3VX0 g16983__2802(.A (n_102), .B (n_189), .C (n_219), .Q
       (n_235));
  ON211JI3VX1 g16984__1705(.A (n_192), .B (n_140), .C (n_194), .D
       (enable), .Q (n_234));
  EN2JI3VX0 g16985__5122(.A (npg1_ON_count[2]), .B (n_59), .Q (n_233));
  ON22JI3VX1 g16986__8246(.A (n_213), .B (npg1_freq_count[4]), .C
       (n_40), .D (npg1_freq_count[3]), .Q (n_232));
  AN22JI3VX1 g16987__7098(.A (n_210), .B (n_19), .C
       (npg1_OFF_count[4]), .D (n_14), .Q (n_231));
  OR3JI3VX1 g16988__6131(.A (n_171), .B (n_197), .C (n_174), .Q
       (n_240));
  AN21JI3VX1 g16989__1881(.A (n_124), .B (n_216), .C (n_125), .Q
       (n_239));
  NO2JI3VX0 g16991__5115(.A (n_180), .B (n_185), .Q (n_225));
  NO2JI3VX0 g16992__7482(.A (n_195), .B (n_173), .Q (n_230));
  NA2I1JI3VX1 g16993__4733(.AN (n_59), .B (npg1_ON_count[2]), .Q
       (n_229));
  NO2JI3VX0 g16994__6161(.A (n_40), .B (n_213), .Q (n_224));
  NA2JI3VX0 g16996__9945(.A (n_210), .B (npg1_OFF_count[4]), .Q
       (n_226));
  EN2JI3VX0 g16997__2883(.A (npg1_UP_count[3]), .B (n_165), .Q (n_221));
  ON21JI3VX1 g16998__2346(.A (n_144), .B (n_76), .C (n_75), .Q (n_220));
  NA3JI3VX0 g16999__1666(.A (n_74), .B (n_103), .C (n_201), .Q (n_219));
  ON21JI3VX1 g17000__7410(.A (npg1_DOWN_count[0]), .B
       (npg1_DOWN_count[1]), .C (n_32), .Q (n_218));
  NO3I1JI3VX1 g17001__6417(.AN (n_138), .B (n_147), .C (n_175), .Q
       (n_217));
  ON211JI3VX1 g17002__5477(.A (n_80), .B (n_60), .C (n_143), .D (n_0),
       .Q (n_223));
  AN22JI3VX1 g17003__2398(.A (n_131), .B (n_132), .C
       (npg1_phase_down_count[2]), .D (n_52), .Q (n_222));
  INJI3VX0 g17004(.A (n_58), .Q (n_216));
  INJI3VX0 g17005(.A (n_214), .Q (n_215));
  HAJI3VX1 g17006__5107(.A (npg1_DOWN_count[1]), .B
       (npg1_DOWN_count[0]), .CO (n_214), .S (n_206));
  HAJI3VX1 g17007__6260(.A (npg1_UP_accumulator[0]), .B (conf1[0]), .CO
       (n_204), .S (n_205));
  HAJI3VX1 g17008__4319(.A (npg1_DOWN_accumulator[0]), .B (conf1[0]),
       .CO (n_202), .S (n_203));
  ON21JI3VX1 g17009__8428(.A (n_111), .B (n_118), .C (n_145), .Q
       (n_201));
  NA2JI3VX0 g17010__5526(.A (n_146), .B (n_85), .Q (n_200));
  NO3JI3VX0 g17011__6783(.A (n_106), .B (n_117), .C (n_142), .Q
       (n_199));
  NA2JI3VX0 g17012__3680(.A (n_148), .B (n_77), .Q (n_198));
  ON211JI3VX1 g17013__1617(.A (n_38), .B (conf0[19]), .C (n_135), .D
       (n_110), .Q (n_197));
  NO3JI3VX0 g17014__2802(.A (n_116), .B (n_146), .C (n_82), .Q (n_196));
  ON211JI3VX1 g17015__1705(.A (n_37), .B (conf1[21]), .C (n_89), .D
       (enable), .Q (n_195));
  NA2JI3VX0 g17016__5122(.A (n_142), .B (n_121), .Q (n_194));
  NO3JI3VX0 g17017__8246(.A (n_97), .B (n_120), .C (n_153), .Q (n_193));
  AN21JI3VX1 g17018__7098(.A (n_106), .B (n_91), .C (n_117), .Q
       (n_192));
  AN21JI3VX1 g17019__6131(.A (n_98), .B (n_79), .C (n_78), .Q (n_191));
  AN21JI3VX1 g17020__1881(.A (n_82), .B (n_69), .C (n_116), .Q (n_190));
  NA2I1JI3VX1 g17021__5115(.AN (n_164), .B (npg1_freq_count[3]), .Q
       (n_213));
  OR2JI3VX0 g17022__7482(.A (n_163), .B (n_8), .Q (n_212));
  AN211JI3VX1 g17023__4733(.A (n_24), .B (conf0[8]), .C (n_92), .D
       (n_140), .Q (n_211));
  NO2JI3VX0 g17024__6161(.A (n_14), .B (n_166), .Q (n_210));
  NA2I1JI3VX1 g17025__9315(.AN (n_165), .B (npg1_UP_count[3]), .Q
       (n_209));
  NO2JI3VX0 g17026__9945(.A (n_8), .B (n_162), .Q (n_208));
  NA2JI3VX0 g17027__2883(.A (n_3), .B (enable), .Q (n_207));
  NA3JI3VX0 g17028__2346(.A (n_73), .B (n_114), .C (n_145), .Q (n_187));
  NA3JI3VX0 g17029__1666(.A (n_90), .B (n_0), .C (n_143), .Q (n_186));
  NA3JI3VX0 g17030__7410(.A (n_64), .B (n_2), .C (n_144), .Q (n_185));
  AN22JI3VX1 g17031__6417(.A (n_68), .B (n_44), .C (n_21), .D
       (npg1_freq_count[2]), .Q (n_184));
  ON22JI3VX1 g17032__5477(.A (n_65), .B (npg1_UP_count[2]), .C (n_42),
       .D (npg1_UP_count[1]), .Q (n_183));
  NO3I2JI3VX1 g17033__2398(.AN (n_134), .BN (n_101), .C (n_123), .Q
       (n_182));
  AN22JI3VX1 g17034__5107(.A (n_57), .B (npg1_OFF_count[0]), .C (n_12),
       .D (npg1_OFF_count[2]), .Q (n_181));
  ON211JI3VX1 g17035__6260(.A (n_46), .B (conf0[0]), .C (n_157), .D
       (n_127), .Q (n_180));
  NA3JI3VX0 g17036__4319(.A (n_103), .B (n_102), .C (n_152), .Q
       (n_179));
  NA3I1JI3VX1 g17037__8428(.AN (n_93), .B (n_136), .C (n_81), .Q
       (n_178));
  ON211JI3VX1 g17038__5526(.A (n_48), .B (conf0[18]), .C (n_161), .D
       (n_88), .Q (n_177));
  NO3JI3VX0 g17039__6783(.A (n_8), .B (n_79), .C (n_78), .Q (n_176));
  NA3I2JI3VX1 g17040__3680(.AN (n_159), .BN (n_104), .C (n_105), .Q
       (n_175));
  NA3I2JI3VX1 g17041__1617(.AN (n_158), .BN (n_119), .C (n_109), .Q
       (n_174));
  NA4JI3VX0 g17042__2802(.A (n_84), .B (n_122), .C (n_96), .D (n_72),
       .Q (n_173));
  NA3JI3VX0 g17043__1705(.A (n_74), .B (n_118), .C (n_154), .Q (n_172));
  NA3I2JI3VX1 g17044__5122(.AN (n_155), .BN (n_126), .C (n_100), .Q
       (n_171));
  ON211JI3VX1 g17045__8246(.A (n_71), .B (n_96), .C (n_89), .D (n_84),
       .Q (n_170));
  AN211JI3VX1 g17046__7098(.A (n_19), .B (conf1[14]), .C (n_70), .D
       (n_139), .Q (n_189));
  AN211JI3VX1 g17047__6131(.A (n_40), .B (conf0[4]), .C (n_99), .D
       (n_141), .Q (n_188));
  INJI3VX0 g17048(.A (n_3), .Q (n_167));
  NO2I1JI3VX1 g17049__1881(.AN (n_60), .B (n_80), .Q (n_161));
  NO2I1JI3VX1 g17050__5115(.AN (n_90), .B (npg1_UP_count[4]), .Q
       (n_160));
  NA2I1JI3VX1 g17051__7482(.AN (n_107), .B (n_86), .Q (n_159));
  NA2I1JI3VX1 g17052__4733(.AN (n_63), .B (n_1), .Q (n_158));
  NO2I1JI3VX1 g17053__6161(.AN (n_75), .B (n_76), .Q (n_157));
  NO2I1JI3VX1 g17054__9315(.AN (n_97), .B (npg1_ON_count[1]), .Q
       (n_156));
  NA2I1JI3VX1 g17055__9945(.AN (n_61), .B (n_62), .Q (n_155));
  NO2I1JI3VX1 g17056__2883(.AN (n_94), .B (n_108), .Q (n_154));
  ON21JI3VX1 g17057__2346(.A (n_36), .B (conf0[24]), .C (n_95), .Q
       (n_153));
  NO22JI3VX1 g17058__1666(.A (conf1[10]), .B (n_11), .C (n_111), .Q
       (n_152));
  AO21JI3VX1 g17059__7410(.A (n_29), .B (conf0[12]), .C (n_58), .Q
       (n_151));
  NA2JI3VX0 g17060__6417(.A (n_67), .B (n_31), .Q (n_169));
  NA2I1JI3VX1 g17061__5477(.AN (n_125), .B (n_124), .Q (n_150));
  NA2I1JI3VX1 g17062__2398(.AN (n_83), .B (n_87), .Q (n_149));
  NA2I1JI3VX1 g17063__5107(.AN (n_88), .B (n_0), .Q (n_168));
  NA3JI3VX0 g17065__6260(.A (npg1_OFF_count[2]), .B
       (npg1_OFF_count[0]), .C (npg1_OFF_count[1]), .Q (n_166));
  OR2JI3VX0 g17066__4319(.A (n_65), .B (n_42), .Q (n_165));
  NA2JI3VX0 g17067__8428(.A (n_68), .B (npg1_freq_count[2]), .Q
       (n_164));
  NA2JI3VX0 g17068__5526(.A (n_115), .B (npg1_on_off_ctrl[0]), .Q
       (n_163));
  NA2JI3VX0 g17069__6783(.A (n_67), .B (npg1_on_off_ctrl[0]), .Q
       (n_162));
  EN2JI3VX0 g17070__3680(.A (conf0[22]), .B (npg1_UP_count[4]), .Q
       (n_136));
  EN2JI3VX0 g17071__1617(.A (conf0[18]), .B (npg1_DOWN_count[0]), .Q
       (n_135));
  EN2JI3VX0 g17072__2802(.A (conf0[25]), .B (npg1_ON_count[1]), .Q
       (n_134));
  ON22JI3VX1 g17073__1705(.A (n_36), .B (npg1_ON_count[1]), .C (n_9),
       .D (npg1_ON_count[0]), .Q (n_133));
  ON211JI3VX1 g17074__5122(.A (n_26), .B (conf1[22]), .C (n_43), .D
       (conf1[21]), .Q (n_132));
  AN22JI3VX1 g17075__8246(.A (n_33), .B (conf1[23]), .C (n_26), .D
       (conf1[22]), .Q (n_131));
  NA3I1JI3VX1 g17077__6131(.AN (npg1_phase_up_count[2]), .B
       (npg1_phase_up_count[0]), .C (npg1_phase_up_count[1]), .Q
       (n_129));
  NA3I1JI3VX1 g17078__1881(.AN (npg1_phase_down_count[2]), .B
       (npg1_phase_down_count[0]), .C (npg1_phase_down_count[1]), .Q
       (n_128));
  ON22JI3VX1 g17079__5115(.A (n_22), .B (conf0[6]), .C (n_15), .D
       (conf0[7]), .Q (n_148));
  ON22JI3VX1 g17080__7482(.A (n_49), .B (conf0[30]), .C (n_34), .D
       (conf0[31]), .Q (n_147));
  ON22JI3VX1 g17081__4733(.A (n_47), .B (conf1[16]), .C (n_20), .D
       (conf1[17]), .Q (n_146));
  AN22JI3VX1 g17082__6161(.A (n_39), .B (conf1[12]), .C (n_12), .D
       (conf1[11]), .Q (n_145));
  AN22JI3VX1 g17083__9315(.A (n_21), .B (conf0[1]), .C (n_46), .D
       (conf0[0]), .Q (n_144));
  AN22JI3VX1 g17084__9945(.A (n_42), .B (conf0[20]), .C (n_25), .D
       (conf0[19]), .Q (n_143));
  ON22JI3VX1 g17085__2883(.A (n_30), .B (conf0[10]), .C (n_51), .D
       (conf0[11]), .Q (n_142));
  NA22JI3VX1 g17086__2346(.A (conf0[6]), .B (n_22), .C (n_77), .Q
       (n_141));
  NA22JI3VX1 g17087__1666(.A (conf0[10]), .B (n_30), .C (n_121), .Q
       (n_140));
  NA22JI3VX1 g17088__7410(.A (conf1[16]), .B (n_47), .C (n_85), .Q
       (n_139));
  AN21JI3VX1 g17089__6417(.A (n_49), .B (conf0[30]), .C (n_113), .Q
       (n_138));
  NA3JI3VX0 g17090__5477(.A (npg1_on_off_ctrl[2]), .B
       (npg1_on_off_ctrl[1]), .C (n_31), .Q (n_137));
  INJI3VX0 g17092(.A (n_112), .Q (n_113));
  INJI3VX0 g17093(.A (n_98), .Q (n_99));
  INJI3VX0 g17094(.A (n_91), .Q (n_92));
  OR2JI3VX0 g17095__2398(.A (n_44), .B (conf0[2]), .Q (n_127));
  NO2I1JI3VX1 g17096__5107(.AN (npg1_DOWN_count[5]), .B (conf0[23]), .Q
       (n_126));
  NO2I1JI3VX1 g17097__6260(.AN (conf0[13]), .B
       (npg1_DOWN_accumulator[5]), .Q (n_125));
  NA2I1JI3VX1 g17098__4319(.AN (conf0[13]), .B
       (npg1_DOWN_accumulator[5]), .Q (n_124));
  NO2JI3VX0 g17099__8428(.A (conf0[26]), .B (n_16), .Q (n_123));
  NA2JI3VX0 g17100__5526(.A (npg1_phase_up_count[2]), .B (n_52), .Q
       (n_122));
  NA2JI3VX0 g17101__6783(.A (n_51), .B (conf0[11]), .Q (n_121));
  NO2I1JI3VX1 g17102__3680(.AN (conf0[27]), .B (npg1_ON_count[3]), .Q
       (n_120));
  NO2JI3VX0 g17103__1617(.A (conf0[21]), .B (n_23), .Q (n_119));
  NA2JI3VX0 g17104__2802(.A (n_11), .B (conf1[10]), .Q (n_118));
  NO2JI3VX0 g17105__1705(.A (conf0[9]), .B (n_27), .Q (n_117));
  NO2JI3VX0 g17106__5122(.A (conf1[15]), .B (n_41), .Q (n_116));
  NO2I1JI3VX1 g17107__8246(.AN (npg1_on_off_ctrl[1]), .B
       (npg1_on_off_ctrl[2]), .Q (n_115));
  NA2JI3VX0 g17108__7098(.A (n_28), .B (conf1[18]), .Q (n_114));
  NA2JI3VX0 g17109__6131(.A (n_34), .B (conf0[31]), .Q (n_112));
  NO2JI3VX0 g17110__1881(.A (conf1[11]), .B (n_12), .Q (n_111));
  NA2JI3VX0 g17111__5115(.A (n_23), .B (conf0[21]), .Q (n_110));
  NA2I1JI3VX1 g17112__7482(.AN (conf0[20]), .B (npg1_DOWN_count[2]), .Q
       (n_109));
  NO2I1JI3VX1 g17113__4733(.AN (npg1_OFF_count[9]), .B (conf1[19]), .Q
       (n_108));
  AND2JI3VX0 g17114__6161(.A (n_10), .B (conf0[29]), .Q (n_107));
  NO2JI3VX0 g17115__9315(.A (conf0[8]), .B (n_24), .Q (n_106));
  OR2JI3VX0 g17116__9945(.A (n_10), .B (conf0[29]), .Q (n_105));
  NO2JI3VX0 g17117__2883(.A (conf0[28]), .B (n_35), .Q (n_104));
  OR2JI3VX0 g17118__2346(.A (n_14), .B (conf1[13]), .Q (n_103));
  NA2JI3VX0 g17119__1666(.A (n_14), .B (conf1[13]), .Q (n_102));
  NA2I1JI3VX1 g17120__7410(.AN (conf0[27]), .B (npg1_ON_count[3]), .Q
       (n_101));
  NA2I1JI3VX1 g17121__6417(.AN (npg1_DOWN_count[5]), .B (conf0[23]), .Q
       (n_100));
  NA2JI3VX0 g17122__5477(.A (n_45), .B (conf0[5]), .Q (n_98));
  AND2JI3VX0 g17123__2398(.A (n_36), .B (conf0[24]), .Q (n_97));
  NA2JI3VX0 g17124__5107(.A (n_37), .B (conf1[21]), .Q (n_96));
  NA2JI3VX0 g17125__6260(.A (n_16), .B (conf0[26]), .Q (n_95));
  NA2I1JI3VX1 g17126__4319(.AN (npg1_OFF_count[9]), .B (conf1[19]), .Q
       (n_94));
  NO2I1JI3VX1 g17127__8428(.AN (conf0[23]), .B (npg1_UP_count[5]), .Q
       (n_93));
  NA2JI3VX0 g17128__5526(.A (n_27), .B (conf0[9]), .Q (n_91));
  NA2I1JI3VX1 g17129__6783(.AN (conf0[21]), .B (npg1_UP_count[3]), .Q
       (n_90));
  INJI3VX0 g17130(.A (n_71), .Q (n_72));
  INJI3VX0 g17131(.A (n_69), .Q (n_70));
  NO2JI3VX0 g17132__3680(.A (npg1_OFF_count[2]), .B (n_12), .Q (n_57));
  OR2JI3VX0 g17133__1617(.A (n_9), .B (conf0[24]), .Q (n_56));
  NA2JI3VX0 g17134__2802(.A (npg1_ON_count[3]), .B (npg1_ON_count[4]),
       .Q (n_55));
  NA2JI3VX0 g17135__1705(.A (n_17), .B (conf1[22]), .Q (n_89));
  OR2JI3VX0 g17136__5122(.A (n_42), .B (conf0[20]), .Q (n_88));
  NA2I1JI3VX1 g17137__8246(.AN (conf0[14]), .B
       (npg1_DOWN_accumulator[6]), .Q (n_87));
  NA2JI3VX0 g17138__7098(.A (n_35), .B (conf0[28]), .Q (n_86));
  NA2JI3VX0 g17139__6131(.A (n_20), .B (conf1[17]), .Q (n_85));
  OR2JI3VX0 g17140__1881(.A (npg1_phase_up_count[2]), .B (n_52), .Q
       (n_84));
  NO2I1JI3VX1 g17141__5115(.AN (conf0[14]), .B
       (npg1_DOWN_accumulator[6]), .Q (n_83));
  NO2JI3VX0 g17142__7482(.A (conf1[14]), .B (n_19), .Q (n_82));
  NA2I1JI3VX1 g17144__4733(.AN (conf0[23]), .B (npg1_UP_count[5]), .Q
       (n_81));
  NO2JI3VX0 g17145__6161(.A (conf0[19]), .B (n_25), .Q (n_80));
  NO2JI3VX0 g17146__9315(.A (conf0[4]), .B (n_40), .Q (n_79));
  NO2JI3VX0 g17147__9945(.A (conf0[5]), .B (n_45), .Q (n_78));
  NA2JI3VX0 g17148__2883(.A (n_15), .B (conf0[7]), .Q (n_77));
  NO2JI3VX0 g17149__2346(.A (conf0[1]), .B (n_21), .Q (n_76));
  NA2JI3VX0 g17151__1666(.A (n_44), .B (conf0[2]), .Q (n_75));
  OR2JI3VX0 g17152__7410(.A (n_39), .B (conf1[12]), .Q (n_74));
  OR2JI3VX0 g17153__6417(.A (n_28), .B (conf1[18]), .Q (n_73));
  NO2JI3VX0 g17154__5477(.A (conf1[22]), .B (n_17), .Q (n_71));
  NA2JI3VX0 g17155__2398(.A (n_41), .B (conf1[15]), .Q (n_69));
  NO2JI3VX0 g17156__5107(.A (n_21), .B (n_46), .Q (n_68));
  NO2JI3VX0 g17157__6260(.A (npg1_on_off_ctrl[2]), .B
       (npg1_on_off_ctrl[1]), .Q (n_67));
  OR2JI3VX0 g17158__4319(.A (npg1_phase_up_state), .B
       (npg1_pulse_start), .Q (n_66));
  NA2JI3VX0 g17159__8428(.A (npg1_UP_count[0]), .B (npg1_UP_count[1]),
       .Q (n_65));
  NA2I1JI3VX1 g17160__5526(.AN (conf0[3]), .B (npg1_freq_count[3]), .Q
       (n_64));
  NO2JI3VX0 g17161__6783(.A (n_32), .B (npg1_DOWN_count[1]), .Q (n_63));
  NA2JI3VX0 g17162__3680(.A (npg1_DOWN_count[4]), .B (n_50), .Q (n_62));
  NO2JI3VX0 g17163__1617(.A (n_50), .B (npg1_DOWN_count[4]), .Q (n_61));
  NA2JI3VX0 g17164__2802(.A (n_48), .B (conf0[18]), .Q (n_60));
  NA2JI3VX0 g17166__1705(.A (npg1_ON_count[0]), .B (npg1_ON_count[1]),
       .Q (n_59));
  NO2JI3VX0 g17167__5122(.A (conf0[12]), .B (n_29), .Q (n_58));
  INJI3VX0 g17168(.A (conf0[16]), .Q (n_54));
  INJI3VX0 g17169(.A (conf0[15]), .Q (n_53));
  INJI3VX0 g17170(.A (conf1[23]), .Q (n_52));
  INJI3VX0 g17171(.A (npg1_freq_count[11]), .Q (n_51));
  INJI3VX0 g17175(.A (conf0[22]), .Q (n_50));
  INJI3VX0 g17176(.A (npg1_ON_count[6]), .Q (n_49));
  INJI3VX0 g17177(.A (npg1_UP_count[0]), .Q (n_48));
  INJI3VX0 g17178(.A (npg1_OFF_count[6]), .Q (n_47));
  INJI3VX0 g17179(.A (npg1_freq_count[0]), .Q (n_46));
  INJI3VX0 g17180(.A (npg1_freq_count[5]), .Q (n_45));
  INJI3VX0 g17181(.A (npg1_freq_count[2]), .Q (n_44));
  INJI3VX0 g17182(.A (npg1_phase_down_count[0]), .Q (n_43));
  INJI3VX0 g17183(.A (npg1_UP_count[2]), .Q (n_42));
  INJI3VX0 g17184(.A (npg1_OFF_count[5]), .Q (n_41));
  INJI3VX0 g17185(.A (npg1_freq_count[4]), .Q (n_40));
  INJI3VX0 g17187(.A (npg1_OFF_count[2]), .Q (n_39));
  INJI3VX0 g17188(.A (npg1_DOWN_count[1]), .Q (n_38));
  INJI3VX0 g17189(.A (npg1_phase_up_count[0]), .Q (n_37));
  INJI3VX0 g17190(.A (npg1_ON_count[0]), .Q (n_36));
  INJI3VX0 g17191(.A (npg1_ON_count[4]), .Q (n_35));
  INJI3VX0 g17192(.A (npg1_ON_count[7]), .Q (n_34));
  INJI3VX0 g17193(.A (npg1_phase_down_count[2]), .Q (n_33));
  INJI3VX0 g17194(.A (conf0[19]), .Q (n_32));
  INJI3VX0 g17195(.A (npg1_on_off_ctrl[0]), .Q (n_31));
  INJI3VX0 g17196(.A (npg1_freq_count[10]), .Q (n_30));
  INJI3VX0 g17197(.A (npg1_DOWN_accumulator[4]), .Q (n_29));
  INJI3VX0 g17198(.A (npg1_OFF_count[8]), .Q (n_28));
  INJI3VX0 g17199(.A (npg1_freq_count[9]), .Q (n_27));
  INJI3VX0 g17200(.A (npg1_phase_down_count[1]), .Q (n_26));
  INJI3VX0 g17201(.A (npg1_UP_count[1]), .Q (n_25));
  INJI3VX0 g17202(.A (npg1_freq_count[8]), .Q (n_24));
  INJI3VX0 g17203(.A (npg1_DOWN_count[3]), .Q (n_23));
  INJI3VX0 g17204(.A (npg1_freq_count[6]), .Q (n_22));
  INJI3VX0 g17205(.A (npg1_freq_count[1]), .Q (n_21));
  INJI3VX0 g17206(.A (npg1_OFF_count[7]), .Q (n_20));
  INJI3VX0 g17207(.A (npg1_OFF_count[4]), .Q (n_19));
  INJI3VX0 g17213(.A (npg1_phase_up_count[1]), .Q (n_17));
  INJI3VX0 g17214(.A (npg1_ON_count[2]), .Q (n_16));
  INJI3VX0 g17215(.A (npg1_freq_count[7]), .Q (n_15));
  INJI3VX0 g17216(.A (npg1_OFF_count[3]), .Q (n_14));
  INJI3VX0 g17217(.A (npg1_phase_pause_ready), .Q (n_13));
  INJI3VX0 g17218(.A (npg1_OFF_count[1]), .Q (n_12));
  INJI3VX0 g17219(.A (npg1_OFF_count[0]), .Q (n_11));
  INJI3VX0 g17220(.A (npg1_ON_count[5]), .Q (n_10));
  INJI3VX0 g17221(.A (npg1_ON_count[1]), .Q (n_9));
  INJI3VX0 g17222(.A (enable), .Q (n_8));
  AO21JI3VX1 g2__8246(.A (n_282), .B (n_435), .C (n_437), .Q (n_6));
  NA3I1JI3VX1 g17224__7098(.AN (n_293), .B (npg1_ON_count[4]), .C
       (n_438), .Q (n_5));
  NA2I1JI3VX1 g17225__6131(.AN (n_247), .B (n_208), .Q (n_4));
  NO2I1JI3VX1 g17226__1881(.AN (n_115), .B (npg1_on_off_ctrl[0]), .Q
       (n_3));
  NA2I1JI3VX1 g17227__5115(.AN (npg1_freq_count[3]), .B (conf0[3]), .Q
       (n_2));
  NA2I1JI3VX1 g17228__7482(.AN (npg1_DOWN_count[2]), .B (conf0[20]), .Q
       (n_1));
  NA2I1JI3VX1 g17229__4733(.AN (npg1_UP_count[3]), .B (conf0[21]), .Q
       (n_0));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[0] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[0]), .Q (spi1_conf0_meta[0]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[1] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[1]), .Q (spi1_conf0_meta[1]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[2] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[2]), .Q (spi1_conf0_meta[2]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[3] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[3]), .Q (spi1_conf0_meta[3]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[4] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[4]), .Q (spi1_conf0_meta[4]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[5] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[5]), .Q (spi1_conf0_meta[5]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[6] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[6]), .Q (spi1_conf0_meta[6]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[7] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[7]), .Q (spi1_conf0_meta[7]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[8] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[8]), .Q (spi1_conf0_meta[8]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[9] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[9]), .Q (spi1_conf0_meta[9]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[10] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[10]), .Q (spi1_conf0_meta[10]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[11] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[11]), .Q (spi1_conf0_meta[11]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[12] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[12]), .Q (spi1_conf0_meta[12]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[13] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[13]), .Q (spi1_conf0_meta[13]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[14] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[14]), .Q (spi1_conf0_meta[14]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[15] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[15]), .Q (spi1_conf0_meta[15]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[16] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[16]), .Q (spi1_conf0_meta[16]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[17] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[17]), .Q (spi1_conf0_meta[17]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[18] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[18]), .Q (spi1_conf0_meta[18]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[19] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[19]), .Q (spi1_conf0_meta[19]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[20] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[20]), .Q (spi1_conf0_meta[20]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[21] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[21]), .Q (spi1_conf0_meta[21]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[22] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[22]), .Q (spi1_conf0_meta[22]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[23] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[23]), .Q (spi1_conf0_meta[23]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[24] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[24]), .Q (spi1_conf0_meta[24]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[25] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[25]), .Q (spi1_conf0_meta[25]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[26] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[26]), .Q (spi1_conf0_meta[26]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[27] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[27]), .Q (spi1_conf0_meta[27]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[28] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[28]), .Q (spi1_conf0_meta[28]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[29] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[29]), .Q (spi1_conf0_meta[29]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[30] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[30]), .Q (spi1_conf0_meta[30]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[31] (.RN (n_7), .C (clk), .D
       (spi1_conf0_asyn[31]), .Q (spi1_conf0_meta[31]));
  DFRRQJI3VX1 \spi1_conf0_reg[0] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[0]), .Q (conf0[0]));
  DFRRQJI3VX1 \spi1_conf0_reg[1] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[1]), .Q (conf0[1]));
  DFRRQJI3VX1 \spi1_conf0_reg[2] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[2]), .Q (conf0[2]));
  DFRRQJI3VX1 \spi1_conf0_reg[3] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[3]), .Q (conf0[3]));
  DFRRQJI3VX1 \spi1_conf0_reg[4] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[4]), .Q (conf0[4]));
  DFRRQJI3VX1 \spi1_conf0_reg[5] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[5]), .Q (conf0[5]));
  DFRRQJI3VX1 \spi1_conf0_reg[6] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[6]), .Q (conf0[6]));
  DFRRQJI3VX1 \spi1_conf0_reg[7] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[7]), .Q (conf0[7]));
  DFRRQJI3VX1 \spi1_conf0_reg[8] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[8]), .Q (conf0[8]));
  DFRRQJI3VX1 \spi1_conf0_reg[9] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[9]), .Q (conf0[9]));
  DFRRQJI3VX1 \spi1_conf0_reg[10] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[10]), .Q (conf0[10]));
  DFRRQJI3VX1 \spi1_conf0_reg[11] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[11]), .Q (conf0[11]));
  DFRRQJI3VX1 \spi1_conf0_reg[12] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[12]), .Q (conf0[12]));
  DFRRQJI3VX1 \spi1_conf0_reg[13] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[13]), .Q (conf0[13]));
  DFRRQJI3VX1 \spi1_conf0_reg[14] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[14]), .Q (conf0[14]));
  DFRRQJI3VX1 \spi1_conf0_reg[15] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[15]), .Q (conf0[15]));
  DFRRQJI3VX1 \spi1_conf0_reg[16] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[16]), .Q (conf0[16]));
  DFRRQJI3VX1 \spi1_conf0_reg[17] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[17]), .Q (conf0[17]));
  DFRRQJI3VX1 \spi1_conf0_reg[18] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[18]), .Q (conf0[18]));
  DFRRQJI3VX1 \spi1_conf0_reg[19] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[19]), .Q (conf0[19]));
  DFRRQJI3VX1 \spi1_conf0_reg[20] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[20]), .Q (conf0[20]));
  DFRRQJI3VX1 \spi1_conf0_reg[21] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[21]), .Q (conf0[21]));
  DFRRQJI3VX1 \spi1_conf0_reg[22] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[22]), .Q (conf0[22]));
  DFRRQJI3VX1 \spi1_conf0_reg[23] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[23]), .Q (conf0[23]));
  DFRRQJI3VX1 \spi1_conf0_reg[24] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[24]), .Q (conf0[24]));
  DFRRQJI3VX1 \spi1_conf0_reg[25] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[25]), .Q (conf0[25]));
  DFRRQJI3VX1 \spi1_conf0_reg[26] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[26]), .Q (conf0[26]));
  DFRRQJI3VX1 \spi1_conf0_reg[27] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[27]), .Q (conf0[27]));
  DFRRQJI3VX1 \spi1_conf0_reg[28] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[28]), .Q (conf0[28]));
  DFRRQJI3VX1 \spi1_conf0_reg[29] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[29]), .Q (conf0[29]));
  DFRRQJI3VX1 \spi1_conf0_reg[30] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[30]), .Q (conf0[30]));
  DFRRQJI3VX1 \spi1_conf0_reg[31] (.RN (n_7), .C (clk), .D
       (spi1_conf0_meta[31]), .Q (conf0[31]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[0] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[0]), .Q (spi1_conf1_meta[0]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[1] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[1]), .Q (spi1_conf1_meta[1]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[2] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[2]), .Q (spi1_conf1_meta[2]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[3] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[3]), .Q (spi1_conf1_meta[3]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[4] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[4]), .Q (spi1_conf1_meta[4]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[5] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[5]), .Q (spi1_conf1_meta[5]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[6] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[6]), .Q (spi1_conf1_meta[6]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[7] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[7]), .Q (spi1_conf1_meta[7]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[8] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[8]), .Q (spi1_conf1_meta[8]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[9] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[9]), .Q (spi1_conf1_meta[9]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[10] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[10]), .Q (spi1_conf1_meta[10]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[11] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[11]), .Q (spi1_conf1_meta[11]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[12] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[12]), .Q (spi1_conf1_meta[12]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[13] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[13]), .Q (spi1_conf1_meta[13]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[14] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[14]), .Q (spi1_conf1_meta[14]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[15] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[15]), .Q (spi1_conf1_meta[15]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[16] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[16]), .Q (spi1_conf1_meta[16]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[17] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[17]), .Q (spi1_conf1_meta[17]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[18] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[18]), .Q (spi1_conf1_meta[18]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[19] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[19]), .Q (spi1_conf1_meta[19]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[20] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[20]), .Q (spi1_conf1_meta[20]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[21] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[21]), .Q (spi1_conf1_meta[21]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[22] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[22]), .Q (spi1_conf1_meta[22]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[23] (.RN (n_7), .C (clk), .D
       (spi1_conf1_asyn[23]), .Q (spi1_conf1_meta[23]));
  DFRRQJI3VX1 \spi1_conf1_reg[0] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[0]), .Q (conf1[0]));
  DFRRQJI3VX1 \spi1_conf1_reg[1] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[1]), .Q (conf1[1]));
  DFRRQJI3VX1 \spi1_conf1_reg[2] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[2]), .Q (conf1[2]));
  DFRRQJI3VX1 \spi1_conf1_reg[3] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[3]), .Q (conf1[3]));
  DFRRQJI3VX1 \spi1_conf1_reg[4] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[4]), .Q (conf1[4]));
  DFRRQJI3VX1 \spi1_conf1_reg[5] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[5]), .Q (conf1[5]));
  DFRRQJI3VX1 \spi1_conf1_reg[6] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[6]), .Q (conf1[6]));
  DFRRQJI3VX1 \spi1_conf1_reg[7] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[7]), .Q (conf1[7]));
  DFRRQJI3VX1 \spi1_conf1_reg[8] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[8]), .Q (conf1[8]));
  DFRRQJI3VX1 \spi1_conf1_reg[9] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[9]), .Q (conf1[9]));
  DFRRQJI3VX1 \spi1_conf1_reg[10] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[10]), .Q (conf1[10]));
  DFRRQJI3VX1 \spi1_conf1_reg[11] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[11]), .Q (conf1[11]));
  DFRRQJI3VX1 \spi1_conf1_reg[12] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[12]), .Q (conf1[12]));
  DFRRQJI3VX1 \spi1_conf1_reg[13] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[13]), .Q (conf1[13]));
  DFRRQJI3VX1 \spi1_conf1_reg[14] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[14]), .Q (conf1[14]));
  DFRRQJI3VX1 \spi1_conf1_reg[15] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[15]), .Q (conf1[15]));
  DFRRQJI3VX1 \spi1_conf1_reg[16] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[16]), .Q (conf1[16]));
  DFRRQJI3VX1 \spi1_conf1_reg[17] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[17]), .Q (conf1[17]));
  DFRRQJI3VX1 \spi1_conf1_reg[18] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[18]), .Q (conf1[18]));
  DFRRQJI3VX1 \spi1_conf1_reg[19] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[19]), .Q (conf1[19]));
  DFRRQJI3VX2 \spi1_conf1_reg[20] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[20]), .Q (enable));
  DFRRQJI3VX1 \spi1_conf1_reg[21] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[21]), .Q (conf1[21]));
  DFRRQJI3VX1 \spi1_conf1_reg[22] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[22]), .Q (conf1[22]));
  DFRRQJI3VX1 \spi1_conf1_reg[23] (.RN (n_7), .C (clk), .D
       (spi1_conf1_meta[23]), .Q (conf1[23]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[0] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[0]), .Q (spi1_ele1_meta[0]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[1] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[1]), .Q (spi1_ele1_meta[1]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[2] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[2]), .Q (spi1_ele1_meta[2]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[3] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[3]), .Q (spi1_ele1_meta[3]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[4] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[4]), .Q (spi1_ele1_meta[4]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[5] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[5]), .Q (spi1_ele1_meta[5]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[6] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[6]), .Q (spi1_ele1_meta[6]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[7] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[7]), .Q (spi1_ele1_meta[7]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[8] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[8]), .Q (spi1_ele1_meta[8]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[9] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[9]), .Q (spi1_ele1_meta[9]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[10] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[10]), .Q (spi1_ele1_meta[10]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[11] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[11]), .Q (spi1_ele1_meta[11]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[12] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[12]), .Q (spi1_ele1_meta[12]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[13] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[13]), .Q (spi1_ele1_meta[13]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[14] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[14]), .Q (spi1_ele1_meta[14]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[15] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[15]), .Q (spi1_ele1_meta[15]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[16] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[16]), .Q (spi1_ele1_meta[16]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[17] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[17]), .Q (spi1_ele1_meta[17]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[18] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[18]), .Q (spi1_ele1_meta[18]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[19] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[19]), .Q (spi1_ele1_meta[19]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[20] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[20]), .Q (spi1_ele1_meta[20]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[21] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[21]), .Q (spi1_ele1_meta[21]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[22] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[22]), .Q (spi1_ele1_meta[22]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[23] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[23]), .Q (spi1_ele1_meta[23]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[24] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[24]), .Q (spi1_ele1_meta[24]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[25] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[25]), .Q (spi1_ele1_meta[25]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[26] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[26]), .Q (spi1_ele1_meta[26]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[27] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[27]), .Q (spi1_ele1_meta[27]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[28] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[28]), .Q (spi1_ele1_meta[28]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[29] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[29]), .Q (spi1_ele1_meta[29]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[30] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[30]), .Q (spi1_ele1_meta[30]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[31] (.RN (n_7), .C (clk), .D
       (spi1_ele1_asyn[31]), .Q (spi1_ele1_meta[31]));
  DFRRQJI3VX1 \spi1_ele1_reg[0] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[0]), .Q (ele1[0]));
  DFRRQJI3VX1 \spi1_ele1_reg[1] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[1]), .Q (ele1[1]));
  DFRRQJI3VX1 \spi1_ele1_reg[2] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[2]), .Q (ele1[2]));
  DFRRQJI3VX1 \spi1_ele1_reg[3] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[3]), .Q (ele1[3]));
  DFRRQJI3VX1 \spi1_ele1_reg[4] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[4]), .Q (ele1[4]));
  DFRRQJI3VX1 \spi1_ele1_reg[5] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[5]), .Q (ele1[5]));
  DFRRQJI3VX1 \spi1_ele1_reg[6] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[6]), .Q (ele1[6]));
  DFRRQJI3VX1 \spi1_ele1_reg[7] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[7]), .Q (ele1[7]));
  DFRRQJI3VX1 \spi1_ele1_reg[8] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[8]), .Q (ele1[8]));
  DFRRQJI3VX1 \spi1_ele1_reg[9] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[9]), .Q (ele1[9]));
  DFRRQJI3VX1 \spi1_ele1_reg[10] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[10]), .Q (ele1[10]));
  DFRRQJI3VX1 \spi1_ele1_reg[11] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[11]), .Q (ele1[11]));
  DFRRQJI3VX1 \spi1_ele1_reg[12] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[12]), .Q (ele1[12]));
  DFRRQJI3VX1 \spi1_ele1_reg[13] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[13]), .Q (ele1[13]));
  DFRRQJI3VX1 \spi1_ele1_reg[14] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[14]), .Q (ele1[14]));
  DFRRQJI3VX1 \spi1_ele1_reg[15] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[15]), .Q (ele1[15]));
  DFRRQJI3VX1 \spi1_ele1_reg[16] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[16]), .Q (ele1[16]));
  DFRRQJI3VX1 \spi1_ele1_reg[17] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[17]), .Q (ele1[17]));
  DFRRQJI3VX1 \spi1_ele1_reg[18] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[18]), .Q (ele1[18]));
  DFRRQJI3VX1 \spi1_ele1_reg[19] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[19]), .Q (ele1[19]));
  DFRRQJI3VX1 \spi1_ele1_reg[20] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[20]), .Q (ele1[20]));
  DFRRQJI3VX1 \spi1_ele1_reg[21] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[21]), .Q (ele1[21]));
  DFRRQJI3VX1 \spi1_ele1_reg[22] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[22]), .Q (ele1[22]));
  DFRRQJI3VX1 \spi1_ele1_reg[23] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[23]), .Q (ele1[23]));
  DFRRQJI3VX1 \spi1_ele1_reg[24] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[24]), .Q (ele1[24]));
  DFRRQJI3VX1 \spi1_ele1_reg[25] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[25]), .Q (ele1[25]));
  DFRRQJI3VX1 \spi1_ele1_reg[26] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[26]), .Q (ele1[26]));
  DFRRQJI3VX1 \spi1_ele1_reg[27] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[27]), .Q (ele1[27]));
  DFRRQJI3VX1 \spi1_ele1_reg[28] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[28]), .Q (ele1[28]));
  DFRRQJI3VX1 \spi1_ele1_reg[29] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[29]), .Q (ele1[29]));
  DFRRQJI3VX1 \spi1_ele1_reg[30] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[30]), .Q (ele1[30]));
  DFRRQJI3VX1 \spi1_ele1_reg[31] (.RN (n_7), .C (clk), .D
       (spi1_ele1_meta[31]), .Q (ele1[31]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[0] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[0]), .Q (spi1_ele2_meta[0]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[1] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[1]), .Q (spi1_ele2_meta[1]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[2] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[2]), .Q (spi1_ele2_meta[2]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[3] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[3]), .Q (spi1_ele2_meta[3]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[4] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[4]), .Q (spi1_ele2_meta[4]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[5] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[5]), .Q (spi1_ele2_meta[5]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[6] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[6]), .Q (spi1_ele2_meta[6]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[7] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[7]), .Q (spi1_ele2_meta[7]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[8] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[8]), .Q (spi1_ele2_meta[8]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[9] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[9]), .Q (spi1_ele2_meta[9]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[10] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[10]), .Q (spi1_ele2_meta[10]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[11] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[11]), .Q (spi1_ele2_meta[11]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[12] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[12]), .Q (spi1_ele2_meta[12]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[13] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[13]), .Q (spi1_ele2_meta[13]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[14] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[14]), .Q (spi1_ele2_meta[14]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[15] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[15]), .Q (spi1_ele2_meta[15]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[16] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[16]), .Q (spi1_ele2_meta[16]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[17] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[17]), .Q (spi1_ele2_meta[17]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[18] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[18]), .Q (spi1_ele2_meta[18]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[19] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[19]), .Q (spi1_ele2_meta[19]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[20] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[20]), .Q (spi1_ele2_meta[20]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[21] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[21]), .Q (spi1_ele2_meta[21]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[22] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[22]), .Q (spi1_ele2_meta[22]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[23] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[23]), .Q (spi1_ele2_meta[23]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[24] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[24]), .Q (spi1_ele2_meta[24]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[25] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[25]), .Q (spi1_ele2_meta[25]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[26] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[26]), .Q (spi1_ele2_meta[26]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[27] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[27]), .Q (spi1_ele2_meta[27]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[28] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[28]), .Q (spi1_ele2_meta[28]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[29] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[29]), .Q (spi1_ele2_meta[29]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[30] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[30]), .Q (spi1_ele2_meta[30]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[31] (.RN (n_7), .C (clk), .D
       (spi1_ele2_asyn[31]), .Q (spi1_ele2_meta[31]));
  DFRRQJI3VX1 \spi1_ele2_reg[0] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[0]), .Q (ele2[0]));
  DFRRQJI3VX1 \spi1_ele2_reg[1] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[1]), .Q (ele2[1]));
  DFRRQJI3VX1 \spi1_ele2_reg[2] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[2]), .Q (ele2[2]));
  DFRRQJI3VX1 \spi1_ele2_reg[3] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[3]), .Q (ele2[3]));
  DFRRQJI3VX1 \spi1_ele2_reg[4] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[4]), .Q (ele2[4]));
  DFRRQJI3VX1 \spi1_ele2_reg[5] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[5]), .Q (ele2[5]));
  DFRRQJI3VX1 \spi1_ele2_reg[6] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[6]), .Q (ele2[6]));
  DFRRQJI3VX1 \spi1_ele2_reg[7] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[7]), .Q (ele2[7]));
  DFRRQJI3VX1 \spi1_ele2_reg[8] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[8]), .Q (ele2[8]));
  DFRRQJI3VX1 \spi1_ele2_reg[9] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[9]), .Q (ele2[9]));
  DFRRQJI3VX1 \spi1_ele2_reg[10] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[10]), .Q (ele2[10]));
  DFRRQJI3VX1 \spi1_ele2_reg[11] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[11]), .Q (ele2[11]));
  DFRRQJI3VX1 \spi1_ele2_reg[12] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[12]), .Q (ele2[12]));
  DFRRQJI3VX1 \spi1_ele2_reg[13] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[13]), .Q (ele2[13]));
  DFRRQJI3VX1 \spi1_ele2_reg[14] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[14]), .Q (ele2[14]));
  DFRRQJI3VX1 \spi1_ele2_reg[15] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[15]), .Q (ele2[15]));
  DFRRQJI3VX1 \spi1_ele2_reg[16] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[16]), .Q (ele2[16]));
  DFRRQJI3VX1 \spi1_ele2_reg[17] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[17]), .Q (ele2[17]));
  DFRRQJI3VX1 \spi1_ele2_reg[18] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[18]), .Q (ele2[18]));
  DFRRQJI3VX1 \spi1_ele2_reg[19] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[19]), .Q (ele2[19]));
  DFRRQJI3VX1 \spi1_ele2_reg[20] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[20]), .Q (ele2[20]));
  DFRRQJI3VX1 \spi1_ele2_reg[21] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[21]), .Q (ele2[21]));
  DFRRQJI3VX1 \spi1_ele2_reg[22] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[22]), .Q (ele2[22]));
  DFRRQJI3VX1 \spi1_ele2_reg[23] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[23]), .Q (ele2[23]));
  DFRRQJI3VX1 \spi1_ele2_reg[24] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[24]), .Q (ele2[24]));
  DFRRQJI3VX1 \spi1_ele2_reg[25] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[25]), .Q (ele2[25]));
  DFRRQJI3VX1 \spi1_ele2_reg[26] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[26]), .Q (ele2[26]));
  DFRRQJI3VX1 \spi1_ele2_reg[27] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[27]), .Q (ele2[27]));
  DFRRQJI3VX1 \spi1_ele2_reg[28] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[28]), .Q (ele2[28]));
  DFRRQJI3VX1 \spi1_ele2_reg[29] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[29]), .Q (ele2[29]));
  DFRRQJI3VX1 \spi1_ele2_reg[30] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[30]), .Q (ele2[30]));
  DFRRQJI3VX1 \spi1_ele2_reg[31] (.RN (n_7), .C (clk), .D
       (spi1_ele2_meta[31]), .Q (ele2[31]));
  DFRRQJI3VX1 \spi1_Rx_count_reg[0] (.RN (spi1_n_2270), .C (SPI_Clk),
       .D (spi1_n_2088), .Q (spi1_Rx_count[0]));
  DFRRQJI3VX1 \spi1_Rx_count_reg[1] (.RN (spi1_n_2270), .C (SPI_Clk),
       .D (spi1_n_2008), .Q (spi1_Rx_count[1]));
  DFRRQJI3VX1 \spi1_Rx_count_reg[2] (.RN (spi1_n_2270), .C (SPI_Clk),
       .D (spi1_n_1999), .Q (spi1_Rx_count[2]));
  DFRRQJI3VX1 \spi1_Rx_count_reg[3] (.RN (spi1_n_2270), .C (SPI_Clk),
       .D (spi1_n_1962), .Q (spi1_Rx_count[3]));
  DFRRQJI3VX1 \spi1_Rx_count_reg[4] (.RN (spi1_n_2270), .C (SPI_Clk),
       .D (spi1_n_1924), .Q (spi1_Rx_count[4]));
  DFRRQJI3VX1 \spi1_Rx_count_reg[5] (.RN (spi1_n_2270), .C (SPI_Clk),
       .D (spi1_n_1763), .Q (spi1_Rx_count[5]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[0] (.RN (n_7), .C (SPI_Clk), .D
       (SPI_MOSI), .SD (spi1_Rx_data_temp[0]), .SE (SPI_CS), .Q
       (spi1_Rx_data_temp[0]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[1] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[0]), .SD (spi1_Rx_data_temp[1]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[1]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[2] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[1]), .SD (spi1_Rx_data_temp[2]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[2]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[3] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[2]), .SD (spi1_Rx_data_temp[3]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[3]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[4] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[3]), .SD (spi1_Rx_data_temp[4]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[4]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[5] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[4]), .SD (spi1_Rx_data_temp[5]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[5]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[6] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[5]), .SD (spi1_Rx_data_temp[6]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[6]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[7] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[6]), .SD (spi1_Rx_data_temp[7]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[7]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[8] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[7]), .SD (spi1_Rx_data_temp[8]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[8]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[9] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[8]), .SD (spi1_Rx_data_temp[9]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[9]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[10] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[9]), .SD (spi1_Rx_data_temp[10]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[10]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[11] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[10]), .SD (spi1_Rx_data_temp[11]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[11]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[12] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[11]), .SD (spi1_Rx_data_temp[12]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[12]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[13] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[12]), .SD (spi1_Rx_data_temp[13]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[13]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[14] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[13]), .SD (spi1_Rx_data_temp[14]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[14]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[15] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[14]), .SD (spi1_Rx_data_temp[15]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[15]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[16] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[15]), .SD (spi1_Rx_data_temp[16]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[16]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[17] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[16]), .SD (spi1_Rx_data_temp[17]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[17]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[18] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[17]), .SD (spi1_Rx_data_temp[18]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[18]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[19] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[18]), .SD (spi1_Rx_data_temp[19]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[19]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[20] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[19]), .SD (spi1_Rx_data_temp[20]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[20]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[21] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[20]), .SD (spi1_Rx_data_temp[21]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[21]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[22] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[21]), .SD (spi1_Rx_data_temp[22]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[22]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[23] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[22]), .SD (spi1_Rx_data_temp[23]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[23]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[24] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[23]), .SD (spi1_Rx_data_temp[24]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[24]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[25] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[24]), .SD (spi1_Rx_data_temp[25]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[25]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[26] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[25]), .SD (spi1_Rx_data_temp[26]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[26]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[27] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[26]), .SD (spi1_Rx_data_temp[27]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[27]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[28] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[27]), .SD (spi1_Rx_data_temp[28]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[28]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[29] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[28]), .SD (spi1_Rx_data_temp[29]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[29]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[30] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[29]), .SD (spi1_Rx_data_temp[30]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[30]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[31] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[30]), .SD (spi1_Rx_data_temp[31]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[31]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[32] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[31]), .SD (spi1_Rx_data_temp[32]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[32]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[33] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[32]), .SD (spi1_Rx_data_temp[33]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[33]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[34] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[33]), .SD (spi1_Rx_data_temp[34]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[34]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[35] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[34]), .SD (spi1_Rx_data_temp[35]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[35]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[36] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[35]), .SD (spi1_Rx_data_temp[36]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[36]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[37] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[36]), .SD (spi1_Rx_data_temp[37]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[37]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[38] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[37]), .SD (spi1_Rx_data_temp[38]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[38]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[39] (.RN (n_7), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[38]), .SD (spi1_Rx_data_temp[39]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[39]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[0] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[0]), .SD (spi1_conf0_asyn[0]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[0]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[1] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[1]), .SD (spi1_conf0_asyn[1]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[1]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[2] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[2]), .SD (spi1_conf0_asyn[2]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[2]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[3] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[3]), .SD (spi1_conf0_asyn[3]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[3]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[4] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[4]), .SD (spi1_conf0_asyn[4]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[4]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[5] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[5]), .SD (spi1_conf0_asyn[5]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[5]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[6] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[6]), .SD (spi1_conf0_asyn[6]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[6]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[7] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[7]), .SD (spi1_conf0_asyn[7]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[7]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[8] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[8]), .SD (spi1_conf0_asyn[8]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[8]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[9] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[9]), .SD (spi1_conf0_asyn[9]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[9]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[10] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[10]), .SD (spi1_conf0_asyn[10]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[10]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[11] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[11]), .SD (spi1_conf0_asyn[11]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[11]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[12] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[12]), .SD (spi1_conf0_asyn[12]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[12]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[13] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[13]), .SD (spi1_conf0_asyn[13]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[13]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[14] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[14]), .SD (spi1_conf0_asyn[14]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[14]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[15] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[15]), .SD (spi1_conf0_asyn[15]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[15]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[16] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[16]), .SD (spi1_conf0_asyn[16]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[16]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[17] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[17]), .SD (spi1_conf0_asyn[17]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[17]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[18] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[18]), .SD (spi1_conf0_asyn[18]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[18]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[19] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[19]), .SD (spi1_conf0_asyn[19]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[19]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[20] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[20]), .SD (spi1_conf0_asyn[20]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[20]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[21] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[21]), .SD (spi1_conf0_asyn[21]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[21]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[22] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[22]), .SD (spi1_conf0_asyn[22]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[22]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[23] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[23]), .SD (spi1_conf0_asyn[23]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[23]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[24] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[24]), .SD (spi1_conf0_asyn[24]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[24]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[25] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[25]), .SD (spi1_conf0_asyn[25]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[25]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[26] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[26]), .SD (spi1_conf0_asyn[26]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[26]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[27] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[27]), .SD (spi1_conf0_asyn[27]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[27]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[28] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[28]), .SD (spi1_conf0_asyn[28]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[28]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[29] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[29]), .SD (spi1_conf0_asyn[29]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[29]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[30] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[30]), .SD (spi1_conf0_asyn[30]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[30]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[31] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[31]), .SD (spi1_conf0_asyn[31]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[31]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[0] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[0]), .SD (spi1_Rx_data_temp[0]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[0]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[1] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[1]), .SD (spi1_Rx_data_temp[1]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[1]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[2] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[2]), .SD (spi1_Rx_data_temp[2]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[2]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[3] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[3]), .SD (spi1_Rx_data_temp[3]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[3]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[4] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[4]), .SD (spi1_Rx_data_temp[4]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[4]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[5] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[5]), .SD (spi1_Rx_data_temp[5]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[5]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[6] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[6]), .SD (spi1_Rx_data_temp[6]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[6]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[7] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[7]), .SD (spi1_Rx_data_temp[7]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[7]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[8] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[8]), .SD (spi1_Rx_data_temp[8]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[8]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[9] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[9]), .SD (spi1_Rx_data_temp[9]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[9]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[10] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[10]), .SD (spi1_Rx_data_temp[10]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[10]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[11] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[11]), .SD (spi1_Rx_data_temp[11]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[11]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[12] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[12]), .SD (spi1_Rx_data_temp[12]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[12]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[13] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[13]), .SD (spi1_Rx_data_temp[13]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[13]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[14] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[14]), .SD (spi1_Rx_data_temp[14]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[14]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[15] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[15]), .SD (spi1_Rx_data_temp[15]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[15]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[16] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[16]), .SD (spi1_Rx_data_temp[16]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[16]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[17] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[17]), .SD (spi1_Rx_data_temp[17]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[17]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[18] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[18]), .SD (spi1_Rx_data_temp[18]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[18]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[19] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[19]), .SD (spi1_Rx_data_temp[19]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[19]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[20] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[20]), .SD (spi1_Rx_data_temp[20]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[20]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[21] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[21]), .SD (spi1_Rx_data_temp[21]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[21]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[22] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[22]), .SD (spi1_Rx_data_temp[22]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[22]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[23] (.RN (n_7), .C (SPI_CS), .D
       (spi1_conf1_asyn[23]), .SD (spi1_Rx_data_temp[23]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[23]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[0] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[0]), .SD (spi1_ele1_asyn[0]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[0]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[1] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[1]), .SD (spi1_ele1_asyn[1]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[1]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[2] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[2]), .SD (spi1_ele1_asyn[2]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[2]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[3] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[3]), .SD (spi1_ele1_asyn[3]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[3]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[4] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[4]), .SD (spi1_ele1_asyn[4]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[4]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[5] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[5]), .SD (spi1_ele1_asyn[5]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[5]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[6] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[6]), .SD (spi1_ele1_asyn[6]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[6]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[7] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[7]), .SD (spi1_ele1_asyn[7]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[7]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[8] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[8]), .SD (spi1_ele1_asyn[8]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[8]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[9] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[9]), .SD (spi1_ele1_asyn[9]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[9]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[10] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[10]), .SD (spi1_ele1_asyn[10]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[10]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[11] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[11]), .SD (spi1_ele1_asyn[11]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[11]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[12] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[12]), .SD (spi1_ele1_asyn[12]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[12]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[13] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[13]), .SD (spi1_ele1_asyn[13]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[13]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[14] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[14]), .SD (spi1_ele1_asyn[14]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[14]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[15] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[15]), .SD (spi1_ele1_asyn[15]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[15]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[16] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[16]), .SD (spi1_ele1_asyn[16]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[16]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[17] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[17]), .SD (spi1_ele1_asyn[17]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[17]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[18] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[18]), .SD (spi1_ele1_asyn[18]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[18]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[19] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[19]), .SD (spi1_ele1_asyn[19]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[19]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[20] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[20]), .SD (spi1_ele1_asyn[20]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[20]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[21] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[21]), .SD (spi1_ele1_asyn[21]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[21]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[22] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[22]), .SD (spi1_ele1_asyn[22]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[22]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[23] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[23]), .SD (spi1_ele1_asyn[23]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[23]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[24] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[24]), .SD (spi1_ele1_asyn[24]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[24]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[25] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[25]), .SD (spi1_ele1_asyn[25]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[25]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[26] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[26]), .SD (spi1_ele1_asyn[26]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[26]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[27] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[27]), .SD (spi1_ele1_asyn[27]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[27]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[28] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[28]), .SD (spi1_ele1_asyn[28]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[28]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[29] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[29]), .SD (spi1_ele1_asyn[29]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[29]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[30] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[30]), .SD (spi1_ele1_asyn[30]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[30]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[31] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[31]), .SD (spi1_ele1_asyn[31]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[31]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[0] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[0]), .SD (spi1_ele2_asyn[0]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[0]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[1] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[1]), .SD (spi1_ele2_asyn[1]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[1]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[2] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[2]), .SD (spi1_ele2_asyn[2]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[2]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[3] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[3]), .SD (spi1_ele2_asyn[3]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[3]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[4] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[4]), .SD (spi1_ele2_asyn[4]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[4]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[5] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[5]), .SD (spi1_ele2_asyn[5]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[5]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[6] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[6]), .SD (spi1_ele2_asyn[6]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[6]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[7] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[7]), .SD (spi1_ele2_asyn[7]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[7]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[8] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[8]), .SD (spi1_ele2_asyn[8]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[8]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[9] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[9]), .SD (spi1_ele2_asyn[9]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[9]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[10] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[10]), .SD (spi1_ele2_asyn[10]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[10]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[11] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[11]), .SD (spi1_ele2_asyn[11]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[11]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[12] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[12]), .SD (spi1_ele2_asyn[12]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[12]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[13] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[13]), .SD (spi1_ele2_asyn[13]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[13]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[14] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[14]), .SD (spi1_ele2_asyn[14]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[14]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[15] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[15]), .SD (spi1_ele2_asyn[15]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[15]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[16] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[16]), .SD (spi1_ele2_asyn[16]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[16]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[17] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[17]), .SD (spi1_ele2_asyn[17]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[17]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[18] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[18]), .SD (spi1_ele2_asyn[18]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[18]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[19] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[19]), .SD (spi1_ele2_asyn[19]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[19]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[20] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[20]), .SD (spi1_ele2_asyn[20]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[20]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[21] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[21]), .SD (spi1_ele2_asyn[21]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[21]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[22] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[22]), .SD (spi1_ele2_asyn[22]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[22]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[23] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[23]), .SD (spi1_ele2_asyn[23]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[23]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[24] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[24]), .SD (spi1_ele2_asyn[24]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[24]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[25] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[25]), .SD (spi1_ele2_asyn[25]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[25]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[26] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[26]), .SD (spi1_ele2_asyn[26]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[26]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[27] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[27]), .SD (spi1_ele2_asyn[27]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[27]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[28] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[28]), .SD (spi1_ele2_asyn[28]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[28]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[29] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[29]), .SD (spi1_ele2_asyn[29]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[29]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[30] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[30]), .SD (spi1_ele2_asyn[30]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[30]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[31] (.RN (n_7), .C (SPI_CS), .D
       (spi1_Rx_data_temp[31]), .SD (spi1_ele2_asyn[31]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[31]));
  EN2JI3VX0 spi1_g808__6161(.A (spi1_Rx_count[5]), .B (spi1_n_1926), .Q
       (spi1_n_1763));
  OA21JI3VX1 spi1_g930__9315(.A (spi1_n_1929), .B (spi1_Rx_count[4]),
       .C (spi1_n_1926), .Q (spi1_n_1924));
  NA2JI3VX0 spi1_g932__9945(.A (spi1_n_1929), .B (spi1_Rx_count[4]), .Q
       (spi1_n_1926));
  HAJI3VX1 spi1_g933__2883(.A (spi1_n_2000), .B (spi1_Rx_count[3]), .CO
       (spi1_n_1929), .S (spi1_n_1962));
  NA2JI3VX0 spi1_g934__2346(.A (spi1_n_1995), .B
       (spi1_Rx_data_temp[33]), .Q (spi1_n_1930));
  NO2JI3VX1 spi1_g936__1666(.A (spi1_n_1994), .B
       (spi1_Rx_data_temp[33]), .Q (spi1_n_1964));
  NA2JI3VX0 spi1_g939__7410(.A (spi1_n_1998), .B
       (spi1_Rx_data_temp[32]), .Q (spi1_n_1994));
  NO2I1JI3VX1 spi1_g940__6417(.AN (spi1_n_1998), .B
       (spi1_Rx_data_temp[32]), .Q (spi1_n_1995));
  NO3JI3VX0 spi1_g942__5477(.A (spi1_n_2001), .B (spi1_n_2014), .C
       (spi1_n_2015), .Q (spi1_n_1998));
  HAJI3VX1 spi1_g943__2398(.A (spi1_n_2018), .B (spi1_Rx_count[2]), .CO
       (spi1_n_2000), .S (spi1_n_1999));
  NA3I2JI3VX1 spi1_g965__5107(.AN (spi1_n_2010), .BN
       (spi1_Rx_count[4]), .C (spi1_Rx_count[5]), .Q (spi1_n_2001));
  NO2JI3VX0 spi1_g986__6260(.A (spi1_n_2017), .B (spi1_n_2018), .Q
       (spi1_n_2008));
  NA3I1JI3VX1 spi1_g987__4319(.AN (spi1_Rx_count[2]), .B
       (spi1_Rx_count[3]), .C (spi1_n_2017), .Q (spi1_n_2010));
  EO2JI3VX0 spi1_g988__8428(.A (IC_addr[0]), .B
       (spi1_Rx_data_temp[38]), .Q (spi1_n_2014));
  EO2JI3VX0 spi1_g989__5526(.A (IC_addr[1]), .B
       (spi1_Rx_data_temp[39]), .Q (spi1_n_2015));
  NO2JI3VX0 spi1_g991__6783(.A (spi1_Rx_count[1]), .B
       (spi1_Rx_count[0]), .Q (spi1_n_2017));
  AND2JI3VX0 spi1_g992__3680(.A (spi1_Rx_count[0]), .B
       (spi1_Rx_count[1]), .Q (spi1_n_2018));
  INJI3VX0 spi1_g993(.A (spi1_Rx_count[0]), .Q (spi1_n_2088));
  INJI3VX0 spi1_g995(.A (SPI_CS), .Q (spi1_n_2270));
  NA2I1JI3VX1 spi1_g2__1617(.AN (spi1_n_1994), .B
       (spi1_Rx_data_temp[33]), .Q (spi1_n_2271));
  NA2I1JI3VX1 spi1_g996__2802(.AN (spi1_Rx_data_temp[33]), .B
       (spi1_n_1995), .Q (spi1_n_2272));
  NA22JI3VX1 g2(.A (n_222), .B (npg1_phase_down_state), .C (n_13), .Q
       (n_733));
  AND2JI3VX0 g17231(.A (n_170), .B (n_122), .Q (n_734));
  NA3I1JI3VX1 g17232(.AN (npg1_phase_down_state), .B (n_13), .C
       (npg1_phase_down_count[0]), .Q (n_735));
  AO22JI3VX1 g17233(.A (n_574), .B (ele2[16]), .C
       (npg1_phase_up_state), .D (ele1[16]), .Q (n_736));
endmodule

