{
  "module_name": "sram_y0_x2_rtr_regs.h",
  "hash_id": "8dfb5ddc4448a4565a1489db08719cd5fa4add40d5c5be653b3d2011f0dcb056",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/sram_y0_x2_rtr_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_SRAM_Y0_X2_RTR_REGS_H_\n#define ASIC_REG_SRAM_Y0_X2_RTR_REGS_H_\n\n \n\n#define mmSRAM_Y0_X2_RTR_HBW_RD_RQ_E_ARB                             0x209100\n\n#define mmSRAM_Y0_X2_RTR_HBW_RD_RQ_W_ARB                             0x209104\n\n#define mmSRAM_Y0_X2_RTR_HBW_RD_RQ_L_ARB                             0x209110\n\n#define mmSRAM_Y0_X2_RTR_HBW_E_ARB_MAX                               0x209120\n\n#define mmSRAM_Y0_X2_RTR_HBW_W_ARB_MAX                               0x209124\n\n#define mmSRAM_Y0_X2_RTR_HBW_L_ARB_MAX                               0x209130\n\n#define mmSRAM_Y0_X2_RTR_HBW_DATA_E_ARB                              0x209140\n\n#define mmSRAM_Y0_X2_RTR_HBW_DATA_W_ARB                              0x209144\n\n#define mmSRAM_Y0_X2_RTR_HBW_DATA_L_ARB                              0x209148\n\n#define mmSRAM_Y0_X2_RTR_HBW_WR_RS_E_ARB                             0x209160\n\n#define mmSRAM_Y0_X2_RTR_HBW_WR_RS_W_ARB                             0x209164\n\n#define mmSRAM_Y0_X2_RTR_HBW_WR_RS_L_ARB                             0x209168\n\n#define mmSRAM_Y0_X2_RTR_LBW_RD_RQ_E_ARB                             0x209200\n\n#define mmSRAM_Y0_X2_RTR_LBW_RD_RQ_W_ARB                             0x209204\n\n#define mmSRAM_Y0_X2_RTR_LBW_RD_RQ_L_ARB                             0x209210\n\n#define mmSRAM_Y0_X2_RTR_LBW_E_ARB_MAX                               0x209220\n\n#define mmSRAM_Y0_X2_RTR_LBW_W_ARB_MAX                               0x209224\n\n#define mmSRAM_Y0_X2_RTR_LBW_L_ARB_MAX                               0x209230\n\n#define mmSRAM_Y0_X2_RTR_LBW_DATA_E_ARB                              0x209240\n\n#define mmSRAM_Y0_X2_RTR_LBW_DATA_W_ARB                              0x209244\n\n#define mmSRAM_Y0_X2_RTR_LBW_DATA_L_ARB                              0x209248\n\n#define mmSRAM_Y0_X2_RTR_LBW_WR_RS_E_ARB                             0x209260\n\n#define mmSRAM_Y0_X2_RTR_LBW_WR_RS_W_ARB                             0x209264\n\n#define mmSRAM_Y0_X2_RTR_LBW_WR_RS_L_ARB                             0x209268\n\n#define mmSRAM_Y0_X2_RTR_DBG_E_ARB                                   0x209300\n\n#define mmSRAM_Y0_X2_RTR_DBG_W_ARB                                   0x209304\n\n#define mmSRAM_Y0_X2_RTR_DBG_L_ARB                                   0x209310\n\n#define mmSRAM_Y0_X2_RTR_DBG_E_ARB_MAX                               0x209320\n\n#define mmSRAM_Y0_X2_RTR_DBG_W_ARB_MAX                               0x209324\n\n#define mmSRAM_Y0_X2_RTR_DBG_L_ARB_MAX                               0x209330\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}