$date
	Sat Jun  7 15:52:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! bus [15:0] $end
$var reg 1 " clock $end
$var reg 16 # iin [15:0] $end
$var reg 1 $ resetn $end
$scope module p $end
$var wire 16 % bus [15:0] $end
$var wire 1 " clock $end
$var wire 16 & iin [15:0] $end
$var wire 1 $ resetn $end
$var wire 2 ' saida_contador [1:0] $end
$var wire 8 ( regs_enable [7:0] $end
$var wire 16 ) r7_out [15:0] $end
$var wire 16 * r6_out [15:0] $end
$var wire 16 + r5_out [15:0] $end
$var wire 16 , r4_out [15:0] $end
$var wire 16 - r3_out [15:0] $end
$var wire 16 . r2_out [15:0] $end
$var wire 16 / r1_out [15:0] $end
$var wire 16 0 r0_out [15:0] $end
$var wire 4 1 mux_select [3:0] $end
$var wire 16 2 imm [15:0] $end
$var wire 16 3 data_bus [15:0] $end
$var wire 1 4 clear $end
$var wire 1 5 alu_reg_enable $end
$var wire 16 6 alu_out [15:0] $end
$var wire 2 7 alu_op_select [1:0] $end
$var wire 16 8 a_reg_out [15:0] $end
$var wire 1 9 a_reg_enable $end
$scope module a $end
$var wire 1 " clock $end
$var wire 1 9 wr_enable $end
$var wire 16 : entrada_reg [15:0] $end
$var reg 16 ; saida_reg [15:0] $end
$upscope $end
$scope module cont $end
$var wire 1 " clock $end
$var wire 1 4 clear $end
$var reg 2 < saida_cont [1:0] $end
$upscope $end
$scope module ext $end
$var wire 10 = iin [9:0] $end
$var wire 16 > imediato [15:0] $end
$upscope $end
$scope module log_ctl $end
$var wire 1 9 a_reg_enable $end
$var wire 1 5 alu_reg_enable $end
$var wire 2 ? counter [1:0] $end
$var wire 9 @ iin [8:0] $end
$var wire 1 $ resetn $end
$var wire 8 A regs_select [7:0] $end
$var wire 8 B regs_enable [7:0] $end
$var wire 2 C alu_op_select [1:0] $end
$var reg 1 4 clear $end
$var reg 4 D mux_select [3:0] $end
$var reg 3 E opcode [2:0] $end
$var reg 3 F rx [2:0] $end
$var reg 3 G ry [2:0] $end
$scope module decode $end
$var wire 3 H chave [2:0] $end
$var reg 8 I saida [7:0] $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 16 J immediate [15:0] $end
$var wire 4 K select [3:0] $end
$var wire 16 L r7 [15:0] $end
$var wire 16 M r6 [15:0] $end
$var wire 16 N r5 [15:0] $end
$var wire 16 O r4 [15:0] $end
$var wire 16 P r3 [15:0] $end
$var wire 16 Q r2 [15:0] $end
$var wire 16 R r1 [15:0] $end
$var wire 16 S r0 [15:0] $end
$var wire 16 T r [15:0] $end
$var reg 16 U saida [15:0] $end
$upscope $end
$scope module r $end
$var wire 1 " clock $end
$var wire 16 V entrada_reg [15:0] $end
$var wire 1 5 wr_enable $end
$var reg 16 W saida_reg [15:0] $end
$upscope $end
$scope module r0 $end
$var wire 1 " clock $end
$var wire 16 X entrada_reg [15:0] $end
$var wire 1 Y wr_enable $end
$var reg 16 Z saida_reg [15:0] $end
$upscope $end
$scope module r1 $end
$var wire 1 " clock $end
$var wire 16 [ entrada_reg [15:0] $end
$var wire 1 \ wr_enable $end
$var reg 16 ] saida_reg [15:0] $end
$upscope $end
$scope module r2 $end
$var wire 1 " clock $end
$var wire 16 ^ entrada_reg [15:0] $end
$var wire 1 _ wr_enable $end
$var reg 16 ` saida_reg [15:0] $end
$upscope $end
$scope module r3 $end
$var wire 1 " clock $end
$var wire 16 a entrada_reg [15:0] $end
$var wire 1 b wr_enable $end
$var reg 16 c saida_reg [15:0] $end
$upscope $end
$scope module r4 $end
$var wire 1 " clock $end
$var wire 16 d entrada_reg [15:0] $end
$var wire 1 e wr_enable $end
$var reg 16 f saida_reg [15:0] $end
$upscope $end
$scope module r5 $end
$var wire 1 " clock $end
$var wire 16 g entrada_reg [15:0] $end
$var wire 1 h wr_enable $end
$var reg 16 i saida_reg [15:0] $end
$upscope $end
$scope module r6 $end
$var wire 1 " clock $end
$var wire 16 j entrada_reg [15:0] $end
$var wire 1 k wr_enable $end
$var reg 16 l saida_reg [15:0] $end
$upscope $end
$scope module r7 $end
$var wire 1 " clock $end
$var wire 16 m entrada_reg [15:0] $end
$var wire 1 n wr_enable $end
$var reg 16 o saida_reg [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx o
0n
bz m
bx l
0k
bz j
bx i
0h
bz g
bx f
0e
bz d
bx c
0b
bz a
bx `
0_
bz ^
bx ]
0\
bz [
bx Z
0Y
bz X
bx W
bz V
bz U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
b1111 K
b11100 J
bx I
bx H
bx G
bx F
bx E
b1111 D
bx C
b0 B
bx A
b101000000 @
b0 ?
b11100 >
b11100 =
b0 <
bx ;
bz :
09
bx 8
bx 7
bx 6
05
04
bz 3
b11100 2
b1111 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
b0 (
b0 '
b1010000000011100 &
bz %
0$
b1010000000011100 #
0"
bz !
$end
#1
b11 7
b11 C
b1 A
b1 I
b0 G
b0 F
b0 H
b101 E
09
b1 '
b1 <
b1 ?
1"
#2
0"
#3
b10 '
b10 <
b10 ?
1"
#4
0"
#5
b11100 !
b11100 %
b11100 3
b11100 :
b11100 U
b11100 V
b11100 X
b11100 [
b11100 ^
b11100 a
b11100 d
b11100 g
b11100 j
b11100 m
b1000 1
b1000 D
b1000 K
1Y
b1 (
b1 B
b11 '
b11 <
b11 ?
1"
#6
0"
#7
bz !
bz %
bz 3
bz :
bz U
bz V
bz X
bz [
bz ^
bz a
bz d
bz g
bz j
bz m
b1111 1
b1111 D
b1111 K
0Y
b0 (
b0 B
b11100 0
b11100 S
b11100 Z
b0 '
b0 <
b0 ?
1"
#8
b1010 2
b1010 >
b1010 J
b1010 =
b101001000 @
0"
b1010010000001010 #
b1010010000001010 &
#9
b10 A
b10 I
b1 F
b1 H
b1 '
b1 <
b1 ?
1"
#10
0"
#11
b10 '
b10 <
b10 ?
1"
#12
0"
#13
b1010 !
b1010 %
b1010 3
b1010 :
b1010 U
b1010 V
b1010 X
b1010 [
b1010 ^
b1010 a
b1010 d
b1010 g
b1010 j
b1010 m
b1000 1
b1000 D
b1000 K
1\
b10 (
b10 B
b11 '
b11 <
b11 ?
1"
#14
0"
#15
bz !
bz %
bz 3
bz :
bz U
bz V
bz X
bz [
bz ^
bz a
bz d
bz g
bz j
bz m
b1111 1
b1111 D
b1111 K
0\
b0 (
b0 B
b1010 /
b1010 R
b1010 ]
b0 '
b0 <
b0 ?
1"
#16
b10000000 2
b10000000 >
b10000000 J
b10000000 =
b1000001 @
0"
b10000010000000 #
b10000010000000 &
#17
b11100 !
b11100 %
b11100 3
b11100 :
b11100 U
b11100 V
b11100 X
b11100 [
b11100 ^
b11100 a
b11100 d
b11100 g
b11100 j
b11100 m
b0 1
b0 D
b0 K
19
b1 7
b1 C
b1 A
b1 I
b1 G
b0 F
b0 H
b1 E
b1 '
b1 <
b1 ?
1"
#18
0"
#19
b1010 !
b1010 %
b1010 3
b1010 :
b1010 U
b1010 V
b1010 X
b1010 [
b1010 ^
b1010 a
b1010 d
b1010 g
b1010 j
b1010 m
b1 1
b1 D
b1 K
09
15
b11100 8
b11100 ;
b10 '
b10 <
b10 ?
1"
#20
0"
#21
b1001 1
b1001 D
b1001 K
1Y
b1 (
b1 B
05
b11 '
b11 <
b11 ?
b1010 6
b1010 T
b1010 W
1"
#22
0"
#23
bz !
bz %
bz 3
bz :
bz U
bz V
bz X
bz [
bz ^
bz a
bz d
bz g
bz j
bz m
b1111 1
b1111 D
b1111 K
0Y
b0 (
b0 B
b1010 0
b1010 S
b1010 Z
b0 '
b0 <
b0 ?
1"
#24
b0 2
b0 >
b0 J
b0 =
b100001000 @
0"
b1000010000000000 #
b1000010000000000 &
#25
b11 7
b11 C
b10 A
b10 I
b0 G
b1 F
b1 H
b100 E
09
b1 '
b1 <
b1 ?
1"
#26
0"
#27
b10 '
b10 <
b10 ?
1"
#28
0"
#29
b1010 !
b1010 %
b1010 3
b1010 :
b1010 U
b1010 V
b1010 X
b1010 [
b1010 ^
b1010 a
b1010 d
b1010 g
b1010 j
b1010 m
b1 1
b1 D
b1 K
b11 '
b11 <
b11 ?
1"
#30
0"
#31
bz !
bz %
bz 3
bz :
bz U
bz V
bz X
bz [
bz ^
bz a
bz d
bz g
bz j
bz m
b1111 1
b1111 D
b1111 K
b0 '
b0 <
b0 ?
1"
#32
0"
