	{"HW_ICOLL_VECTOR", 0x80000000, 4, "Interrupt Collector Interrupt Vector Address Register"},
	{"HW_ICOLL_LEVELACK", 0x80000010, 4, "Interrupt Collector Level Acknowledge Register"},
	{"HW_ICOLL_CTRL", 0x80000020, 4, "Interrupt Collector Control Register"},
	{"HW_ICOLL_VBASE", 0x80000040, 4, "Interrupt Collector Interrupt Vector Base Address Register"},
	{"HW_ICOLL_STAT", 0x80000070, 4, "Interrupt Collector Status Register"},
	{"HW_ICOLL_RAW0", 0x800000a0, 4, "Interrupt Collector Raw Interrupt Input Register 0"},
	{"HW_ICOLL_RAW1", 0x800000b0, 4, "Interrupt Collector Raw Interrupt Input Register 1"},
	{"HW_ICOLL_RAW2", 0x800000c0, 4, "Interrupt Collector Raw Interrupt Input Register 2"},
	{"HW_ICOLL_RAW3", 0x800000d0, 4, "Interrupt Collector Raw Interrupt Input Register 3"},
	{"HW_ICOLL_INTERRUPT0", 0x80000120, 4, "Interrupt Collector Interrupt Register 0"},
	{"HW_ICOLL_INTERRUPT1", 0x80000130, 4, "Interrupt Collector Interrupt Register 1"},
	{"HW_ICOLL_INTERRUPT2", 0x80000140, 4, "Interrupt Collector Interrupt Register 2"},
	{"HW_ICOLL_INTERRUPT3", 0x80000150, 4, "Interrupt Collector Interrupt Register 3"},
	{"HW_ICOLL_INTERRUPT4", 0x80000160, 4, "Interrupt Collector Interrupt Register 4"},
	{"HW_ICOLL_INTERRUPT5", 0x80000170, 4, "Interrupt Collector Interrupt Register 5"},
	{"HW_ICOLL_INTERRUPT6", 0x80000180, 4, "Interrupt Collector Interrupt Register 6"},
	{"HW_ICOLL_INTERRUPT7", 0x80000190, 4, "Interrupt Collector Interrupt Register 7"},
	{"HW_ICOLL_INTERRUPT8", 0x800001a0, 4, "Interrupt Collector Interrupt Register 8"},
	{"HW_ICOLL_INTERRUPT9", 0x800001b0, 4, "Interrupt Collector Interrupt Register 9"},
	{"HW_ICOLL_INTERRUPT10", 0x800001c0, 4, "Interrupt Collector Interrupt Register 10"},
	{"HW_ICOLL_INTERRUPT11", 0x800001d0, 4, "Interrupt Collector Interrupt Register 11"},
	{"HW_ICOLL_INTERRUPT12", 0x800001e0, 4, "Interrupt Collector Interrupt Register 12"},
	{"HW_ICOLL_INTERRUPT13", 0x800001f0, 4, "Interrupt Collector Interrupt Register 13"},
	{"HW_ICOLL_INTERRUPT14", 0x80000200, 4, "Interrupt Collector Interrupt Register 14"},
	{"HW_ICOLL_INTERRUPT15", 0x80000210, 4, "Interrupt Collector Interrupt Register 15"},
	{"HW_ICOLL_INTERRUPT16", 0x80000220, 4, "Interrupt Collector Interrupt Register 16"},
	{"HW_ICOLL_INTERRUPT17", 0x80000230, 4, "Interrupt Collector Interrupt Register 17"},
	{"HW_ICOLL_INTERRUPT18", 0x80000240, 4, "Interrupt Collector Interrupt Register 18"},
	{"HW_ICOLL_INTERRUPT19", 0x80000250, 4, "Interrupt Collector Interrupt Register 19"},
	{"HW_ICOLL_INTERRUPT20", 0x80000260, 4, "Interrupt Collector Interrupt Register 20"},
	{"HW_ICOLL_INTERRUPT21", 0x80000270, 4, "Interrupt Collector Interrupt Register 21"},
	{"HW_ICOLL_INTERRUPT22", 0x80000280, 4, "Interrupt Collector Interrupt Register 22"},
	{"HW_ICOLL_INTERRUPT23", 0x80000290, 4, "Interrupt Collector Interrupt Register 23"},
	{"HW_ICOLL_INTERRUPT24", 0x800002a0, 4, "Interrupt Collector Interrupt Register 24"},
	{"HW_ICOLL_INTERRUPT25", 0x800002b0, 4, "Interrupt Collector Interrupt Register 25"},
	{"HW_ICOLL_INTERRUPT26", 0x800002c0, 4, "Interrupt Collector Interrupt Register 26"},
	{"HW_ICOLL_INTERRUPT27", 0x800002d0, 4, "Interrupt Collector Interrupt Register 27"},
	{"HW_ICOLL_INTERRUPT28", 0x800002e0, 4, "Interrupt Collector Interrupt Register 28"},
	{"HW_ICOLL_INTERRUPT29", 0x800002f0, 4, "Interrupt Collector Interrupt Register 29"},
	{"HW_ICOLL_INTERRUPT30", 0x80000300, 4, "Interrupt Collector Interrupt Register 30"},
	{"HW_ICOLL_INTERRUPT31", 0x80000310, 4, "Interrupt Collector Interrupt Register 31"},
	{"HW_ICOLL_INTERRUPT32", 0x80000320, 4, "Interrupt Collector Interrupt Register 32"},
	{"HW_ICOLL_INTERRUPT33", 0x80000330, 4, "Interrupt Collector Interrupt Register 33"},
	{"HW_ICOLL_INTERRUPT34", 0x80000340, 4, "Interrupt Collector Interrupt Register 34"},
	{"HW_ICOLL_INTERRUPT35", 0x80000350, 4, "Interrupt Collector Interrupt Register 35"},
	{"HW_ICOLL_INTERRUPT36", 0x80000360, 4, "Interrupt Collector Interrupt Register 36"},
	{"HW_ICOLL_INTERRUPT37", 0x80000370, 4, "Interrupt Collector Interrupt Register 37"},
	{"HW_ICOLL_INTERRUPT38", 0x80000380, 4, "Interrupt Collector Interrupt Register 38"},
	{"HW_ICOLL_INTERRUPT39", 0x80000390, 4, "Interrupt Collector Interrupt Register 39"},
	{"HW_ICOLL_INTERRUPT40", 0x800003a0, 4, "Interrupt Collector Interrupt Register 40"},
	{"HW_ICOLL_INTERRUPT41", 0x800003b0, 4, "Interrupt Collector Interrupt Register 41"},
	{"HW_ICOLL_INTERRUPT42", 0x800003c0, 4, "Interrupt Collector Interrupt Register 42"},
	{"HW_ICOLL_INTERRUPT43", 0x800003d0, 4, "Interrupt Collector Interrupt Register 43"},
	{"HW_ICOLL_INTERRUPT44", 0x800003e0, 4, "Interrupt Collector Interrupt Register 44"},
	{"HW_ICOLL_INTERRUPT45", 0x800003f0, 4, "Interrupt Collector Interrupt Register 45"},
	{"HW_ICOLL_INTERRUPT46", 0x80000400, 4, "Interrupt Collector Interrupt Register 46"},
	{"HW_ICOLL_INTERRUPT47", 0x80000410, 4, "Interrupt Collector Interrupt Register 47"},
	{"HW_ICOLL_INTERRUPT48", 0x80000420, 4, "Interrupt Collector Interrupt Register 48"},
	{"HW_ICOLL_INTERRUPT49", 0x80000430, 4, "Interrupt Collector Interrupt Register 49"},
	{"HW_ICOLL_INTERRUPT50", 0x80000440, 4, "Interrupt Collector Interrupt Register 50"},
	{"HW_ICOLL_INTERRUPT51", 0x80000450, 4, "Interrupt Collector Interrupt Register 51"},
	{"HW_ICOLL_INTERRUPT52", 0x80000460, 4, "Interrupt Collector Interrupt Register 52"},
	{"HW_ICOLL_INTERRUPT53", 0x80000470, 4, "Interrupt Collector Interrupt Register 53"},
	{"HW_ICOLL_INTERRUPT54", 0x80000480, 4, "Interrupt Collector Interrupt Register 54"},
	{"HW_ICOLL_INTERRUPT55", 0x80000490, 4, "Interrupt Collector Interrupt Register 55"},
	{"HW_ICOLL_INTERRUPT56", 0x800004a0, 4, "Interrupt Collector Interrupt Register 56"},
	{"HW_ICOLL_INTERRUPT57", 0x800004b0, 4, "Interrupt Collector Interrupt Register 57"},
	{"HW_ICOLL_INTERRUPT58", 0x800004c0, 4, "Interrupt Collector Interrupt Register 58"},
	{"HW_ICOLL_INTERRUPT59", 0x800004d0, 4, "Interrupt Collector Interrupt Register 59"},
	{"HW_ICOLL_INTERRUPT60", 0x800004e0, 4, "Interrupt Collector Interrupt Register 60"},
	{"HW_ICOLL_INTERRUPT61", 0x800004f0, 4, "Interrupt Collector Interrupt Register 61"},
	{"HW_ICOLL_INTERRUPT62", 0x80000500, 4, "Interrupt Collector Interrupt Register 62"},
	{"HW_ICOLL_INTERRUPT63", 0x80000510, 4, "Interrupt Collector Interrupt Register 63"},
	{"HW_ICOLL_INTERRUPT64", 0x80000520, 4, "Interrupt Collector Interrupt Register 64"},
	{"HW_ICOLL_INTERRUPT65", 0x80000530, 4, "Interrupt Collector Interrupt Register 65"},
	{"HW_ICOLL_INTERRUPT66", 0x80000540, 4, "Interrupt Collector Interrupt Register 66"},
	{"HW_ICOLL_INTERRUPT67", 0x80000550, 4, "Interrupt Collector Interrupt Register 67"},
	{"HW_ICOLL_INTERRUPT68", 0x80000560, 4, "Interrupt Collector Interrupt Register 68"},
	{"HW_ICOLL_INTERRUPT69", 0x80000570, 4, "Interrupt Collector Interrupt Register 69"},
	{"HW_ICOLL_INTERRUPT70", 0x80000580, 4, "Interrupt Collector Interrupt Register 70"},
	{"HW_ICOLL_INTERRUPT71", 0x80000590, 4, "Interrupt Collector Interrupt Register 71"},
	{"HW_ICOLL_INTERRUPT72", 0x800005a0, 4, "Interrupt Collector Interrupt Register 72"},
	{"HW_ICOLL_INTERRUPT73", 0x800005b0, 4, "Interrupt Collector Interrupt Register 73"},
	{"HW_ICOLL_INTERRUPT74", 0x800005c0, 4, "Interrupt Collector Interrupt Register 74"},
	{"HW_ICOLL_INTERRUPT75", 0x800005d0, 4, "Interrupt Collector Interrupt Register 75"},
	{"HW_ICOLL_INTERRUPT76", 0x800005e0, 4, "Interrupt Collector Interrupt Register 76"},
	{"HW_ICOLL_INTERRUPT77", 0x800005f0, 4, "Interrupt Collector Interrupt Register 77"},
	{"HW_ICOLL_INTERRUPT78", 0x80000600, 4, "Interrupt Collector Interrupt Register 78"},
	{"HW_ICOLL_INTERRUPT79", 0x80000610, 4, "Interrupt Collector Interrupt Register 79"},
	{"HW_ICOLL_INTERRUPT80", 0x80000620, 4, "Interrupt Collector Interrupt Register 80"},
	{"HW_ICOLL_INTERRUPT81", 0x80000630, 4, "Interrupt Collector Interrupt Register 81"},
	{"HW_ICOLL_INTERRUPT82", 0x80000640, 4, "Interrupt Collector Interrupt Register 82"},
	{"HW_ICOLL_INTERRUPT83", 0x80000650, 4, "Interrupt Collector Interrupt Register 83"},
	{"HW_ICOLL_INTERRUPT84", 0x80000660, 4, "Interrupt Collector Interrupt Register 84"},
	{"HW_ICOLL_INTERRUPT85", 0x80000670, 4, "Interrupt Collector Interrupt Register 85"},
	{"HW_ICOLL_INTERRUPT86", 0x80000680, 4, "Interrupt Collector Interrupt Register 86"},
	{"HW_ICOLL_INTERRUPT87", 0x80000690, 4, "Interrupt Collector Interrupt Register 87"},
	{"HW_ICOLL_INTERRUPT88", 0x800006a0, 4, "Interrupt Collector Interrupt Register 88"},
	{"HW_ICOLL_INTERRUPT89", 0x800006b0, 4, "Interrupt Collector Interrupt Register 89"},
	{"HW_ICOLL_INTERRUPT90", 0x800006c0, 4, "Interrupt Collector Interrupt Register 90"},
	{"HW_ICOLL_INTERRUPT91", 0x800006d0, 4, "Interrupt Collector Interrupt Register 91"},
	{"HW_ICOLL_INTERRUPT92", 0x800006e0, 4, "Interrupt Collector Interrupt Register 92"},
	{"HW_ICOLL_INTERRUPT93", 0x800006f0, 4, "Interrupt Collector Interrupt Register 93"},
	{"HW_ICOLL_INTERRUPT94", 0x80000700, 4, "Interrupt Collector Interrupt Register 94"},
	{"HW_ICOLL_INTERRUPT95", 0x80000710, 4, "Interrupt Collector Interrupt Register 95"},
	{"HW_ICOLL_INTERRUPT96", 0x80000720, 4, "Interrupt Collector Interrupt Register 96"},
	{"HW_ICOLL_INTERRUPT97", 0x80000730, 4, "Interrupt Collector Interrupt Register 97"},
	{"HW_ICOLL_INTERRUPT98", 0x80000740, 4, "Interrupt Collector Interrupt Register 98"},
	{"HW_ICOLL_INTERRUPT99", 0x80000750, 4, "Interrupt Collector Interrupt Register 99"},
	{"HW_ICOLL_INTERRUPT100", 0x80000760, 4, "Interrupt Collector Interrupt Register 100"},
	{"HW_ICOLL_INTERRUPT101", 0x80000770, 4, "Interrupt Collector Interrupt Register 101"},
	{"HW_ICOLL_INTERRUPT102", 0x80000780, 4, "Interrupt Collector Interrupt Register 102"},
	{"HW_ICOLL_INTERRUPT103", 0x80000790, 4, "Interrupt Collector Interrupt Register 103"},
	{"HW_ICOLL_INTERRUPT104", 0x800007a0, 4, "Interrupt Collector Interrupt Register 104"},
	{"HW_ICOLL_INTERRUPT105", 0x800007b0, 4, "Interrupt Collector Interrupt Register 105"},
	{"HW_ICOLL_INTERRUPT106", 0x800007c0, 4, "Interrupt Collector Interrupt Register 106"},
	{"HW_ICOLL_INTERRUPT107", 0x800007d0, 4, "Interrupt Collector Interrupt Register 107"},
	{"HW_ICOLL_INTERRUPT108", 0x800007e0, 4, "Interrupt Collector Interrupt Register 108"},
	{"HW_ICOLL_INTERRUPT109", 0x800007f0, 4, "Interrupt Collector Interrupt Register 109"},
	{"HW_ICOLL_INTERRUPT110", 0x80000800, 4, "Interrupt Collector Interrupt Register 110"},
	{"HW_ICOLL_INTERRUPT111", 0x80000810, 4, "Interrupt Collector Interrupt Register 111"},
	{"HW_ICOLL_INTERRUPT112", 0x80000820, 4, "Interrupt Collector Interrupt Register 112"},
	{"HW_ICOLL_INTERRUPT113", 0x80000830, 4, "Interrupt Collector Interrupt Register 113"},
	{"HW_ICOLL_INTERRUPT114", 0x80000840, 4, "Interrupt Collector Interrupt Register 114"},
	{"HW_ICOLL_INTERRUPT115", 0x80000850, 4, "Interrupt Collector Interrupt Register 115"},
	{"HW_ICOLL_INTERRUPT116", 0x80000860, 4, "Interrupt Collector Interrupt Register 116"},
	{"HW_ICOLL_INTERRUPT117", 0x80000870, 4, "Interrupt Collector Interrupt Register 117"},
	{"HW_ICOLL_INTERRUPT118", 0x80000880, 4, "Interrupt Collector Interrupt Register 118"},
	{"HW_ICOLL_INTERRUPT119", 0x80000890, 4, "Interrupt Collector Interrupt Register 119"},
	{"HW_ICOLL_INTERRUPT120", 0x800008a0, 4, "Interrupt Collector Interrupt Register 120"},
	{"HW_ICOLL_INTERRUPT121", 0x800008b0, 4, "Interrupt Collector Interrupt Register 121"},
	{"HW_ICOLL_INTERRUPT122", 0x800008c0, 4, "Interrupt Collector Interrupt Register 122"},
	{"HW_ICOLL_INTERRUPT123", 0x800008d0, 4, "Interrupt Collector Interrupt Register 123"},
	{"HW_ICOLL_INTERRUPT124", 0x800008e0, 4, "Interrupt Collector Interrupt Register 124"},
	{"HW_ICOLL_INTERRUPT125", 0x800008f0, 4, "Interrupt Collector Interrupt Register 125"},
	{"HW_ICOLL_INTERRUPT126", 0x80000900, 4, "Interrupt Collector Interrupt Register 126"},
	{"HW_ICOLL_INTERRUPT127", 0x80000910, 4, "Interrupt Collector Interrupt Register 127"},
	{"HW_ICOLL_DEBUG", 0x80001120, 4, "Interrupt Collector Debug Register 0"},
	{"HW_ICOLL_DBGREAD0", 0x80001130, 4, "Interrupt Collector Debug Read Register 0"},
	{"HW_ICOLL_DBGREAD1", 0x80001140, 4, "Interrupt Collector Debug Read Register 1"},
	{"HW_ICOLL_DBGFLAG", 0x80001150, 4, "Interrupt Collector Debug Flag Register"},
	{"HW_ICOLL_DBGREQUEST0", 0x80001160, 4, "Interrupt Collector Debug Read Request Register 0"},
	{"HW_ICOLL_DBGREQUEST1", 0x80001170, 4, "Interrupt Collector Debug Read Request Register 1"},
	{"HW_ICOLL_DBGREQUEST2", 0x80001180, 4, "Interrupt Collector Debug Read Request Register 2"},
	{"HW_ICOLL_DBGREQUEST3", 0x80001190, 4, "Interrupt Collector Debug Read Request Register 3"},
	{"HW_ICOLL_VERSION", 0x800011e0, 4, "Interrupt Collector Version Register"},
	{"HW_HSADC_CTRL0", 0x80002000, 4, "HSADC Control Register 0"},
	{"HW_HSADC_CTRL1", 0x80002010, 4, "HSADC Control Register 1"},
	{"HW_HSADC_CTRL2", 0x80002020, 4, "HSADC Control Register 2"},
	{"HW_HSADC_SEQUENCE_SAMPLES_NUM", 0x80002030, 4, "HSADC Sequence Samples Number Register"},
	{"HW_HSADC_SEQUENCE_NUM", 0x80002040, 4, "HSADC Sequence Number Register"},
	{"HW_HSADC_FIFO_DATA", 0x80002050, 4, "HSADC FIFO Data Register"},
	{"HW_HSADC_DBG_INFO0", 0x80002060, 4, "HSADC Debug Information 0 Register"},
	{"HW_HSADC_DBG_INFO1", 0x80002070, 4, "HSADC Debug Information 1 Register"},
	{"HW_HSADC_DBG_INFO2", 0x80002080, 4, "HSADC Debug Information 2 Register"},
	{"HW_HSADC_VERSION", 0x800020b0, 4, "HSADC Version Register"},
	{"HW_APBH_CTRL0", 0x80004000, 4, "AHB to APBH Bridge Control and Status Register 0"},
	{"HW_APBH_CTRL1", 0x80004010, 4, "AHB to APBH Bridge Control and Status Register 1"},
	{"HW_APBH_CTRL2", 0x80004020, 4, "AHB to APBH Bridge Control and Status Register 2"},
	{"HW_APBH_CHANNEL_CTRL", 0x80004030, 4, "AHB to APBH Bridge Channel Register"},
	{"HW_APBH_DEVSEL", 0x80004040, 4, "AHB to APBH DMA Device Assignment Register"},
	{"HW_APBH_DMA_BURST_SIZE", 0x80004050, 4, "AHB to APBH DMA burst size"},
	{"HW_APBH_DEBUG", 0x80004060, 4, "AHB to APBH DMA Debug Register"},
	{"HW_APBH_CH0_CURCMDAR", 0x80004100, 4, "APBH DMA Channel 0 Current Command Address Register"},
	{"HW_APBH_CH0_NXTCMDAR", 0x80004110, 4, "APBH DMA Channel 0 Next Command Address Register"},
	{"HW_APBH_CH0_CMD", 0x80004120, 4, "APBH DMA Channel 0 Command Register"},
	{"HW_APBH_CH0_BAR", 0x80004130, 4, "APBH DMA Channel 0 Buffer Address Register"},
	{"HW_APBH_CH0_SEMA", 0x80004140, 4, "APBH DMA Channel 0 Semaphore Register"},
	{"HW_APBH_CH0_DEBUG1", 0x80004150, 4, "AHB to APBH DMA Channel 0 Debug Information"},
	{"HW_APBH_CH0_DEBUG2", 0x80004160, 4, "AHB to APBH DMA Channel 0 Debug Information"},
	{"HW_APBH_CH1_CURCMDAR", 0x80004170, 4, "APBH DMA Channel 1 Current Command Address Register"},
	{"HW_APBH_CH1_NXTCMDAR", 0x80004180, 4, "APBH DMA Channel 1 Next Command Address Register"},
	{"HW_APBH_CH1_CMD", 0x80004190, 4, "APBH DMA Channel 1 Command Register"},
	{"HW_APBH_CH1_BAR", 0x800041a0, 4, "APBH DMA Channel 1 Buffer Address Register"},
	{"HW_APBH_CH1_SEMA", 0x800041b0, 4, "APBH DMA Channel 1 Semaphore Register"},
	{"HW_APBH_CH1_DEBUG1", 0x800041c0, 4, "AHB to APBH DMA Channel 1 Debug Information"},
	{"HW_APBH_CH1_DEBUG2", 0x800041d0, 4, "AHB to APBH DMA Channel 1 Debug Information"},
	{"HW_APBH_CH2_CURCMDAR", 0x800041e0, 4, "APBH DMA Channel 2 Current Command Address Register"},
	{"HW_APBH_CH2_NXTCMDAR", 0x800041f0, 4, "APBH DMA Channel 2 Next Command Address Register"},
	{"HW_APBH_CH2_CMD", 0x80004200, 4, "APBH DMA Channel 2 Command Register"},
	{"HW_APBH_CH2_BAR", 0x80004210, 4, "APBH DMA Channel 2 Buffer Address Register"},
	{"HW_APBH_CH2_SEMA", 0x80004220, 4, "APBH DMA Channel 2 Semaphore Register"},
	{"HW_APBH_CH2_DEBUG1", 0x80004230, 4, "AHB to APBH DMA Channel 2 Debug Information"},
	{"HW_APBH_CH2_DEBUG2", 0x80004240, 4, "AHB to APBH DMA Channel 2 Debug Information"},
	{"HW_APBH_CH3_CURCMDAR", 0x80004250, 4, "APBH DMA Channel 3 Current Command Address Register"},
	{"HW_APBH_CH3_NXTCMDAR", 0x80004260, 4, "APBH DMA Channel 3 Next Command Address Register"},
	{"HW_APBH_CH3_CMD", 0x80004270, 4, "APBH DMA Channel 3 Command Register"},
	{"HW_APBH_CH3_BAR", 0x80004280, 4, "APBH DMA Channel 3 Buffer Address Register"},
	{"HW_APBH_CH3_SEMA", 0x80004290, 4, "APBH DMA Channel 3 Semaphore Register"},
	{"HW_APBH_CH3_DEBUG1", 0x800042a0, 4, "AHB to APBH DMA Channel 3 Debug Information"},
	{"HW_APBH_CH3_DEBUG2", 0x800042b0, 4, "AHB to APBH DMA Channel 3 Debug Information"},
	{"HW_APBH_CH4_CURCMDAR", 0x800042c0, 4, "APBH DMA Channel 4 Current Command Address Register"},
	{"HW_APBH_CH4_NXTCMDAR", 0x800042d0, 4, "APBH DMA Channel 4 Next Command Address Register"},
	{"HW_APBH_CH4_CMD", 0x800042e0, 4, "APBH DMA Channel 4 Command Register"},
	{"HW_APBH_CH4_BAR", 0x800042f0, 4, "APBH DMA Channel 4 Buffer Address Register"},
	{"HW_APBH_CH4_SEMA", 0x80004300, 4, "APBH DMA Channel 4 Semaphore Register"},
	{"HW_APBH_CH4_DEBUG1", 0x80004310, 4, "AHB to APBH DMA Channel 4 Debug Information"},
	{"HW_APBH_CH4_DEBUG2", 0x80004320, 4, "AHB to APBH DMA Channel 4 Debug Information"},
	{"HW_APBH_CH5_CURCMDAR", 0x80004330, 4, "APBH DMA Channel 5 Current Command Address Register"},
	{"HW_APBH_CH5_NXTCMDAR", 0x80004340, 4, "APBH DMA Channel 5 Next Command Address Register"},
	{"HW_APBH_CH5_CMD", 0x80004350, 4, "APBH DMA Channel 5 Command Register"},
	{"HW_APBH_CH5_BAR", 0x80004360, 4, "APBH DMA Channel 5 Buffer Address Register"},
	{"HW_APBH_CH5_SEMA", 0x80004370, 4, "APBH DMA Channel 5 Semaphore Register"},
	{"HW_APBH_CH5_DEBUG1", 0x80004380, 4, "AHB to APBH DMA Channel 5 Debug Information"},
	{"HW_APBH_CH5_DEBUG2", 0x80004390, 4, "AHB to APBH DMA Channel 5 Debug Information"},
	{"HW_APBH_CH6_CURCMDAR", 0x800043a0, 4, "APBH DMA Channel 6 Current Command Address Register"},
	{"HW_APBH_CH6_NXTCMDAR", 0x800043b0, 4, "APBH DMA Channel 6 Next Command Address Register"},
	{"HW_APBH_CH6_CMD", 0x800043c0, 4, "APBH DMA Channel 6 Command Register"},
	{"HW_APBH_CH6_BAR", 0x800043d0, 4, "APBH DMA Channel 6 Buffer Address Register"},
	{"HW_APBH_CH6_SEMA", 0x800043e0, 4, "APBH DMA Channel 6 Semaphore Register"},
	{"HW_APBH_CH6_DEBUG1", 0x800043f0, 4, "AHB to APBH DMA Channel 6 Debug Information"},
	{"HW_APBH_CH6_DEBUG2", 0x80004400, 4, "AHB to APBH DMA Channel 6 Debug Information"},
	{"HW_APBH_CH7_CURCMDAR", 0x80004410, 4, "APBH DMA Channel 7 Current Command Address Register"},
	{"HW_APBH_CH7_NXTCMDAR", 0x80004420, 4, "APBH DMA Channel 7 Next Command Address Register"},
	{"HW_APBH_CH7_CMD", 0x80004430, 4, "APBH DMA Channel 7 Command Register"},
	{"HW_APBH_CH7_BAR", 0x80004440, 4, "APBH DMA Channel 7 Buffer Address Register"},
	{"HW_APBH_CH7_SEMA", 0x80004450, 4, "APBH DMA Channel 7 Semaphore Register"},
	{"HW_APBH_CH7_DEBUG1", 0x80004460, 4, "AHB to APBH DMA Channel 7 Debug Information"},
	{"HW_APBH_CH7_DEBUG2", 0x80004470, 4, "AHB to APBH DMA Channel 7 Debug Information"},
	{"HW_APBH_CH8_CURCMDAR", 0x80004480, 4, "APBH DMA Channel 8 Current Command Address Register"},
	{"HW_APBH_CH8_NXTCMDAR", 0x80004490, 4, "APBH DMA Channel 8 Next Command Address Register"},
	{"HW_APBH_CH8_CMD", 0x800044a0, 4, "APBH DMA Channel 8 Command Register"},
	{"HW_APBH_CH8_BAR", 0x800044b0, 4, "APBH DMA Channel 8 Buffer Address Register"},
	{"HW_APBH_CH8_SEMA", 0x800044c0, 4, "APBH DMA Channel 8 Semaphore Register"},
	{"HW_APBH_CH8_DEBUG1", 0x800044d0, 4, "AHB to APBH DMA Channel 8 Debug Information"},
	{"HW_APBH_CH8_DEBUG2", 0x800044e0, 4, "AHB to APBH DMA Channel 8 Debug Information"},
	{"HW_APBH_CH9_CURCMDAR", 0x800044f0, 4, "APBH DMA Channel 9 Current Command Address Register"},
	{"HW_APBH_CH9_NXTCMDAR", 0x80004500, 4, "APBH DMA Channel 9 Next Command Address Register"},
	{"HW_APBH_CH9_CMD", 0x80004510, 4, "APBH DMA Channel 9 Command Register"},
	{"HW_APBH_CH9_BAR", 0x80004520, 4, "APBH DMA Channel 9 Buffer Address Register"},
	{"HW_APBH_CH9_SEMA", 0x80004530, 4, "APBH DMA Channel 9 Semaphore Register"},
	{"HW_APBH_CH9_DEBUG1", 0x80004540, 4, "AHB to APBH DMA Channel 9 Debug Information"},
	{"HW_APBH_CH9_DEBUG2", 0x80004550, 4, "AHB to APBH DMA Channel 9 Debug Information"},
	{"HW_APBH_CH10_CURCMDAR", 0x80004560, 4, "APBH DMA channel 10 Current Command Address Register"},
	{"HW_APBH_CH10_NXTCMDAR", 0x80004570, 4, "APBH DMA channel 10 Next Command Address Register"},
	{"HW_APBH_CH10_CMD", 0x80004580, 4, "APBH DMA channel 10 Command Register"},
	{"HW_APBH_CH10_BAR", 0x80004590, 4, "APBH DMA channel 10 Buffer Address Register"},
	{"HW_APBH_CH10_SEMA", 0x800045a0, 4, "APBH DMA channel 10 Semaphore Register"},
	{"HW_APBH_CH10_DEBUG1", 0x800045b0, 4, "AHB to APBH DMA channel 10 Debug Information"},
	{"HW_APBH_CH10_DEBUG2", 0x800045c0, 4, "AHB to APBH DMA channel 10 Debug Information"},
	{"HW_APBH_CH11_CURCMDAR", 0x800045d0, 4, "APBH DMA Channel 11 Current Command Address Register"},
	{"HW_APBH_CH11_NXTCMDAR", 0x800045e0, 4, "APBH DMA Channel 11 Next Command Address Register"},
	{"HW_APBH_CH11_CMD", 0x800045f0, 4, "APBH DMA Channel 11 Command Register"},
	{"HW_APBH_CH11_BAR", 0x80004600, 4, "APBH DMA Channel 11 Buffer Address Register"},
	{"HW_APBH_CH11_SEMA", 0x80004610, 4, "APBH DMA Channel 11 Semaphore Register"},
	{"HW_APBH_CH11_DEBUG1", 0x80004620, 4, "AHB to APBH DMA Channel 11 Debug Information"},
	{"HW_APBH_CH11_DEBUG2", 0x80004630, 4, "AHB to APBH DMA Channel 11 Debug Information"},
	{"HW_APBH_CH12_CURCMDAR", 0x80004640, 4, "APBH DMA channel 12 Current Command Address Register"},
	{"HW_APBH_CH12_NXTCMDAR", 0x80004650, 4, "APBH DMA channel 12 Next Command Address Register"},
	{"HW_APBH_CH12_CMD", 0x80004660, 4, "APBH DMA channel 12 Command Register"},
	{"HW_APBH_CH12_BAR", 0x80004670, 4, "APBH DMA channel 12 Buffer Address Register"},
	{"HW_APBH_CH12_SEMA", 0x80004680, 4, "APBH DMA channel 12 Semaphore Register"},
	{"HW_APBH_CH12_DEBUG1", 0x80004690, 4, "AHB to APBH DMA channel 12 Debug Information"},
	{"HW_APBH_CH12_DEBUG2", 0x800046a0, 4, "AHB to APBH DMA channel 12 Debug Information"},
	{"HW_APBH_CH13_CURCMDAR", 0x800046b0, 4, "APBH DMA Channel 13 Current Command Address Register"},
	{"HW_APBH_CH13_NXTCMDAR", 0x800046c0, 4, "APBH DMA Channel 13 Next Command Address Register"},
	{"HW_APBH_CH13_CMD", 0x800046d0, 4, "APBH DMA Channel 13 Command Register"},
	{"HW_APBH_CH13_BAR", 0x800046e0, 4, "APBH DMA Channel 13 Buffer Address Register"},
	{"HW_APBH_CH13_SEMA", 0x800046f0, 4, "APBH DMA Channel 13 Semaphore Register"},
	{"HW_APBH_CH13_DEBUG1", 0x80004700, 4, "AHB to APBH DMA Channel 13 Debug Information"},
	{"HW_APBH_CH13_DEBUG2", 0x80004710, 4, "AHB to APBH DMA Channel 13 Debug Information"},
	{"HW_APBH_CH14_CURCMDAR", 0x80004720, 4, "APBH DMA channel 14 Current Command Address Register"},
	{"HW_APBH_CH14_NXTCMDAR", 0x80004730, 4, "APBH DMA channel 14 Next Command Address Register"},
	{"HW_APBH_CH14_CMD", 0x80004740, 4, "APBH DMA channel 14 Command Register"},
	{"HW_APBH_CH14_BAR", 0x80004750, 4, "APBH DMA channel 14 Buffer Address Register"},
	{"HW_APBH_CH14_SEMA", 0x80004760, 4, "APBH DMA channel 14 Semaphore Register"},
	{"HW_APBH_CH14_DEBUG1", 0x80004770, 4, "AHB to APBH DMA channel 14 Debug Information"},
	{"HW_APBH_CH14_DEBUG2", 0x80004780, 4, "AHB to APBH DMA channel 14 Debug Information"},
	{"HW_APBH_CH15_CURCMDAR", 0x80004790, 4, "APBH DMA channel 15 Current Command Address Register"},
	{"HW_APBH_CH15_NXTCMDAR", 0x800047a0, 4, "APBH DMA channel 15 Next Command Address Register"},
	{"HW_APBH_CH15_CMD", 0x800047b0, 4, "APBH DMA channel 15 Command Register"},
	{"HW_APBH_CH15_BAR", 0x800047c0, 4, "APBH DMA channel 15 Buffer Address Register"},
	{"HW_APBH_CH15_SEMA", 0x800047d0, 4, "APBH DMA channel 15 Semaphore Register"},
	{"HW_APBH_CH15_DEBUG1", 0x800047e0, 4, "AHB to APBH DMA channel 15 Debug Information"},
	{"HW_APBH_CH15_DEBUG2", 0x800047f0, 4, "AHB to APBH DMA channel 15 Debug Information"},
	{"HW_APBH_VERSION", 0x80004800, 4, "APBH Bridge Version Register"},
	{"HW_PERFMON_CTRL", 0x80006000, 4, "PerfMon Control Register"},
	{"HW_PERFMON_MASTER_EN", 0x80006010, 4, "PerfMon Master Enable Register"},
	{"HW_PERFMON_TRAP_ADDR_LOW", 0x80006020, 4, "PerfMon Trap Range Low Address Register"},
	{"HW_PERFMON_TRAP_ADDR_HIGH", 0x80006030, 4, "PerfMon Trap Range High Address Register"},
	{"HW_PERFMON_LAT_THRESHOLD", 0x80006040, 4, "PerfMon Latency Threshold Register"},
	{"HW_PERFMON_ACTIVE_CYCLE", 0x80006050, 4, "PerfMon AXI Active Cycle Count Register"},
	{"HW_PERFMON_TRANSFER_COUNT", 0x80006060, 4, "PerfMon Transfer Count Register"},
	{"HW_PERFMON_TOTAL_LATENCY", 0x80006070, 4, "PerfMon Total Latency Count Register"},
	{"HW_PERFMON_DATA_COUNT", 0x80006080, 4, "PerfMon Total Data Count Register"},
	{"HW_PERFMON_MAX_LATENCY", 0x80006090, 4, "PerfMon Maximum Latency Register"},
	{"HW_PERFMON_DEBUG", 0x800060a0, 4, "PerfMon Debug Register"},
	{"HW_PERFMON_VERSION", 0x800060b0, 4, "PerfMon Version Register"},
	{"HW_BCH_CTRL", 0x8000a000, 4, "Hardware BCH ECC Accelerator Control Register"},
	{"HW_BCH_STATUS0", 0x8000a010, 4, "Hardware ECC Accelerator Status Register 0"},
	{"HW_BCH_MODE", 0x8000a020, 4, "Hardware ECC Accelerator Mode Register"},
	{"HW_BCH_ENCODEPTR", 0x8000a030, 4, "Hardware BCH ECC Loopback Encode Buffer Register"},
	{"HW_BCH_DATAPTR", 0x8000a040, 4, "Hardware BCH ECC Loopback Data Buffer Register"},
	{"HW_BCH_METAPTR", 0x8000a050, 4, "Hardware BCH ECC Loopback Metadata Buffer Register"},
	{"HW_BCH_LAYOUTSELECT", 0x8000a070, 4, "Hardware ECC Accelerator Layout Select Register"},
	{"HW_BCH_FLASH0LAYOUT0", 0x8000a080, 4, "Hardware BCH ECC Flash 0 Layout 0 Register"},
	{"HW_BCH_FLASH0LAYOUT1", 0x8000a090, 4, "Hardware BCH ECC Flash 0 Layout 1 Register"},
	{"HW_BCH_FLASH1LAYOUT0", 0x8000a0a0, 4, "Hardware BCH ECC Flash 1 Layout 0 Register"},
	{"HW_BCH_FLASH1LAYOUT1", 0x8000a0b0, 4, "Hardware BCH ECC Flash 1 Layout 1 Register"},
	{"HW_BCH_FLASH2LAYOUT0", 0x8000a0c0, 4, "Hardware BCH ECC Flash 2 Layout 0 Register"},
	{"HW_BCH_FLASH2LAYOUT1", 0x8000a0d0, 4, "Hardware BCH ECC Flash 2 Layout 1 Register"},
	{"HW_BCH_FLASH3LAYOUT0", 0x8000a0e0, 4, "Hardware BCH ECC Flash 3 Layout 0 Register"},
	{"HW_BCH_FLASH3LAYOUT1", 0x8000a0f0, 4, "Hardware BCH ECC Flash 3 Layout 1 Register"},
	{"HW_BCH_DEBUG0", 0x8000a100, 4, "Hardware BCH ECC Debug Register0"},
	{"HW_BCH_DBGKESREAD", 0x8000a110, 4, "KES Debug Read Register"},
	{"HW_BCH_DBGCSFEREAD", 0x8000a120, 4, "Chien Search Debug Read Register"},
	{"HW_BCH_DBGSYNDGENREAD", 0x8000a130, 4, "Syndrome Generator Debug Read Register"},
	{"HW_BCH_DBGAHBMREAD", 0x8000a140, 4, "Bus Master and ECC Controller Debug Read Register"},
	{"HW_BCH_BLOCKNAME", 0x8000a150, 4, "Block Name Register"},
	{"HW_BCH_VERSION", 0x8000a160, 4, "BCH Version Register"},
	{"HW_GPMI_CTRL0", 0x8000c000, 4, "GPMI Control Register 0"},
	{"HW_GPMI_COMPARE", 0x8000c010, 4, "GPMI Compare Register"},
	{"HW_GPMI_ECCCTRL", 0x8000c020, 4, "GPMI Integrated ECC Control Register"},
	{"HW_GPMI_ECCCOUNT", 0x8000c030, 4, "GPMI Integrated ECC Transfer Count Register"},
	{"HW_GPMI_PAYLOAD", 0x8000c040, 4, "GPMI Payload Address Register"},
	{"HW_GPMI_AUXILIARY", 0x8000c050, 4, "GPMI Auxiliary Address Register"},
	{"HW_GPMI_CTRL1", 0x8000c060, 4, "GPMI Control Register 1"},
	{"HW_GPMI_TIMING0", 0x8000c070, 4, "GPMI Timing Register 0"},
	{"HW_GPMI_TIMING1", 0x8000c080, 4, "GPMI Timing Register 1"},
	{"HW_GPMI_DATA", 0x8000c0a0, 4, "GPMI DMA Data Transfer Register"},
	{"HW_GPMI_STAT", 0x8000c0b0, 4, "GPMI Status Register"},
	{"HW_GPMI_DEBUG", 0x8000c0c0, 4, "GPMI Debug Information Register"},
	{"HW_GPMI_VERSION", 0x8000c0d0, 4, "GPMI Version Register"},
	{"HW_SSP0_CTRL0", 0x80010000, 4, "SSP Control Register 0"},
	{"HW_SSP0_CMD0", 0x80010010, 4, "SD/MMC Command Register 0"},
	{"HW_SSP0_CMD1", 0x80010020, 4, "SD/MMC Command Register 1"},
	{"HW_SSP0_XFER_SIZE", 0x80010030, 4, "Transfer Count Register"},
	{"HW_SSP0_BLOCK_SIZE", 0x80010040, 4, "SD/MMC BLOCK SIZE and COUNT Register"},
	{"HW_SSP0_COMPREF", 0x80010050, 4, "SD/MMC Compare Reference"},
	{"HW_SSP0_COMPMASK", 0x80010060, 4, "SD/MMC compare mask"},
	{"HW_SSP0_TIMING", 0x80010070, 4, "SSP Timing Register"},
	{"HW_SSP0_CTRL1", 0x80010080, 4, "SSP Control Register 1"},
	{"HW_SSP0_DATA", 0x80010090, 4, "SSP Data Register"},
	{"HW_SSP0_SDRESP0", 0x800100a0, 4, "SD/MMC Card Response Register 0"},
	{"HW_SSP0_SDRESP1", 0x800100b0, 4, "SD/MMC Card Response Register 1"},
	{"HW_SSP0_SDRESP2", 0x800100c0, 4, "SD/MMC Card Response Register 2"},
	{"HW_SSP0_SDRESP3", 0x800100d0, 4, "SD/MMC Card Response Register 3"},
	{"HW_SSP0_DDR_CTRL", 0x800100e0, 4, "SD/MMC Double Data Rate Control Register"},
	{"HW_SSP0_DLL_CTRL", 0x800100f0, 4, "SD/MMC DLL Control Register"},
	{"HW_SSP0_STATUS", 0x80010100, 4, "SSP Status Register"},
	{"HW_SSP0_DLL_STS", 0x80010110, 4, "SD/MMC DLL Status Register"},
	{"HW_SSP0_DEBUG", 0x80010120, 4, "SSP Debug Register"},
	{"HW_SSP1_CTRL0", 0x80012000, 4, "SSP Control Register 0"},
	{"HW_SSP1_CMD0", 0x80012010, 4, "SD/MMC Command Register 0"},
	{"HW_SSP1_CMD1", 0x80012020, 4, "SD/MMC Command Register 1"},
	{"HW_SSP1_XFER_SIZE", 0x80012030, 4, "Transfer Count Register"},
	{"HW_SSP1_BLOCK_SIZE", 0x80012040, 4, "SD/MMC BLOCK SIZE and COUNT Register"},
	{"HW_SSP1_COMPREF", 0x80012050, 4, "SD/MMC Compare Reference"},
	{"HW_SSP1_COMPMASK", 0x80012060, 4, "SD/MMC compare mask"},
	{"HW_SSP1_TIMING", 0x80012070, 4, "SSP Timing Register"},
	{"HW_SSP1_CTRL1", 0x80012080, 4, "SSP Control Register 1"},
	{"HW_SSP1_DATA", 0x80012090, 4, "SSP Data Register"},
	{"HW_SSP1_SDRESP0", 0x800120a0, 4, "SD/MMC Card Response Register 0"},
	{"HW_SSP1_SDRESP1", 0x800120b0, 4, "SD/MMC Card Response Register 1"},
	{"HW_SSP1_SDRESP2", 0x800120c0, 4, "SD/MMC Card Response Register 2"},
	{"HW_SSP1_SDRESP3", 0x800120d0, 4, "SD/MMC Card Response Register 3"},
	{"HW_SSP1_DDR_CTRL", 0x800120e0, 4, "SD/MMC Double Data Rate Control Register"},
	{"HW_SSP1_DLL_CTRL", 0x800120f0, 4, "SD/MMC DLL Control Register"},
	{"HW_SSP1_STATUS", 0x80012100, 4, "SSP Status Register"},
	{"HW_SSP1_DLL_STS", 0x80012110, 4, "SD/MMC DLL Status Register"},
	{"HW_SSP1_DEBUG", 0x80012120, 4, "SSP Debug Register"},
	{"HW_SSP2_CTRL0", 0x80014000, 4, "SSP Control Register 0"},
	{"HW_SSP2_CMD0", 0x80014010, 4, "SD/MMC Command Register 0"},
	{"HW_SSP2_CMD1", 0x80014020, 4, "SD/MMC Command Register 1"},
	{"HW_SSP2_XFER_SIZE", 0x80014030, 4, "Transfer Count Register"},
	{"HW_SSP2_BLOCK_SIZE", 0x80014040, 4, "SD/MMC BLOCK SIZE and COUNT Register"},
	{"HW_SSP2_COMPREF", 0x80014050, 4, "SD/MMC Compare Reference"},
	{"HW_SSP2_COMPMASK", 0x80014060, 4, "SD/MMC compare mask"},
	{"HW_SSP2_TIMING", 0x80014070, 4, "SSP Timing Register"},
	{"HW_SSP2_CTRL1", 0x80014080, 4, "SSP Control Register 1"},
	{"HW_SSP2_DATA", 0x80014090, 4, "SSP Data Register"},
	{"HW_SSP2_SDRESP0", 0x800140a0, 4, "SD/MMC Card Response Register 0"},
	{"HW_SSP2_SDRESP1", 0x800140b0, 4, "SD/MMC Card Response Register 1"},
	{"HW_SSP2_SDRESP2", 0x800140c0, 4, "SD/MMC Card Response Register 2"},
	{"HW_SSP2_SDRESP3", 0x800140d0, 4, "SD/MMC Card Response Register 3"},
	{"HW_SSP2_DDR_CTRL", 0x800140e0, 4, "SD/MMC Double Data Rate Control Register"},
	{"HW_SSP2_DLL_CTRL", 0x800140f0, 4, "SD/MMC DLL Control Register"},
	{"HW_SSP2_STATUS", 0x80014100, 4, "SSP Status Register"},
	{"HW_SSP2_DLL_STS", 0x80014110, 4, "SD/MMC DLL Status Register"},
	{"HW_SSP2_DEBUG", 0x80014120, 4, "SSP Debug Register"},
	{"HW_SSP3_CTRL0", 0x80016000, 4, "SSP Control Register 0"},
	{"HW_SSP3_CMD0", 0x80016010, 4, "SD/MMC Command Register 0"},
	{"HW_SSP3_CMD1", 0x80016020, 4, "SD/MMC Command Register 1"},
	{"HW_SSP3_XFER_SIZE", 0x80016030, 4, "Transfer Count Register"},
	{"HW_SSP3_BLOCK_SIZE", 0x80016040, 4, "SD/MMC BLOCK SIZE and COUNT Register"},
	{"HW_SSP3_COMPREF", 0x80016050, 4, "SD/MMC Compare Reference"},
	{"HW_SSP3_COMPMASK", 0x80016060, 4, "SD/MMC compare mask"},
	{"HW_SSP3_TIMING", 0x80016070, 4, "SSP Timing Register"},
	{"HW_SSP3_CTRL1", 0x80016080, 4, "SSP Control Register 1"},
	{"HW_SSP3_DATA", 0x80016090, 4, "SSP Data Register"},
	{"HW_SSP3_SDRESP0", 0x800160a0, 4, "SD/MMC Card Response Register 0"},
	{"HW_SSP3_SDRESP1", 0x800160b0, 4, "SD/MMC Card Response Register 1"},
	{"HW_SSP3_SDRESP2", 0x800160c0, 4, "SD/MMC Card Response Register 2"},
	{"HW_SSP3_SDRESP3", 0x800160d0, 4, "SD/MMC Card Response Register 3"},
	{"HW_SSP3_DDR_CTRL", 0x800160e0, 4, "SD/MMC Double Data Rate Control Register"},
	{"HW_SSP3_DLL_CTRL", 0x800160f0, 4, "SD/MMC DLL Control Register"},
	{"HW_SSP3_STATUS", 0x80016100, 4, "SSP Status Register"},
	{"HW_SSP3_DLL_STS", 0x80016110, 4, "SD/MMC DLL Status Register"},
	{"HW_SSP3_DEBUG", 0x80016120, 4, "SSP Debug Register"},
	{"HW_PINCTRL_CTRL", 0x80018000, 4, "PINCTRL Block Control Register"},
	{"HW_PINCTRL_MUXSEL0", 0x80018100, 4, "PINCTRL Pin Mux Select Register 0"},
	{"HW_PINCTRL_MUXSEL1", 0x80018110, 4, "PINCTRL Pin Mux Select Register 1"},
	{"HW_PINCTRL_MUXSEL2", 0x80018120, 4, "PINCTRL Pin Mux Select Register 2"},
	{"HW_PINCTRL_MUXSEL3", 0x80018130, 4, "PINCTRL Pin Mux Select Register 3"},
	{"HW_PINCTRL_MUXSEL4", 0x80018140, 4, "PINCTRL Pin Mux Select Register 4"},
	{"HW_PINCTRL_MUXSEL5", 0x80018150, 4, "PINCTRL Pin Mux Select Register 5"},
	{"HW_PINCTRL_MUXSEL6", 0x80018160, 4, "PINCTRL Pin Mux Select Register 6"},
	{"HW_PINCTRL_MUXSEL7", 0x80018170, 4, "PINCTRL Pin Mux Select Register 7"},
	{"HW_PINCTRL_MUXSEL8", 0x80018180, 4, "PINCTRL Pin Mux Select Register 8"},
	{"HW_PINCTRL_MUXSEL9", 0x80018190, 4, "PINCTRL Pin Mux Select Register 9"},
	{"HW_PINCTRL_MUXSEL10", 0x800181a0, 4, "PINCTRL Pin Mux Select Register 10"},
	{"HW_PINCTRL_MUXSEL11", 0x800181b0, 4, "PINCTRL Pin Mux Select Register 11"},
	{"HW_PINCTRL_MUXSEL12", 0x800181c0, 4, "PINCTRL Pin Mux Select Register 12"},
	{"HW_PINCTRL_MUXSEL13", 0x800181d0, 4, "PINCTRL Pin Mux Select Register 13"},
	{"HW_PINCTRL_DRIVE0", 0x80018300, 4, "PINCTRL Drive Strength and Voltage Register 0"},
	{"HW_PINCTRL_DRIVE1", 0x80018310, 4, "PINCTRL Drive Strength and Voltage Register 1"},
	{"HW_PINCTRL_DRIVE2", 0x80018320, 4, "PINCTRL Drive Strength and Voltage Register 2"},
	{"HW_PINCTRL_DRIVE3", 0x80018330, 4, "PINCTRL Drive Strength and Voltage Register 3"},
	{"HW_PINCTRL_DRIVE4", 0x80018340, 4, "PINCTRL Drive Strength and Voltage Register 4"},
	{"HW_PINCTRL_DRIVE5", 0x80018350, 4, "PINCTRL Drive Strength and Voltage Register 5"},
	{"HW_PINCTRL_DRIVE6", 0x80018360, 4, "PINCTRL Drive Strength and Voltage Register 6"},
	{"HW_PINCTRL_DRIVE7", 0x80018370, 4, "PINCTRL Drive Strength and Voltage Register 7"},
	{"HW_PINCTRL_DRIVE8", 0x80018380, 4, "PINCTRL Drive Strength and Voltage Register 8"},
	{"HW_PINCTRL_DRIVE9", 0x80018390, 4, "PINCTRL Drive Strength and Voltage Register 9"},
	{"HW_PINCTRL_DRIVE10", 0x800183a0, 4, "PINCTRL Drive Strength and Voltage Register 10"},
	{"HW_PINCTRL_DRIVE11", 0x800183b0, 4, "PINCTRL Drive Strength and Voltage Register 11"},
	{"HW_PINCTRL_DRIVE12", 0x800183c0, 4, "PINCTRL Drive Strength and Voltage Register 12"},
	{"HW_PINCTRL_DRIVE13", 0x800183d0, 4, "PINCTRL Drive Strength and Voltage Register 13"},
	{"HW_PINCTRL_DRIVE14", 0x800183e0, 4, "PINCTRL Drive Strength and Voltage Register 14"},
	{"HW_PINCTRL_DRIVE15", 0x800183f0, 4, "PINCTRL Drive Strength and Voltage Register 15"},
	{"HW_PINCTRL_DRIVE16", 0x80018400, 4, "PINCTRL Drive Strength and Voltage Register 16"},
	{"HW_PINCTRL_DRIVE17", 0x80018410, 4, "PINCTRL Drive Strength and Voltage Register 17"},
	{"HW_PINCTRL_DRIVE18", 0x80018420, 4, "PINCTRL Drive Strength and Voltage Register 18"},
	{"HW_PINCTRL_DRIVE19", 0x80018430, 4, "PINCTRL Drive Strength and Voltage Register 19"},
	{"HW_PINCTRL_PULL0", 0x80018600, 4, "PINCTRL Bank 0 Pull Up Resistor Enable Register"},
	{"HW_PINCTRL_PULL1", 0x80018610, 4, "PINCTRL Bank 1 Pull Up Resistor Enable Register"},
	{"HW_PINCTRL_PULL2", 0x80018620, 4, "PINCTRL Bank 2 Pull Up Resistor Enable Register"},
	{"HW_PINCTRL_PULL3", 0x80018630, 4, "PINCTRL Bank 3 Pull Up Resistor Enable Register"},
	{"HW_PINCTRL_PULL4", 0x80018640, 4, "PINCTRL Bank 4 Pull Up Resistor Enable Register"},
	{"HW_PINCTRL_PULL5", 0x80018650, 4, "PINCTRL Bank 5 Pad Keeper Disable Register"},
	{"HW_PINCTRL_PULL6", 0x80018660, 4, "PINCTRL Bank 6 Pad Keeper Disable Register"},
	{"HW_PINCTRL_DOUT0", 0x80018700, 4, "PINCTRL Bank 0 Data Output Register"},
	{"HW_PINCTRL_DOUT1", 0x80018710, 4, "PINCTRL Bank 1 Data Output Register"},
	{"HW_PINCTRL_DOUT2", 0x80018720, 4, "PINCTRL Bank 2 Data Output Register"},
	{"HW_PINCTRL_DOUT3", 0x80018730, 4, "PINCTRL Bank 3 Data Output Register"},
	{"HW_PINCTRL_DOUT4", 0x80018740, 4, "PINCTRL Bank 4 Data Output Register"},
	{"HW_PINCTRL_DIN0", 0x80018900, 4, "PINCTRL Bank 0 Data Input Register"},
	{"HW_PINCTRL_DIN1", 0x80018910, 4, "PINCTRL Bank 1 Data Input Register"},
	{"HW_PINCTRL_DIN2", 0x80018920, 4, "PINCTRL Bank 2 Data Input Register"},
	{"HW_PINCTRL_DIN3", 0x80018930, 4, "PINCTRL Bank 3 Data Input Register"},
	{"HW_PINCTRL_DIN4", 0x80018940, 4, "PINCTRL Bank 4 Data Input Register"},
	{"HW_PINCTRL_DOE0", 0x80018b00, 4, "PINCTRL Bank 0 Data Output Enable Register"},
	{"HW_PINCTRL_DOE1", 0x80018b10, 4, "PINCTRL Bank 1 Data Output Enable Register"},
	{"HW_PINCTRL_DOE2", 0x80018b20, 4, "PINCTRL Bank 2 Data Output Enable Register"},
	{"HW_PINCTRL_DOE3", 0x80018b30, 4, "PINCTRL Bank 3 Data Output Enable Register"},
	{"HW_PINCTRL_DOE4", 0x80018b40, 4, "PINCTRL Bank 4 Data Output Enable Register"},
	{"HW_PINCTRL_PIN2IRQ0", 0x80019000, 4, "PINCTRL Bank 0 Interrupt Select Register"},
	{"HW_PINCTRL_PIN2IRQ1", 0x80019010, 4, "PINCTRL Bank 1 Interrupt Select Register"},
	{"HW_PINCTRL_PIN2IRQ2", 0x80019020, 4, "PINCTRL Bank 2 Interrupt Select Register"},
	{"HW_PINCTRL_PIN2IRQ3", 0x80019030, 4, "PINCTRL Bank 3 Interrupt Select Register"},
	{"HW_PINCTRL_PIN2IRQ4", 0x80019040, 4, "PINCTRL Bank 4 Interrupt Select Register"},
	{"HW_PINCTRL_IRQEN0", 0x80019100, 4, "PINCTRL Bank 0 Interrupt Mask Register"},
	{"HW_PINCTRL_IRQEN1", 0x80019110, 4, "PINCTRL Bank 1 Interrupt Mask Register"},
	{"HW_PINCTRL_IRQEN2", 0x80019120, 4, "PINCTRL Bank 2 Interrupt Mask Register"},
	{"HW_PINCTRL_IRQEN3", 0x80019130, 4, "PINCTRL Bank 3 Interrupt Mask Register"},
	{"HW_PINCTRL_IRQEN4", 0x80019140, 4, "PINCTRL Bank 4 Interrupt Mask Register"},
	{"HW_PINCTRL_IRQLEVEL0", 0x80019200, 4, "PINCTRL Bank 0 Interrupt Level/Edge Register"},
	{"HW_PINCTRL_IRQLEVEL1", 0x80019210, 4, "PINCTRL Bank 1 Interrupt Level/Edge Register"},
	{"HW_PINCTRL_IRQLEVEL2", 0x80019220, 4, "PINCTRL Bank 2 Interrupt Level/Edge Register"},
	{"HW_PINCTRL_IRQLEVEL3", 0x80019230, 4, "PINCTRL Bank 3 Interrupt Level/Edge Register"},
	{"HW_PINCTRL_IRQLEVEL4", 0x80019240, 4, "PINCTRL Bank 4 Interrupt Level/Edge Register"},
	{"HW_PINCTRL_IRQPOL0", 0x80019300, 4, "PINCTRL Bank 0 Interrupt Polarity Register"},
	{"HW_PINCTRL_IRQPOL1", 0x80019310, 4, "PINCTRL Bank 1 Interrupt Polarity Register"},
	{"HW_PINCTRL_IRQPOL2", 0x80019320, 4, "PINCTRL Bank 2 Interrupt Polarity Register"},
	{"HW_PINCTRL_IRQPOL3", 0x80019330, 4, "PINCTRL Bank 3 Interrupt Polarity Register"},
	{"HW_PINCTRL_IRQPOL4", 0x80019340, 4, "PINCTRL Bank 4 Interrupt Polarity Register"},
	{"HW_PINCTRL_IRQSTAT0", 0x80019400, 4, "PINCTRL Bank 0 Interrupt Status Register"},
	{"HW_PINCTRL_IRQSTAT1", 0x80019410, 4, "PINCTRL Bank 1 Interrupt Status Register"},
	{"HW_PINCTRL_IRQSTAT2", 0x80019420, 4, "PINCTRL Bank 2 Interrupt Status Register"},
	{"HW_PINCTRL_IRQSTAT3", 0x80019430, 4, "PINCTRL Bank 3 Interrupt Status Register"},
	{"HW_PINCTRL_IRQSTAT4", 0x80019440, 4, "PINCTRL Bank 4 Interrupt Status Register"},
	{"HW_PINCTRL_EMI_ODT_CTRL", 0x80019a40, 4, "PINCTRL EMI Slice ODT Control"},
	{"HW_PINCTRL_EMI_DS_CTRL", 0x80019b80, 4, "PINCTRL EMI Slice DS Control"},
	{"HW_DIGCTL_CTRL", 0x8001c000, 4, "DIGCTL Control Register"},
	{"HW_DIGCTL_HCLKCOUNT", 0x8001c020, 4, "Free-Running HCLK Counter Register"},
	{"HW_DIGCTL_RAMCTRL", 0x8001c030, 4, "On-Chip RAM Control Register"},
	{"HW_DIGCTL_EMI_STATUS", 0x8001c040, 4, "EMI Status Register"},
	{"HW_DIGCTL_READ_MARGIN", 0x8001c050, 4, "On-Chip Memories Read Margin Register"},
	{"HW_DIGCTL_WRITEONCE", 0x8001c060, 4, "Software Write-Once Register"},
	{"HW_DIGCTL_BIST_CTL", 0x8001c070, 4, "BIST Control Register"},
	{"HW_DIGCTL_BIST_STATUS", 0x8001c080, 4, "DIGCTL Status Register"},
	{"HW_DIGCTL_ENTROPY", 0x8001c090, 4, "Entropy Register"},
	{"HW_DIGCTL_ENTROPY_LATCHED", 0x8001c0a0, 4, "Entropy Latched Register"},
	{"HW_DIGCTL_MICROSECONDS", 0x8001c0c0, 4, "Digital Control Microseconds Counter Register"},
	{"HW_DIGCTL_DBGRD", 0x8001c0d0, 4, "Digital Control Debug Read Test Register"},
	{"HW_DIGCTL_DBG", 0x8001c0e0, 4, "Digital Control Debug Register"},
	{"HW_DIGCTL_USB_LOOPBACK", 0x8001c100, 4, "USB LOOP BACK"},
	{"HW_DIGCTL_OCRAM_STATUS0", 0x8001c110, 4, "SRAM Status Register 0"},
	{"HW_DIGCTL_OCRAM_STATUS1", 0x8001c120, 4, "SRAM Status Register 1"},
	{"HW_DIGCTL_OCRAM_STATUS2", 0x8001c130, 4, "SRAM Status Register 2"},
	{"HW_DIGCTL_OCRAM_STATUS3", 0x8001c140, 4, "SRAM Status Register 3"},
	{"HW_DIGCTL_OCRAM_STATUS4", 0x8001c150, 4, "SRAM Status Register 4"},
	{"HW_DIGCTL_OCRAM_STATUS5", 0x8001c160, 4, "SRAM Status Register 5"},
	{"HW_DIGCTL_OCRAM_STATUS6", 0x8001c170, 4, "SRAM Status Register 6"},
	{"HW_DIGCTL_OCRAM_STATUS7", 0x8001c180, 4, "SRAM Status Register 7"},
	{"HW_DIGCTL_OCRAM_STATUS8", 0x8001c190, 4, "SRAM Status Register 8"},
	{"HW_DIGCTL_OCRAM_STATUS9", 0x8001c1a0, 4, "SRAM Status Register 9"},
	{"HW_DIGCTL_OCRAM_STATUS10", 0x8001c1b0, 4, "SRAM Status Register 10"},
	{"HW_DIGCTL_OCRAM_STATUS11", 0x8001c1c0, 4, "SRAM Status Register 11"},
	{"HW_DIGCTL_OCRAM_STATUS12", 0x8001c1d0, 4, "SRAM Status Register 12"},
	{"HW_DIGCTL_OCRAM_STATUS13", 0x8001c1e0, 4, "SRAM Status Register 13"},
	{"HW_DIGCTL_SCRATCH0", 0x8001c280, 4, "Digital Control Scratch Register 0"},
	{"HW_DIGCTL_SCRATCH1", 0x8001c290, 4, "Digital Control Scratch Register 1"},
	{"HW_DIGCTL_ARMCACHE", 0x8001c2a0, 4, "Digital Control ARM Cache Register"},
	{"HW_DIGCTL_DEBUG_TRAP", 0x8001c2b0, 4, "Debug Trap Control and Status for AHB Layer 0 and 3"},
	{"HW_DIGCTL_DEBUG_TRAP_L0_ADDR_LOW", 0x8001c2c0, 4, "Debug Trap Range Low Address for AHB Layer 0"},
	{"HW_DIGCTL_DEBUG_TRAP_L0_ADDR_HIGH", 0x8001c2d0, 4, "Debug Trap Range High Address for AHB Layer 0"},
	{"HW_DIGCTL_DEBUG_TRAP_L3_ADDR_LOW", 0x8001c2e0, 4, "Debug Trap Range Low Address for AHB Layer 3"},
	{"HW_DIGCTL_DEBUG_TRAP_L3_ADDR_HIGH", 0x8001c2f0, 4, "Debug Trap Range High Address for AHB Layer 3"},
	{"HW_DIGCTL_FSL", 0x8001c300, 4, "Freescale Copyright Identifier Register"},
	{"HW_DIGCTL_CHIPID", 0x8001c310, 4, "Digital Control Chip Revision Register"},
	{"HW_DIGCTL_AHB_STATS_SELECT", 0x8001c330, 4, "AHB Statistics Control Register"},
	{"HW_DIGCTL_L1_AHB_ACTIVE_CYCLES", 0x8001c370, 4, "AHB Layer 1 Transfer Count Register"},
	{"HW_DIGCTL_L1_AHB_DATA_STALLED", 0x8001c380, 4, "AHB Layer 1 Performance Metric for Stalled Bus Cycles Register"},
	{"HW_DIGCTL_L1_AHB_DATA_CYCLES", 0x8001c390, 4, "AHB Layer 1 Performance Metric for Valid Bus Cycles Register"},
	{"HW_DIGCTL_L2_AHB_ACTIVE_CYCLES", 0x8001c3a0, 4, "AHB Layer 2 Transfer Count Register"},
	{"HW_DIGCTL_L2_AHB_DATA_STALLED", 0x8001c3b0, 4, "AHB Layer 2 Performance Metric for Stalled Bus Cycles Register"},
	{"HW_DIGCTL_L2_AHB_DATA_CYCLES", 0x8001c3c0, 4, "AHB Layer 2 Performance Metric for Valid Bus Cycles Register"},
	{"HW_DIGCTL_L3_AHB_ACTIVE_CYCLES", 0x8001c3d0, 4, "AHB Layer 3 Transfer Count Register"},
	{"HW_DIGCTL_L3_AHB_DATA_STALLED", 0x8001c3e0, 4, "AHB Layer 3 Performance Metric for Stalled Bus Cycles Register"},
	{"HW_DIGCTL_L3_AHB_DATA_CYCLES", 0x8001c3f0, 4, "AHB Layer 3 Performance Metric for Valid Bus Cycles Register"},
	{"HW_DIGCTL_MPTE0_LOC", 0x8001c500, 4, "Default First Level Page Table Movable PTE Locator 0"},
	{"HW_DIGCTL_MPTE1_LOC", 0x8001c510, 4, "Default First-Level Page Table Movable PTE Locator 1"},
	{"HW_DIGCTL_MPTE2_LOC", 0x8001c520, 4, "Default First-Level Page Table Movable PTE Locator 2"},
	{"HW_DIGCTL_MPTE3_LOC", 0x8001c530, 4, "Default First-Level Page Table Movable PTE Locator 3"},
	{"HW_DIGCTL_MPTE4_LOC", 0x8001c540, 4, "Default First-Level Page Table Movable PTE Locator 4"},
	{"HW_DIGCTL_MPTE5_LOC", 0x8001c550, 4, "Default First-Level Page Table Movable PTE Locator 5"},
	{"HW_DIGCTL_MPTE6_LOC", 0x8001c560, 4, "Default First-Level Page Table Movable PTE Locator 6"},
	{"HW_DIGCTL_MPTE7_LOC", 0x8001c570, 4, "Default First-Level Page Table Movable PTE Locator 7"},
	{"HW_DIGCTL_MPTE8_LOC", 0x8001c580, 4, "Default First-Level Page Table Movable PTE Locator 8"},
	{"HW_DIGCTL_MPTE9_LOC", 0x8001c590, 4, "Default First-Level Page Table Movable PTE Locator 9"},
	{"HW_DIGCTL_MPTE10_LOC", 0x8001c5a0, 4, "Default First-Level Page Table Movable PTE Locator 10"},
	{"HW_DIGCTL_MPTE11_LOC", 0x8001c5b0, 4, "Default First-Level Page Table Movable PTE Locator 11"},
	{"HW_DIGCTL_MPTE12_LOC", 0x8001c5c0, 4, "Default First-Level Page Table Movable PTE Locator 12"},
	{"HW_DIGCTL_MPTE13_LOC", 0x8001c5d0, 4, "Default First-Level Page Table Movable PTE Locator 13"},
	{"HW_DIGCTL_MPTE14_LOC", 0x8001c5e0, 4, "Default First-Level Page Table Movable PTE Locator 14"},
	{"HW_DIGCTL_MPTE15_LOC", 0x8001c5f0, 4, "Default First-Level Page Table Movable PTE Locator 15"},
	{"HW_APBX_CTRL0", 0x80024000, 4, "AHB to APBX Bridge Control Register 0"},
	{"HW_APBX_CHANNEL_CTRL", 0x80024030, 4, "AHB to APBX Bridge Channel Register"},
	{"HW_APBX_DEVSEL", 0x80024040, 4, "AHB to APBX DMA Device Assignment Register"},
	{"HW_APBX_CH0_CURCMDAR", 0x80024100, 4, "APBX DMA Channel 0 Current Command Address Register"},
	{"HW_APBX_CH0_NXTCMDAR", 0x80024110, 4, "APBX DMA Channel 0 Next Command Address Register"},
	{"HW_APBX_CH0_CMD", 0x80024120, 4, "APBX DMA Channel 0 Command Register"},
	{"HW_APBX_CH0_BAR", 0x80024130, 4, "APBX DMA Channel 0 Buffer Address Register"},
	{"HW_APBX_CH0_SEMA", 0x80024140, 4, "APBX DMA Channel 0 Semaphore Register"},
	{"HW_APBX_CH0_DEBUG1", 0x80024150, 4, "AHB to APBX DMA Channel 0 Debug Information"},
	{"HW_APBX_CH0_DEBUG2", 0x80024160, 4, "AHB to APBX DMA Channel 0 Debug Information"},
	{"HW_APBX_CH1_CURCMDAR", 0x80024170, 4, "APBX DMA Channel 1 Current Command Address Register"},
	{"HW_APBX_CH1_NXTCMDAR", 0x80024180, 4, "APBX DMA Channel 1 Next Command Address Register"},
	{"HW_APBX_CH1_CMD", 0x80024190, 4, "APBX DMA Channel 1 Command Register"},
	{"HW_APBX_CH1_BAR", 0x800241a0, 4, "APBX DMA Channel 1 Buffer Address Register"},
	{"HW_APBX_CH1_SEMA", 0x800241b0, 4, "APBX DMA Channel 1 Semaphore Register"},
	{"HW_APBX_CH1_DEBUG1", 0x800241c0, 4, "AHB to APBX DMA Channel 1 Debug Information"},
	{"HW_APBX_CH1_DEBUG2", 0x800241d0, 4, "AHB to APBX DMA Channel 1 Debug Information"},
	{"HW_APBX_CH2_CURCMDAR", 0x800241e0, 4, "APBX DMA Channel 2 Current Command Address Register"},
	{"HW_APBX_CH2_NXTCMDAR", 0x800241f0, 4, "APBX DMA Channel 2 Next Command Address Register"},
	{"HW_APBX_CH2_CMD", 0x80024200, 4, "APBX DMA Channel 2 Command Register"},
	{"HW_APBX_CH2_BAR", 0x80024210, 4, "APBX DMA Channel 2 Buffer Address Register"},
	{"HW_APBX_CH2_SEMA", 0x80024220, 4, "APBX DMA Channel 2 Semaphore Register"},
	{"HW_APBX_CH2_DEBUG1", 0x80024230, 4, "AHB to APBX DMA Channel 2 Debug Information"},
	{"HW_APBX_CH2_DEBUG2", 0x80024240, 4, "AHB to APBX DMA Channel 2 Debug Information"},
	{"HW_APBX_CH3_CURCMDAR", 0x80024250, 4, "APBX DMA Channel 3 Current Command Address Register"},
	{"HW_APBX_CH3_NXTCMDAR", 0x80024260, 4, "APBX DMA Channel 3 Next Command Address Register"},
	{"HW_APBX_CH3_CMD", 0x80024270, 4, "APBX DMA Channel 3 Command Register"},
	{"HW_APBX_CH3_BAR", 0x80024280, 4, "APBX DMA Channel 3 Buffer Address Register"},
	{"HW_APBX_CH3_SEMA", 0x80024290, 4, "APBX DMA Channel 3 Semaphore Register"},
	{"HW_APBX_CH3_DEBUG1", 0x800242a0, 4, "AHB to APBX DMA Channel 3 Debug Information"},
	{"HW_APBX_CH3_DEBUG2", 0x800242b0, 4, "AHB to APBX DMA Channel 3 Debug Information"},
	{"HW_APBX_CH4_CURCMDAR", 0x800242c0, 4, "APBX DMA Channel 4 Current Command Address Register"},
	{"HW_APBX_CH4_NXTCMDAR", 0x800242d0, 4, "APBX DMA Channel 4 Next Command Address Register"},
	{"HW_APBX_CH4_CMD", 0x800242e0, 4, "APBX DMA Channel 4 Command Register"},
	{"HW_APBX_CH4_BAR", 0x800242f0, 4, "APBX DMA Channel 4 Buffer Address Register"},
	{"HW_APBX_CH4_SEMA", 0x80024300, 4, "APBX DMA Channel 4 Semaphore Register"},
	{"HW_APBX_CH4_DEBUG1", 0x80024310, 4, "AHB to APBX DMA Channel 4 Debug Information"},
	{"HW_APBX_CH4_DEBUG2", 0x80024320, 4, "AHB to APBX DMA Channel 4 Debug Information"},
	{"HW_APBX_CH5_CURCMDAR", 0x80024330, 4, "APBX DMA Channel 5 Current Command Address Register"},
	{"HW_APBX_CH5_NXTCMDAR", 0x80024340, 4, "APBX DMA Channel 5 Next Command Address Register"},
	{"HW_APBX_CH5_CMD", 0x80024350, 4, "APBX DMA Channel 5 Command Register"},
	{"HW_APBX_CH5_BAR", 0x80024360, 4, "APBX DMA Channel 5 Buffer Address Register"},
	{"HW_APBX_CH5_SEMA", 0x80024370, 4, "APBX DMA Channel 5 Semaphore Register"},
	{"HW_APBX_CH5_DEBUG1", 0x80024380, 4, "AHB to APBX DMA Channel 5 Debug Information"},
	{"HW_APBX_CH5_DEBUG2", 0x80024390, 4, "AHB to APBX DMA Channel 5 Debug Information"},
	{"HW_APBX_CH6_CURCMDAR", 0x800243a0, 4, "APBX DMA Channel 6 Current Command Address Register"},
	{"HW_APBX_CH6_NXTCMDAR", 0x800243b0, 4, "APBX DMA Channel 6 Next Command Address Register"},
	{"HW_APBX_CH6_CMD", 0x800243c0, 4, "APBX DMA Channel 6 Command Register"},
	{"HW_APBX_CH6_BAR", 0x800243d0, 4, "APBX DMA Channel 6 Buffer Address Register"},
	{"HW_APBX_CH6_SEMA", 0x800243e0, 4, "APBX DMA Channel 6 Semaphore Register"},
	{"HW_APBX_CH6_DEBUG1", 0x800243f0, 4, "AHB to APBX DMA Channel 6 Debug Information"},
	{"HW_APBX_CH6_DEBUG2", 0x80024400, 4, "AHB to APBX DMA Channel 6 Debug Information"},
	{"HW_APBX_CH7_CURCMDAR", 0x80024410, 4, "APBX DMA Channel 7 Current Command Address Register"},
	{"HW_APBX_CH7_NXTCMDAR", 0x80024420, 4, "APBX DMA Channel 7 Next Command Address Register"},
	{"HW_APBX_CH7_CMD", 0x80024430, 4, "APBX DMA Channel 7 Command Register"},
	{"HW_APBX_CH7_BAR", 0x80024440, 4, "APBX DMA Channel 7 Buffer Address Register"},
	{"HW_APBX_CH7_SEMA", 0x80024450, 4, "APBX DMA Channel 7 Semaphore Register"},
	{"HW_APBX_CH7_DEBUG1", 0x80024460, 4, "AHB to APBX DMA Channel 7 Debug Information"},
	{"HW_APBX_CH7_DEBUG2", 0x80024470, 4, "AHB to APBX DMA Channel 7 Debug Information"},
	{"HW_APBX_CH8_CURCMDAR", 0x80024480, 4, "APBX DMA Channel 8 Current Command Address Register"},
	{"HW_APBX_CH8_NXTCMDAR", 0x80024490, 4, "APBX DMA Channel 8 Next Command Address Register"},
	{"HW_APBX_CH8_CMD", 0x800244a0, 4, "APBX DMA Channel 8 Command Register"},
	{"HW_APBX_CH8_BAR", 0x800244b0, 4, "APBX DMA Channel 8 Buffer Address Register"},
	{"HW_APBX_CH8_SEMA", 0x800244c0, 4, "APBX DMA Channel 8 Semaphore Register"},
	{"HW_APBX_CH8_DEBUG1", 0x800244d0, 4, "AHB to APBX DMA Channel 8 Debug Information"},
	{"HW_APBX_CH8_DEBUG2", 0x800244e0, 4, "AHB to APBX DMA Channel 8 Debug Information"},
	{"HW_APBX_CH9_CURCMDAR", 0x800244f0, 4, "APBX DMA Channel 9 Current Command Address Register"},
	{"HW_APBX_CH9_NXTCMDAR", 0x80024500, 4, "APBX DMA Channel 9 Next Command Address Register"},
	{"HW_APBX_CH9_CMD", 0x80024510, 4, "APBX DMA Channel 9 Command Register"},
	{"HW_APBX_CH9_BAR", 0x80024520, 4, "APBX DMA Channel 9 Buffer Address Register"},
	{"HW_APBX_CH9_SEMA", 0x80024530, 4, "APBX DMA Channel 9 Semaphore Register"},
	{"HW_APBX_CH9_DEBUG1", 0x80024540, 4, "AHB to APBX DMA Channel 9 Debug Information"},
	{"HW_APBX_CH9_DEBUG2", 0x80024550, 4, "AHB to APBX DMA Channel 9 Debug Information"},
	{"HW_APBX_CH10_CURCMDAR", 0x80024560, 4, "APBX DMA Channel 10 Current Command Address Register"},
	{"HW_APBX_CH10_NXTCMDAR", 0x80024570, 4, "APBX DMA Channel 10 Next Command Address Register"},
	{"HW_APBX_CH10_CMD", 0x80024580, 4, "APBX DMA Channel 10 Command Register"},
	{"HW_APBX_CH10_BAR", 0x80024590, 4, "APBX DMA Channel 10 Buffer Address Register"},
	{"HW_APBX_CH10_SEMA", 0x800245a0, 4, "APBX DMA Channel 10 Semaphore Register"},
	{"HW_APBX_CH10_DEBUG1", 0x800245b0, 4, "AHB to APBX DMA Channel 10 Debug Information"},
	{"HW_APBX_CH10_DEBUG2", 0x800245c0, 4, "AHB to APBX DMA Channel 10 Debug Information"},
	{"HW_APBX_CH11_CURCMDAR", 0x800245d0, 4, "APBX DMA Channel 11 Current Command Address Register"},
	{"HW_APBX_CH11_NXTCMDAR", 0x800245e0, 4, "APBX DMA Channel 11 Next Command Address Register"},
	{"HW_APBX_CH11_CMD", 0x800245f0, 4, "APBX DMA Channel 11 Command Register"},
	{"HW_APBX_CH11_BAR", 0x80024600, 4, "APBX DMA Channel 11 Buffer Address Register"},
	{"HW_APBX_CH11_SEMA", 0x80024610, 4, "APBX DMA Channel 11 Semaphore Register"},
	{"HW_APBX_CH11_DEBUG1", 0x80024620, 4, "AHB to APBX DMA Channel 11 Debug Information"},
	{"HW_APBX_CH11_DEBUG2", 0x80024630, 4, "AHB to APBX DMA Channel 11 Debug Information"},
	{"HW_APBX_CH12_CURCMDAR", 0x80024640, 4, "APBX DMA Channel 12 Current Command Address Register"},
	{"HW_APBX_CH12_NXTCMDAR", 0x80024650, 4, "APBX DMA Channel 12 Next Command Address Register"},
	{"HW_APBX_CH12_CMD", 0x80024660, 4, "APBX DMA Channel 12 Command Register"},
	{"HW_APBX_CH12_BAR", 0x80024670, 4, "APBX DMA Channel 12 Buffer Address Register"},
	{"HW_APBX_CH12_SEMA", 0x80024680, 4, "APBX DMA Channel 12 Semaphore Register"},
	{"HW_APBX_CH12_DEBUG1", 0x80024690, 4, "AHB to APBX DMA Channel 12 Debug Information"},
	{"HW_APBX_CH12_DEBUG2", 0x800246a0, 4, "AHB to APBX DMA Channel 12 Debug Information"},
	{"HW_APBX_CH13_CURCMDAR", 0x800246b0, 4, "APBX DMA Channel 13 Current Command Address Register"},
	{"HW_APBX_CH13_NXTCMDAR", 0x800246c0, 4, "APBX DMA Channel 13 Next Command Address Register"},
	{"HW_APBX_CH13_CMD", 0x800246d0, 4, "APBX DMA Channel 13 Command Register"},
	{"HW_APBX_CH13_BAR", 0x800246e0, 4, "APBX DMA Channel 13 Buffer Address Register"},
	{"HW_APBX_CH13_SEMA", 0x800246f0, 4, "APBX DMA Channel 13 Semaphore Register"},
	{"HW_APBX_CH13_DEBUG1", 0x80024700, 4, "AHB to APBX DMA Channel 13 Debug Information"},
	{"HW_APBX_CH13_DEBUG2", 0x80024710, 4, "AHB to APBX DMA Channel 13 Debug Information"},
	{"HW_APBX_CH14_CURCMDAR", 0x80024720, 4, "APBX DMA Channel 14 Current Command Address Register"},
	{"HW_APBX_CH14_NXTCMDAR", 0x80024730, 4, "APBX DMA Channel 14 Next Command Address Register"},
	{"HW_APBX_CH14_CMD", 0x80024740, 4, "APBX DMA Channel 14 Command Register"},
	{"HW_APBX_CH14_BAR", 0x80024750, 4, "APBX DMA Channel 14 Buffer Address Register"},
	{"HW_APBX_CH14_SEMA", 0x80024760, 4, "APBX DMA Channel 14 Semaphore Register"},
	{"HW_APBX_CH14_DEBUG1", 0x80024770, 4, "AHB to APBX DMA Channel 14 Debug Information"},
	{"HW_APBX_CH14_DEBUG2", 0x80024780, 4, "AHB to APBX DMA Channel 14 Debug Information"},
	{"HW_APBX_CH15_CURCMDAR", 0x80024790, 4, "APBX DMA Channel 15 Current Command Address Register"},
	{"HW_APBX_CH15_NXTCMDAR", 0x800247a0, 4, "APBX DMA Channel 15 Next Command Address Register"},
	{"HW_APBX_CH15_CMD", 0x800247b0, 4, "APBX DMA Channel 15 Command Register"},
	{"HW_APBX_CH15_BAR", 0x800247c0, 4, "APBX DMA Channel 15 Buffer Address Register"},
	{"HW_APBX_CH15_SEMA", 0x800247d0, 4, "APBX DMA Channel 15 Semaphore Register"},
	{"HW_APBX_CH15_DEBUG1", 0x800247e0, 4, "AHB to APBX DMA Channel 15 Debug Information"},
	{"HW_APBX_CH15_DEBUG2", 0x800247f0, 4, "AHB to APBX DMA Channel 15 Debug Information"},
	{"HW_APBX_VERSION", 0x80024800, 4, "APBX Bridge Version Register"},
	{"HW_DCP_CTRL", 0x80028000, 4, "DCP Control Register 0"},
	{"HW_DCP_STAT", 0x80028010, 4, "DCP Status Register"},
	{"HW_DCP_CHANNELCTRL", 0x80028020, 4, "DCP Channel Control Register"},
	{"HW_DCP_CAPABILITY0", 0x80028030, 4, "DCP Capability 0 Register"},
	{"HW_DCP_CAPABILITY1", 0x80028040, 4, "DCP Capability 1 Register"},
	{"HW_DCP_CONTEXT", 0x80028050, 4, "DCP Context Buffer Pointer"},
	{"HW_DCP_KEY", 0x80028060, 4, "DCP Key Index"},
	{"HW_DCP_KEYDATA", 0x80028070, 4, "DCP Key Data"},
	{"HW_DCP_PACKET0", 0x80028080, 4, "DCP Work Packet 0 Status Register"},
	{"HW_DCP_PACKET1", 0x80028090, 4, "DCP Work Packet 1 Status Register"},
	{"HW_DCP_PACKET2", 0x800280a0, 4, "DCP Work Packet 2 Status Register"},
	{"HW_DCP_PACKET3", 0x800280b0, 4, "DCP Work Packet 3 Status Register"},
	{"HW_DCP_PACKET4", 0x800280c0, 4, "DCP Work Packet 4 Status Register"},
	{"HW_DCP_PACKET5", 0x800280d0, 4, "DCP Work Packet 5 Status Register"},
	{"HW_DCP_PACKET6", 0x800280e0, 4, "DCP Work Packet 6 Status Register"},
	{"HW_DCP_CH0CMDPTR", 0x80028100, 4, "DCP Channel 0 Command Pointer Address Register"},
	{"HW_DCP_CH0SEMA", 0x80028110, 4, "DCP Channel 0 Semaphore Register"},
	{"HW_DCP_CH0STAT", 0x80028120, 4, "DCP Channel 0 Status Register"},
	{"HW_DCP_CH0OPTS", 0x80028130, 4, "DCP Channel 0 Options Register"},
	{"HW_DCP_CH1CMDPTR", 0x80028140, 4, "DCP Channel 1 Command Pointer Address Register"},
	{"HW_DCP_CH1SEMA", 0x80028150, 4, "DCP Channel 1 Semaphore Register"},
	{"HW_DCP_CH1STAT", 0x80028160, 4, "DCP Channel 1 Status Register"},
	{"HW_DCP_CH1OPTS", 0x80028170, 4, "DCP Channel 1 Options Register"},
	{"HW_DCP_CH2CMDPTR", 0x80028180, 4, "DCP Channel 2 Command Pointer Address Register"},
	{"HW_DCP_CH2SEMA", 0x80028190, 4, "DCP Channel 2 Semaphore Register"},
	{"HW_DCP_CH2STAT", 0x800281a0, 4, "DCP Channel 2 Status Register"},
	{"HW_DCP_CH2OPTS", 0x800281b0, 4, "DCP Channel 2 Options Register"},
	{"HW_DCP_CH3CMDPTR", 0x800281c0, 4, "DCP Channel 3 Command Pointer Address Register"},
	{"HW_DCP_CH3SEMA", 0x800281d0, 4, "DCP Channel 3 Semaphore Register"},
	{"HW_DCP_CH3STAT", 0x800281e0, 4, "DCP Channel 3 Status Register"},
	{"HW_DCP_CH3OPTS", 0x800281f0, 4, "DCP Channel 3 Options Register"},
	{"HW_DCP_DBGSELECT", 0x80028400, 4, "DCP Debug Select Register"},
	{"HW_DCP_DBGDATA", 0x80028410, 4, "DCP Debug Data Register"},
	{"HW_DCP_PAGETABLE", 0x80028420, 4, "DCP Page Table Register"},
	{"HW_DCP_VERSION", 0x80028430, 4, "DCP Version Register"},
	{"HW_PXP_CTRL", 0x8002a000, 4, "PXP Control Register 0"},
	{"HW_PXP_STAT", 0x8002a010, 4, "PXP Status Register"},
	{"HW_PXP_OUTBUF", 0x8002a020, 4, "Output Frame Buffer Pointer"},
	{"HW_PXP_OUTBUF2", 0x8002a030, 4, "Output Frame Buffer Pointer #2"},
	{"HW_PXP_OUTSIZE", 0x8002a040, 4, "PXP Output Buffer Size"},
	{"HW_PXP_S0BUF", 0x8002a050, 4, "PXP Source 0 (video) Input Buffer Pointer"},
	{"HW_PXP_S0UBUF", 0x8002a060, 4, "Source 0 U/Cb or 2 Plane UV Input Buffer Pointer"},
	{"HW_PXP_S0VBUF", 0x8002a070, 4, "Source 0 V/Cr Input Buffer Pointer"},
	{"HW_PXP_S0PARAM", 0x8002a080, 4, "PXP Source 0 (video) Buffer Parameters"},
	{"HW_PXP_S0BACKGROUND", 0x8002a090, 4, "Source 0 Background Color"},
	{"HW_PXP_S0CROP", 0x8002a0a0, 4, "Source 0 Cropping Register"},
	{"HW_PXP_S0SCALE", 0x8002a0b0, 4, "Source 0 Scale Factor Register"},
	{"HW_PXP_S0OFFSET", 0x8002a0c0, 4, "Source 0 Scale Offset Register"},
	{"HW_PXP_CSCCOEFF0", 0x8002a0d0, 4, "Color Space Conversion Coefficient Register 0"},
	{"HW_PXP_CSCCOEFF1", 0x8002a0e0, 4, "Color Space Conversion Coefficient Register 1"},
	{"HW_PXP_CSCCOEFF2", 0x8002a0f0, 4, "Color Space Conversion Coefficient Register 2"},
	{"HW_PXP_NEXT", 0x8002a100, 4, "PXP Next Frame Pointer"},
	{"HW_PXP_S0COLORKEYLOW", 0x8002a180, 4, "PXP S0 Color Key Low"},
	{"HW_PXP_S0COLORKEYHIGH", 0x8002a190, 4, "PXP S0 Color Key High"},
	{"HW_PXP_OLCOLORKEYLOW", 0x8002a1a0, 4, "PXP Overlay Color Key Low"},
	{"HW_PXP_OLCOLORKEYHIGH", 0x8002a1b0, 4, "PXP Overlay Color Key High"},
	{"HW_PXP_DEBUGCTRL", 0x8002a1d0, 4, "PXP Debug Control Register"},
	{"HW_PXP_DEBUG", 0x8002a1e0, 4, "PXP Debug Register"},
	{"HW_PXP_VERSION", 0x8002a1f0, 4, "PXP Version Register"},
	{"HW_PXP_OL0", 0x8002a200, 4, "PXP Overlay 0 Buffer Pointer"},
	{"HW_PXP_OL0SIZE", 0x8002a210, 4, "PXP Overlay 0 Size"},
	{"HW_PXP_OL0PARAM", 0x8002a220, 4, "PXP Overlay 0 Parameters"},
	{"HW_PXP_OL0PARAM2", 0x8002a230, 4, "PXP Overlay 0 Parameters 2"},
	{"HW_PXP_OL1", 0x8002a240, 4, "PXP Overlay 1 Buffer Pointer"},
	{"HW_PXP_OL1SIZE", 0x8002a250, 4, "PXP Overlay 1 Size"},
	{"HW_PXP_OL1PARAM", 0x8002a260, 4, "PXP Overlay 1 Parameters"},
	{"HW_PXP_OL1PARAM2", 0x8002a270, 4, "PXP Overlay 1 Parameters 2"},
	{"HW_PXP_OL2", 0x8002a280, 4, "PXP Overlay 2 Buffer Pointer"},
	{"HW_PXP_OL2SIZE", 0x8002a290, 4, "PXP Overlay 2 Size"},
	{"HW_PXP_OL2PARAM", 0x8002a2a0, 4, "PXP Overlay 2 Parameters"},
	{"HW_PXP_OL2PARAM2", 0x8002a2b0, 4, "PXP Overlay 2 Parameters 2"},
	{"HW_PXP_OL3", 0x8002a2c0, 4, "PXP Overlay 3 Buffer Pointer"},
	{"HW_PXP_OL3SIZE", 0x8002a2d0, 4, "PXP Overlay 3 Size"},
	{"HW_PXP_OL3PARAM", 0x8002a2e0, 4, "PXP Overlay 3 Parameters"},
	{"HW_PXP_OL3PARAM2", 0x8002a2f0, 4, "PXP Overlay 3 Parameters 2"},
	{"HW_PXP_OL4", 0x8002a300, 4, "PXP Overlay 4 Buffer Pointer"},
	{"HW_PXP_OL4SIZE", 0x8002a310, 4, "PXP Overlay 4 Size"},
	{"HW_PXP_OL4PARAM", 0x8002a320, 4, "PXP Overlay 4 Parameters"},
	{"HW_PXP_OL4PARAM2", 0x8002a330, 4, "PXP Overlay 4 Parameters 2"},
	{"HW_PXP_OL5", 0x8002a340, 4, "PXP Overlay 5 Buffer Pointer"},
	{"HW_PXP_OL5SIZE", 0x8002a350, 4, "PXP Overlay 5 Size"},
	{"HW_PXP_OL5PARAM", 0x8002a360, 4, "PXP Overlay 5 Parameters"},
	{"HW_PXP_OL5PARAM2", 0x8002a370, 4, "PXP Overlay 5 Parameters 2"},
	{"HW_PXP_OL6", 0x8002a380, 4, "PXP Overlay 6 Buffer Pointer"},
	{"HW_PXP_OL6SIZE", 0x8002a390, 4, "PXP Overlay 6 Size"},
	{"HW_PXP_OL6PARAM", 0x8002a3a0, 4, "PXP Overlay 6 Parameters"},
	{"HW_PXP_OL6PARAM2", 0x8002a3b0, 4, "PXP Overlay 6 Parameters 2"},
	{"HW_PXP_OL7", 0x8002a3c0, 4, "PXP Overlay 7 Buffer Pointer"},
	{"HW_PXP_OL7SIZE", 0x8002a3d0, 4, "PXP Overlay 7 Size"},
	{"HW_PXP_OL7PARAM", 0x8002a3e0, 4, "PXP Overlay 7 Parameters"},
	{"HW_PXP_OL7PARAM2", 0x8002a3f0, 4, "PXP Overlay 7 Parameters 2"},
	{"HW_OCOTP_CTRL", 0x8002c000, 4, "OTP Controller Control Register"},
	{"HW_OCOTP_DATA", 0x8002c010, 4, "OTP Controller Write Data Register"},
	{"HW_OCOTP_CUST0", 0x8002c020, 4, "Value of OTP Bank0 Word0 (Customer)"},
	{"HW_OCOTP_CUST1", 0x8002c030, 4, "Value of OTP Bank0 Word1 (Customer)"},
	{"HW_OCOTP_CUST2", 0x8002c040, 4, "Value of OTP Bank0 Word2 (Customer)"},
	{"HW_OCOTP_CUST3", 0x8002c050, 4, "Value of OTP Bank0 Word3 (Customer)"},
	{"HW_OCOTP_CRYPTO0", 0x8002c060, 4, "Value of OTP Bank0 Word4 (Crypto Key)"},
	{"HW_OCOTP_CRYPTO1", 0x8002c070, 4, "Value of OTP Bank0 Word5 (Crypto Key)"},
	{"HW_OCOTP_CRYPTO2", 0x8002c080, 4, "Value of OTP Bank0 Word6 (Crypto Key)"},
	{"HW_OCOTP_CRYPTO3", 0x8002c090, 4, "Value of OTP Bank0 Word7 (Crypto Key)"},
	{"HW_OCOTP_HWCAP0", 0x8002c0a0, 4, "HW Capability Shadow Register 0"},
	{"HW_OCOTP_HWCAP1", 0x8002c0b0, 4, "HW Capability Shadow Register 1"},
	{"HW_OCOTP_HWCAP2", 0x8002c0c0, 4, "HW Capability Shadow Register 2"},
	{"HW_OCOTP_HWCAP3", 0x8002c0d0, 4, "HW Capability Shadow Register 3"},
	{"HW_OCOTP_HWCAP4", 0x8002c0e0, 4, "HW Capability Shadow Register 4"},
	{"HW_OCOTP_HWCAP5", 0x8002c0f0, 4, "HW Capability Shadow Register 5"},
	{"HW_OCOTP_SWCAP", 0x8002c100, 4, "SW Capability Shadow Register"},
	{"HW_OCOTP_CUSTCAP", 0x8002c110, 4, "Customer Capability Shadow Register"},
	{"HW_OCOTP_LOCK", 0x8002c120, 4, "LOCK Shadow Register OTP Bank 2 Word 0"},
	{"HW_OCOTP_OPS0", 0x8002c130, 4, "Value of OTP Bank2 Word1 (Freescale OPS0)"},
	{"HW_OCOTP_OPS1", 0x8002c140, 4, "Value of OTP Bank2 Word2 (Freescale OPS1)"},
	{"HW_OCOTP_OPS2", 0x8002c150, 4, "Value of OTP Bank2 Word3 (Freescale OPS2)"},
	{"HW_OCOTP_OPS3", 0x8002c160, 4, "Value of OTP Bank2 Word4 (Freescale OPS3)"},
	{"HW_OCOTP_UN0", 0x8002c170, 4, "Value of OTP Bank2 Word5 (Unassigned0)"},
	{"HW_OCOTP_UN1", 0x8002c180, 4, "Value of OTP Bank2 Word6 (Unassigned1)"},
	{"HW_OCOTP_UN2", 0x8002c190, 4, "Value of OTP Bank2 Word7 (Unassigned2)"},
	{"HW_OCOTP_ROM0", 0x8002c1a0, 4, "Shadow Register for OTP Bank3 Word0 (ROM Use 0)"},
	{"HW_OCOTP_ROM1", 0x8002c1b0, 4, "Shadow Register for OTP Bank3 Word1 (ROM Use 1)"},
	{"HW_OCOTP_ROM2", 0x8002c1c0, 4, "Shadow Register for OTP Bank3 Word2 (ROM Use 2)"},
	{"HW_OCOTP_ROM3", 0x8002c1d0, 4, "Shadow Register for OTP Bank3 Word3 (ROM Use 3)"},
	{"HW_OCOTP_ROM4", 0x8002c1e0, 4, "Shadow Register for OTP Bank3 Word4 (ROM Use 4)"},
	{"HW_OCOTP_ROM5", 0x8002c1f0, 4, "Shadow Register for OTP Bank3 Word5 (ROM Use 5)"},
	{"HW_OCOTP_ROM6", 0x8002c200, 4, "Shadow Register for OTP Bank3 Word6 (ROM Use 6)"},
	{"HW_OCOTP_ROM7", 0x8002c210, 4, "Shadow Register for OTP Bank3 Word7 (ROM Use 7)"},
	{"HW_OCOTP_SRK0", 0x8002c220, 4, "Shadow Register for OTP Bank4 Word0 (Data Use 0)"},
	{"HW_OCOTP_SRK1", 0x8002c230, 4, "Shadow Register for OTP Bank4 Word1 (Data Use 1)"},
	{"HW_OCOTP_SRK2", 0x8002c240, 4, "Shadow Register for OTP Bank4 Word2 (Data Use 2)"},
	{"HW_OCOTP_SRK3", 0x8002c250, 4, "Shadow Register for OTP Bank4 Word3 (Data Use 3)"},
	{"HW_OCOTP_SRK4", 0x8002c260, 4, "Shadow Register for OTP Bank4 Word4 (Data Use 4)"},
	{"HW_OCOTP_SRK5", 0x8002c270, 4, "Shadow Register for OTP Bank4 Word5 (Data Use 5)"},
	{"HW_OCOTP_SRK6", 0x8002c280, 4, "Shadow Register for OTP Bank4 Word6 (Data Use 6)"},
	{"HW_OCOTP_SRK7", 0x8002c290, 4, "Shadow Register for OTP Bank4 Word7 (Data Use 7)"},
	{"HW_OCOTP_VERSION", 0x8002c2a0, 4, "OTP Controller Version Register"},
	{"HW_LCDIF_CTRL", 0x80030000, 4, "LCDIF General Control Register"},
	{"HW_LCDIF_CTRL1", 0x80030010, 4, "LCDIF General Control1 Register"},
	{"HW_LCDIF_CTRL2", 0x80030020, 4, "LCDIF General Control2 Register"},
	{"HW_LCDIF_TRANSFER_COUNT", 0x80030030, 4, "LCDIF Horizontal and Vertical Valid Data Count Register"},
	{"HW_LCDIF_CUR_BUF", 0x80030040, 4, "LCD Interface Current Buffer Address Register"},
	{"HW_LCDIF_NEXT_BUF", 0x80030050, 4, "LCD Interface Next Buffer Address Register"},
	{"HW_LCDIF_TIMING", 0x80030060, 4, "LCD Interface Timing Register"},
	{"HW_LCDIF_VDCTRL0", 0x80030070, 4, "LCDIF VSYNC Mode and Dotclk Mode Control Register0"},
	{"HW_LCDIF_VDCTRL1", 0x80030080, 4, "LCDIF VSYNC Mode and Dotclk Mode Control Register1"},
	{"HW_LCDIF_VDCTRL2", 0x80030090, 4, "LCDIF VSYNC Mode and Dotclk Mode Control Register2"},
	{"HW_LCDIF_VDCTRL3", 0x800300a0, 4, "LCDIF VSYNC Mode and Dotclk Mode Control Register3"},
	{"HW_LCDIF_VDCTRL4", 0x800300b0, 4, "LCDIF VSYNC Mode and Dotclk Mode Control Register4"},
	{"HW_LCDIF_DVICTRL0", 0x800300c0, 4, "Digital Video Interface Control0 Register"},
	{"HW_LCDIF_DVICTRL1", 0x800300d0, 4, "Digital Video Interface Control1 Register"},
	{"HW_LCDIF_DVICTRL2", 0x800300e0, 4, "Digital Video Interface Control2 Register"},
	{"HW_LCDIF_DVICTRL3", 0x800300f0, 4, "Digital Video Interface Control3 Register"},
	{"HW_LCDIF_DVICTRL4", 0x80030100, 4, "Digital Video Interface Control4 Register"},
	{"HW_LCDIF_CSC_COEFF0", 0x80030110, 4, "RGB to YCbCr 4:2:2 CSC Coefficient0 Register"},
	{"HW_LCDIF_CSC_COEFF1", 0x80030120, 4, "RGB to YCbCr 4:2:2 CSC Coefficient1 Register"},
	{"HW_LCDIF_CSC_COEFF2", 0x80030130, 4, "RGB to YCbCr 4:2:2 CSC Coefficent2 Register"},
	{"HW_LCDIF_CSC_COEFF3", 0x80030140, 4, "RGB to YCbCr 4:2:2 CSC Coefficient3 Register"},
	{"HW_LCDIF_CSC_COEFF4", 0x80030150, 4, "RGB to YCbCr 4:2:2 CSC Coefficient4 Register"},
	{"HW_LCDIF_CSC_OFFSET", 0x80030160, 4, "RGB to YCbCr 4:2:2 CSC Offset Register"},
	{"HW_LCDIF_CSC_LIMIT", 0x80030170, 4, "RGB to YCbCr 4:2:2 CSC Limit Register"},
	{"HW_LCDIF_DATA", 0x80030180, 4, "LCD Interface Data Register"},
	{"HW_LCDIF_BM_ERROR_STAT", 0x80030190, 4, "Bus Master Error Status Register"},
	{"HW_LCDIF_CRC_STAT", 0x800301a0, 4, "CRC Status Register"},
	{"HW_LCDIF_STAT", 0x800301b0, 4, "LCD Interface Status Register"},
	{"HW_LCDIF_VERSION", 0x800301c0, 4, "LCD Interface Version Register"},
	{"HW_LCDIF_DEBUG0", 0x800301d0, 4, "LCD Interface Debug0 Register"},
	{"HW_LCDIF_DEBUG1", 0x800301e0, 4, "LCD Interface Debug1 Register"},
	{"HW_LCDIF_DEBUG2", 0x800301f0, 4, "LCD Interface Debug2 Register"},
	{"HW_CAN0_MCR", 0x80032000, 4, "Module Configuration Register"},
	{"HW_CAN0_CTRL", 0x80032004, 4, "Control Register"},
	{"HW_CAN0_TIMER", 0x80032008, 4, "Free Running Timer"},
	{"HW_CAN0_RXGMASK", 0x80032010, 4, "Rx Global Mask"},
	{"HW_CAN0_RX14MASK", 0x80032014, 4, "Rx 14 Mask"},
	{"HW_CAN0_RX15MASK", 0x80032018, 4, "Rx 15 Mask"},
	{"HW_CAN0_ECR", 0x8003201c, 4, "Error Counter Register"},
	{"HW_CAN0_ESR", 0x80032020, 4, "Error and Status Register"},
	{"HW_CAN0_IMASK2", 0x80032024, 4, "Interrupt Masks 2 Register"},
	{"HW_CAN0_IMASK1", 0x80032028, 4, "Interrupt Masks 1 Register"},
	{"HW_CAN0_IFLAG2", 0x8003202c, 4, "Interrupt Flags 2 Register"},
	{"HW_CAN0_IFLAG1", 0x80032030, 4, "Interrupt Flags 1 Register"},
	{"HW_CAN0_GFWR", 0x80032034, 4, "Glitch Filter Width Register"},
	{"HW_CAN1_MCR", 0x80034000, 4, "Module Configuration Register"},
	{"HW_CAN1_CTRL", 0x80034004, 4, "Control Register"},
	{"HW_CAN1_TIMER", 0x80034008, 4, "Free Running Timer"},
	{"HW_CAN1_RXGMASK", 0x80034010, 4, "Rx Global Mask"},
	{"HW_CAN1_RX14MASK", 0x80034014, 4, "Rx 14 Mask"},
	{"HW_CAN1_RX15MASK", 0x80034018, 4, "Rx 15 Mask"},
	{"HW_CAN1_ECR", 0x8003401c, 4, "Error Counter Register"},
	{"HW_CAN1_ESR", 0x80034020, 4, "Error and Status Register"},
	{"HW_CAN1_IMASK2", 0x80034024, 4, "Interrupt Masks 2 Register"},
	{"HW_CAN1_IMASK1", 0x80034028, 4, "Interrupt Masks 1 Register"},
	{"HW_CAN1_IFLAG2", 0x8003402c, 4, "Interrupt Flags 2 Register"},
	{"HW_CAN1_IFLAG1", 0x80034030, 4, "Interrupt Flags 1 Register"},
	{"HW_CAN1_GFWR", 0x80034034, 4, "Glitch Filter Width Register"},
	{"HW_CLKCTRL_PLL0CTRL0", 0x80040000, 4, "System PLL0, System/USB0 PLL Control Register 0"},
	{"HW_CLKCTRL_PLL0CTRL1", 0x80040010, 4, "System PLL0, System/USB0 PLL Control Register 1"},
	{"HW_CLKCTRL_PLL1CTRL0", 0x80040020, 4, "System PLL1, USB1 PLL Control Register 0"},
	{"HW_CLKCTRL_PLL1CTRL1", 0x80040030, 4, "System PLL1, USB1 PLL Control Register 1"},
	{"HW_CLKCTRL_PLL2CTRL0", 0x80040040, 4, "System PLL2, Ethernet PLL Control Register 0"},
	{"HW_CLKCTRL_CPU", 0x80040050, 4, "CPU Clock Control Register"},
	{"HW_CLKCTRL_HBUS", 0x80040060, 4, "AHB, APBH Bus Clock Control Register"},
	{"HW_CLKCTRL_XBUS", 0x80040070, 4, "APBX Clock Control Register"},
	{"HW_CLKCTRL_XTAL", 0x80040080, 4, "XTAL Clock Control Register"},
	{"HW_CLKCTRL_SSP0", 0x80040090, 4, "Synchronous Serial Port0 Clock Control Register"},
	{"HW_CLKCTRL_SSP1", 0x800400a0, 4, "Synchronous Serial Port1 Clock Control Register"},
	{"HW_CLKCTRL_SSP2", 0x800400b0, 4, "Synchronous Serial Port2 Clock Control Register"},
	{"HW_CLKCTRL_SSP3", 0x800400c0, 4, "Synchronous Serial Port3 Clock Control Register"},
	{"HW_CLKCTRL_GPMI", 0x800400d0, 4, "General-Purpose Media Interface Clock Control Register"},
	{"HW_CLKCTRL_SPDIF", 0x800400e0, 4, "SPDIF Clock Control Register"},
	{"HW_CLKCTRL_EMI", 0x800400f0, 4, "EMI Clock Control Register"},
	{"HW_CLKCTRL_SAIF0", 0x80040100, 4, "SAIF0 Clock Control Register"},
	{"HW_CLKCTRL_SAIF1", 0x80040110, 4, "SAIF1 Clock Control Register"},
	{"HW_CLKCTRL_DIS_LCDIF", 0x80040120, 4, "CLK_DIS_LCDIF Clock Control Register"},
	{"HW_CLKCTRL_ETM", 0x80040130, 4, "ETM Clock Control Register"},
	{"HW_CLKCTRL_ENET", 0x80040140, 4, "ENET Clock Control Register"},
	{"HW_CLKCTRL_HSADC", 0x80040150, 4, "HSADC Clock Control Register"},
	{"HW_CLKCTRL_FLEXCAN", 0x80040160, 4, "FLEXCAN Clock Control Register"},
	{"HW_CLKCTRL_FRAC0", 0x800401b0, 4, "Fractional Clock Control Register 0"},
	{"HW_CLKCTRL_FRAC1", 0x800401c0, 4, "Fractional Clock Control Register 1"},
	{"HW_CLKCTRL_CLKSEQ", 0x800401d0, 4, "Clock Frequency Sequence Control Register"},
	{"HW_CLKCTRL_RESET", 0x800401e0, 4, "System Reset Control Register"},
	{"HW_CLKCTRL_STATUS", 0x800401f0, 4, "ClkCtrl Status"},
	{"HW_CLKCTRL_VERSION", 0x80040200, 4, "ClkCtrl Version"},
	{"HW_SAIF0_CTRL", 0x80042000, 4, "SAIF Control Register"},
	{"HW_SAIF0_STAT", 0x80042010, 4, "SAIF Status Register"},
	{"HW_SAIF0_DATA", 0x80042020, 4, "SAIF Data Register"},
	{"HW_SAIF0_VERSION", 0x80042030, 4, "SAIF Version Register"},
	{"HW_POWER_CTRL", 0x80044000, 4, "Power Control Register"},
	{"HW_POWER_5VCTRL", 0x80044010, 4, "DC-DC 5V Control Register"},
	{"HW_POWER_MINPWR", 0x80044020, 4, "DC-DC Minimum Power and Miscellaneous Control Register"},
	{"HW_POWER_CHARGE", 0x80044030, 4, "Battery Charge Control Register"},
	{"HW_POWER_VDDDCTRL", 0x80044040, 4, "VDDD Supply Targets and Brownouts Control Register"},
	{"HW_POWER_VDDACTRL", 0x80044050, 4, "VDDA Supply Targets and Brownouts Control Register"},
	{"HW_POWER_VDDIOCTRL", 0x80044060, 4, "VDDIO Supply Targets and Brownouts Control Register"},
	{"HW_POWER_VDDMEMCTRL", 0x80044070, 4, "VDDMEM Supply Targets Control Register"},
	{"HW_POWER_DCDC4P2", 0x80044080, 4, "DC-DC Converter 4.2V Control Register"},
	{"HW_POWER_MISC", 0x80044090, 4, "DC-DC Miscellaneous Register"},
	{"HW_POWER_DCLIMITS", 0x800440a0, 4, "DC-DC Duty Cycle Limits Control Register"},
	{"HW_POWER_LOOPCTRL", 0x800440b0, 4, "Converter Loop Behavior Control Register"},
	{"HW_POWER_STS", 0x800440c0, 4, "Power Subsystem Status Register"},
	{"HW_POWER_SPEED", 0x800440d0, 4, "Transistor Speed Control and Status Register"},
	{"HW_POWER_BATTMONITOR", 0x800440e0, 4, "Battery Level Monitor Register"},
	{"HW_POWER_RESET", 0x80044100, 4, "Power Module Reset Register"},
	{"HW_POWER_DEBUG", 0x80044110, 4, "Power Module Debug Register"},
	{"HW_POWER_THERMAL", 0x80044120, 4, "Power Module Thermal Reset Register"},
	{"HW_POWER_USB1CTRL", 0x80044130, 4, "Power Module USB1 Manual Controls Register"},
	{"HW_POWER_SPECIAL", 0x80044140, 4, "Power Module Special Register"},
	{"HW_POWER_VERSION", 0x80044150, 4, "Power Module Version Register"},
	{"HW_POWER_ANACLKCTRL", 0x80044160, 4, "Analog Clock Control Register"},
	{"HW_POWER_REFCTRL", 0x80044170, 4, "POWER Reference Control Register"},
	{"HW_SAIF1_CTRL", 0x80046000, 4, "SAIF Control Register"},
	{"HW_SAIF1_STAT", 0x80046010, 4, "SAIF Status Register"},
	{"HW_SAIF1_DATA", 0x80046020, 4, "SAIF Data Register"},
	{"HW_SAIF1_VERSION", 0x80046030, 4, "SAIF Version Register"},
	{"HW_LRADC_CTRL0", 0x80050000, 4, "LRADC Control Register 0"},
	{"HW_LRADC_CTRL1", 0x80050010, 4, "LRADC Control Register 1"},
	{"HW_LRADC_CTRL2", 0x80050020, 4, "LRADC Control Register 2"},
	{"HW_LRADC_CTRL3", 0x80050030, 4, "LRADC Control Register 3"},
	{"HW_LRADC_STATUS", 0x80050040, 4, "LRADC Status Register"},
	{"HW_LRADC_CH1", 0x80050060, 4, "LRADC 1 Result Register"},
	{"HW_LRADC_CH2", 0x80050070, 4, "LRADC 2 Result Register"},
	{"HW_LRADC_CH3", 0x80050080, 4, "LRADC 3 Result Register"},
	{"HW_LRADC_CH4", 0x80050090, 4, "LRADC 4 Result Register"},
	{"HW_LRADC_CH5", 0x800500a0, 4, "LRADC 5 Result Register"},
	{"HW_LRADC_CH6", 0x800500b0, 4, "LRADC 6 Result Register"},
	{"HW_LRADC_CH7", 0x800500c0, 4, "LRADC 7 (BATT) Result Register"},
	{"HW_LRADC_DELAY0", 0x800500d0, 4, "LRADC Scheduling Delay 0"},
	{"HW_LRADC_DELAY1", 0x800500e0, 4, "LRADC Scheduling Delay 1"},
	{"HW_LRADC_DELAY2", 0x800500f0, 4, "LRADC Scheduling Delay 2"},
	{"HW_LRADC_DELAY3", 0x80050100, 4, "LRADC Scheduling Delay 3"},
	{"HW_LRADC_DEBUG0", 0x80050110, 4, "LRADC Debug Register 0"},
	{"HW_LRADC_DEBUG1", 0x80050120, 4, "LRADC Debug Register 1"},
	{"HW_LRADC_CONVERSION", 0x80050130, 4, "LRADC Battery Conversion Register"},
	{"HW_LRADC_CTRL4", 0x80050140, 4, "LRADC Control Register 4"},
	{"HW_LRADC_THRESHOLD0", 0x80050150, 4, "LRADC Theshold0 Register"},
	{"HW_LRADC_THRESHOLD1", 0x80050160, 4, "LRADC Theshold1 Register"},
	{"HW_LRADC_VERSION", 0x80050170, 4, "LRADC Version Register"},
	{"HW_SPDIF_CTRL", 0x80054000, 4, "SPDIF Control Register"},
	{"HW_SPDIF_STAT", 0x80054010, 4, "SPDIF Status Register"},
	{"HW_SPDIF_FRAMECTRL", 0x80054020, 4, "SPDIF Frame Control Register"},
	{"HW_SPDIF_SRR", 0x80054030, 4, "SPDIF Sample Rate Register"},
	{"HW_SPDIF_DEBUG", 0x80054040, 4, "SPDIF Debug Register"},
	{"HW_SPDIF_DATA", 0x80054050, 4, "SPDIF Write Data Register"},
	{"HW_SPDIF_VERSION", 0x80054060, 4, "SPDIF Version Register"},
	{"HW_RTC_CTRL", 0x80056000, 4, "Real-Time Clock Control Register"},
	{"HW_RTC_STAT", 0x80056010, 4, "Real-Time Clock Status Register"},
	{"HW_RTC_MILLISECONDS", 0x80056020, 4, "Real-Time Clock Milliseconds Counter"},
	{"HW_RTC_SECONDS", 0x80056030, 4, "Real-Time Clock Seconds Counter"},
	{"HW_RTC_ALARM", 0x80056040, 4, "Real-Time Clock Alarm Register"},
	{"HW_RTC_WATCHDOG", 0x80056050, 4, "Watchdog Timer Register"},
	{"HW_RTC_PERSISTENT0", 0x80056060, 4, "Persistent State Register 0"},
	{"HW_RTC_PERSISTENT1", 0x80056070, 4, "Persistent State Register 1"},
	{"HW_RTC_PERSISTENT2", 0x80056080, 4, "Persistent State Register 2"},
	{"HW_RTC_PERSISTENT3", 0x80056090, 4, "Persistent State Register 3"},
	{"HW_RTC_PERSISTENT4", 0x800560a0, 4, "Persistent State Register 4"},
	{"HW_RTC_PERSISTENT5", 0x800560b0, 4, "Persistent State Register 5"},
	{"HW_RTC_DEBUG", 0x800560c0, 4, "Real-Time Clock Debug Register"},
	{"HW_RTC_VERSION", 0x800560d0, 4, "Real-Time Clock Version Register"},
	{"HW_I2C0_CTRL0", 0x80058000, 4, "I2C Control Register 0"},
	{"HW_I2C0_TIMING0", 0x80058010, 4, "I2C Timing Register 0"},
	{"HW_I2C0_TIMING1", 0x80058020, 4, "I2C Timing Register 1"},
	{"HW_I2C0_TIMING2", 0x80058030, 4, "I2C Timing Register 2"},
	{"HW_I2C0_CTRL1", 0x80058040, 4, "I2C Control Register 1"},
	{"HW_I2C0_STAT", 0x80058050, 4, "I2C Status Register"},
	{"HW_I2C0_QUEUESTAT", 0x80058070, 4, "I2C Queue Status Register."},
	{"HW_I2C0_QUEUECMD", 0x80058080, 4, "I2C Queue command reg"},
	{"HW_I2C0_QUEUEDATA", 0x80058090, 4, "I2C Controller Read Data Register for queue mode only."},
	{"HW_I2C0_DATA", 0x800580a0, 4, "I2C Controller DMA Read and Write Data Register"},
	{"HW_I2C0_DEBUG0", 0x800580b0, 4, "I2C Device Debug Register 0"},
	{"HW_I2C0_DEBUG1", 0x800580c0, 4, "I2C Device Debug Register 1"},
	{"HW_I2C1_CTRL0", 0x8005a000, 4, "I2C Control Register 0"},
	{"HW_I2C1_TIMING0", 0x8005a010, 4, "I2C Timing Register 0"},
	{"HW_I2C1_TIMING1", 0x8005a020, 4, "I2C Timing Register 1"},
	{"HW_I2C1_TIMING2", 0x8005a030, 4, "I2C Timing Register 2"},
	{"HW_I2C1_CTRL1", 0x8005a040, 4, "I2C Control Register 1"},
	{"HW_I2C1_STAT", 0x8005a050, 4, "I2C Status Register"},
	{"HW_I2C1_QUEUESTAT", 0x8005a070, 4, "I2C Queue Status Register."},
	{"HW_I2C1_QUEUECMD", 0x8005a080, 4, "I2C Queue command reg"},
	{"HW_I2C1_QUEUEDATA", 0x8005a090, 4, "I2C Controller Read Data Register for queue mode only."},
	{"HW_I2C1_DATA", 0x8005a0a0, 4, "I2C Controller DMA Read and Write Data Register"},
	{"HW_I2C1_DEBUG0", 0x8005a0b0, 4, "I2C Device Debug Register 0"},
	{"HW_I2C1_DEBUG1", 0x8005a0c0, 4, "I2C Device Debug Register 1"},
	{"HW_PWM_CTRL", 0x80064000, 4, "PWM Control and Status Register"},
	{"HW_PWM_ACTIVE0", 0x80064010, 4, "PWM Channel 0 Active Register"},
	{"HW_PWM_PERIOD0", 0x80064020, 4, "PWM Channel 0 Period Register"},
	{"HW_PWM_ACTIVE1", 0x80064030, 4, "PWM Channel 1 Active Register"},
	{"HW_PWM_PERIOD1", 0x80064040, 4, "PWM Channel 1 Period Register"},
	{"HW_PWM_ACTIVE2", 0x80064050, 4, "PWM Channel 2 Active Register"},
	{"HW_PWM_PERIOD2", 0x80064060, 4, "PWM Channel 2 Period Register"},
	{"HW_PWM_ACTIVE3", 0x80064070, 4, "PWM Channel 3 Active Register"},
	{"HW_PWM_PERIOD3", 0x80064080, 4, "PWM Channel 3 Period Register"},
	{"HW_PWM_ACTIVE4", 0x80064090, 4, "PWM Channel 4 Active Register"},
	{"HW_PWM_PERIOD4", 0x800640a0, 4, "PWM Channel 4 Period Register"},
	{"HW_PWM_ACTIVE5", 0x800640b0, 4, "PWM Channel 5 Active Register"},
	{"HW_PWM_PERIOD5", 0x800640c0, 4, "PWM Channel 5 Period Register"},
	{"HW_PWM_ACTIVE6", 0x800640d0, 4, "PWM Channel 6 Active Register"},
	{"HW_PWM_PERIOD6", 0x800640e0, 4, "PWM Channel 6 Period Register"},
	{"HW_PWM_ACTIVE7", 0x800640f0, 4, "PWM Channel 7 Active Register"},
	{"HW_PWM_PERIOD7", 0x80064100, 4, "PWM Channel 7 Period Register"},
	{"HW_PWM_VERSION", 0x80064110, 4, "PWM Version Register"},
	{"HW_TIMROT_ROTCTRL", 0x80068000, 4, "Rotary Decoder Control Register"},
	{"HW_TIMROT_TIMCTRL0", 0x80068020, 4, "Timer 0 Control and Status Register"},
	{"HW_TIMROT_RUNNING_COUNT0", 0x80068030, 4, "Timer 0 Runing Count Register"},
	{"HW_TIMROT_FIXED_COUNT0", 0x80068040, 4, "Timer 0 Fixed Count Register"},
	{"HW_TIMROT_MATCH_COUNT0", 0x80068050, 4, "Timer 0 Match Count Register"},
	{"HW_TIMROT_TIMCTRL1", 0x80068060, 4, "Timer 1 Control and Status Register"},
	{"HW_TIMROT_RUNNING_COUNT1", 0x80068070, 4, "Timer 1 Runing Count Register"},
	{"HW_TIMROT_FIXED_COUNT1", 0x80068080, 4, "Timer 1 Fixed Count Register"},
	{"HW_TIMROT_MATCH_COUNT1", 0x80068090, 4, "Timer 1 Match Count Register"},
	{"HW_TIMROT_TIMCTRL2", 0x800680a0, 4, "Timer 2 Control and Status Register"},
	{"HW_TIMROT_RUNNING_COUNT2", 0x800680b0, 4, "Timer 2 Runing Count Register"},
	{"HW_TIMROT_FIXED_COUNT2", 0x800680c0, 4, "Timer 2 Fixed Count Register"},
	{"HW_TIMROT_MATCH_COUNT2", 0x800680d0, 4, "Timer 2 Match Count Register"},
	{"HW_TIMROT_TIMCTRL3", 0x800680e0, 4, "Timer 3 Control and Status Register"},
	{"HW_TIMROT_RUNNING_COUNT3", 0x800680f0, 4, "Timer 3 Running Count Register"},
	{"HW_TIMROT_FIXED_COUNT3", 0x80068100, 4, "Timer 3 Count Register"},
	{"HW_TIMROT_MATCH_COUNT3", 0x80068110, 4, "Timer 3 Match Count Register"},
	{"HW_TIMROT_VERSION", 0x80068120, 4, "TIMROT Version Register"},
	{"HW_UARTAPP0_CTRL0", 0x8006a000, 4, "UART Receive DMA Control Register"},
	{"HW_UARTAPP0_CTRL1", 0x8006a010, 4, "UART Transmit DMA Control Register"},
	{"HW_UARTAPP0_CTRL2", 0x8006a020, 4, "UART Control Register"},
	{"HW_UARTAPP0_LINECTRL", 0x8006a030, 4, "UART Line Control Register"},
	{"HW_UARTAPP0_LINECTRL2", 0x8006a040, 4, "UART Line Control 2 Register"},
	{"HW_UARTAPP0_INTR", 0x8006a050, 4, "UART Interrupt Register"},
	{"HW_UARTAPP0_DATA", 0x8006a060, 4, "UART Data Register"},
	{"HW_UARTAPP0_STAT", 0x8006a070, 4, "UART Status Register"},
	{"HW_UARTAPP0_DEBUG", 0x8006a080, 4, "UART Debug Register"},
	{"HW_UARTAPP0_VERSION", 0x8006a090, 4, "UART Version Register"},
	{"HW_UARTAPP0_AUTOBAUD", 0x8006a0a0, 4, "UART AutoBaud Register"},
	{"HW_UARTAPP1_CTRL0", 0x8006c000, 4, "UART Receive DMA Control Register"},
	{"HW_UARTAPP1_CTRL1", 0x8006c010, 4, "UART Transmit DMA Control Register"},
	{"HW_UARTAPP1_CTRL2", 0x8006c020, 4, "UART Control Register"},
	{"HW_UARTAPP1_LINECTRL", 0x8006c030, 4, "UART Line Control Register"},
	{"HW_UARTAPP1_LINECTRL2", 0x8006c040, 4, "UART Line Control 2 Register"},
	{"HW_UARTAPP1_INTR", 0x8006c050, 4, "UART Interrupt Register"},
	{"HW_UARTAPP1_DATA", 0x8006c060, 4, "UART Data Register"},
	{"HW_UARTAPP1_STAT", 0x8006c070, 4, "UART Status Register"},
	{"HW_UARTAPP1_DEBUG", 0x8006c080, 4, "UART Debug Register"},
	{"HW_UARTAPP1_VERSION", 0x8006c090, 4, "UART Version Register"},
	{"HW_UARTAPP1_AUTOBAUD", 0x8006c0a0, 4, "UART AutoBaud Register"},
	{"HW_UARTAPP2_CTRL0", 0x8006e000, 4, "UART Receive DMA Control Register"},
	{"HW_UARTAPP2_CTRL1", 0x8006e010, 4, "UART Transmit DMA Control Register"},
	{"HW_UARTAPP2_CTRL2", 0x8006e020, 4, "UART Control Register"},
	{"HW_UARTAPP2_LINECTRL", 0x8006e030, 4, "UART Line Control Register"},
	{"HW_UARTAPP2_LINECTRL2", 0x8006e040, 4, "UART Line Control 2 Register"},
	{"HW_UARTAPP2_INTR", 0x8006e050, 4, "UART Interrupt Register"},
	{"HW_UARTAPP2_DATA", 0x8006e060, 4, "UART Data Register"},
	{"HW_UARTAPP2_STAT", 0x8006e070, 4, "UART Status Register"},
	{"HW_UARTAPP2_DEBUG", 0x8006e080, 4, "UART Debug Register"},
	{"HW_UARTAPP2_VERSION", 0x8006e090, 4, "UART Version Register"},
	{"HW_UARTAPP2_AUTOBAUD", 0x8006e0a0, 4, "UART AutoBaud Register"},
	{"HW_UARTAPP3_CTRL0", 0x80070000, 4, "UART Receive DMA Control Register"},
	{"HW_UARTAPP3_CTRL1", 0x80070010, 4, "UART Transmit DMA Control Register"},
	{"HW_UARTAPP3_CTRL2", 0x80070020, 4, "UART Control Register"},
	{"HW_UARTAPP3_LINECTRL", 0x80070030, 4, "UART Line Control Register"},
	{"HW_UARTAPP3_LINECTRL2", 0x80070040, 4, "UART Line Control 2 Register"},
	{"HW_UARTAPP3_INTR", 0x80070050, 4, "UART Interrupt Register"},
	{"HW_UARTAPP3_DATA", 0x80070060, 4, "UART Data Register"},
	{"HW_UARTAPP3_STAT", 0x80070070, 4, "UART Status Register"},
	{"HW_UARTAPP3_DEBUG", 0x80070080, 4, "UART Debug Register"},
	{"HW_UARTAPP3_VERSION", 0x80070090, 4, "UART Version Register"},
	{"HW_UARTAPP3_AUTOBAUD", 0x800700a0, 4, "UART AutoBaud Register"},
	{"HW_UARTAPP4_CTRL0", 0x80072000, 4, "UART Receive DMA Control Register"},
	{"HW_UARTAPP4_CTRL1", 0x80072010, 4, "UART Transmit DMA Control Register"},
	{"HW_UARTAPP4_CTRL2", 0x80072020, 4, "UART Control Register"},
	{"HW_UARTAPP4_LINECTRL", 0x80072030, 4, "UART Line Control Register"},
	{"HW_UARTAPP4_LINECTRL2", 0x80072040, 4, "UART Line Control 2 Register"},
	{"HW_UARTAPP4_INTR", 0x80072050, 4, "UART Interrupt Register"},
	{"HW_UARTAPP4_DATA", 0x80072060, 4, "UART Data Register"},
	{"HW_UARTAPP4_STAT", 0x80072070, 4, "UART Status Register"},
	{"HW_UARTAPP4_DEBUG", 0x80072080, 4, "UART Debug Register"},
	{"HW_UARTAPP4_VERSION", 0x80072090, 4, "UART Version Register"},
	{"HW_UARTAPP4_AUTOBAUD", 0x800720a0, 4, "UART AutoBaud Register"},
	{"HW_UARTDBG_DR", 0x80074000, 4, "UART Data Register"},
	{"HW_UARTDBG_ECR", 0x80074004, 4, "UART Receive Status Register (Read) / Error Clear Register (Write)"},
	{"HW_UARTDBG_FR", 0x80074018, 4, "UART Flag Register"},
	{"HW_UARTDBG_ILPR", 0x80074020, 4, "UART IrDA Low-Power Counter Register"},
	{"HW_UARTDBG_IBRD", 0x80074024, 4, "UART Integer Baud Rate Divisor Register"},
	{"HW_UARTDBG_FBRD", 0x80074028, 4, "UART Fractional Baud Rate Divisor Register"},
	{"HW_UARTDBG_H", 0x8007402c, 4, "UART Line Control Register, HIGH Byte"},
	{"HW_UARTDBG_CR", 0x80074030, 4, "UART Control Register"},
	{"HW_UARTDBG_IFLS", 0x80074034, 4, "UART Interrupt FIFO Level Select Register"},
	{"HW_UARTDBG_IMSC", 0x80074038, 4, "UART Interrupt Mask Set/Clear Register"},
	{"HW_UARTDBG_RIS", 0x8007403c, 4, "UART Raw Interrupt Status Register"},
	{"HW_UARTDBG_MIS", 0x80074040, 4, "UART Masked Interrupt Status Register"},
	{"HW_UARTDBG_ICR", 0x80074044, 4, "UART Interrupt Clear Register"},
	{"HW_UARTDBG_DMACR", 0x80074048, 4, "UART DMA Control Register"},
	{"HW_USBPHY0_PWD", 0x8007c000, 4, "USB PHY Power-Down Register"},
	{"HW_USBPHY0_TX", 0x8007c010, 4, "USB PHY Transmitter Control Register"},
	{"HW_USBPHY0_RX", 0x8007c020, 4, "USB PHY Receiver Control Register"},
	{"HW_USBPHY0_CTRL", 0x8007c030, 4, "USB PHY General Control Register"},
	{"HW_USBPHY0_STATUS", 0x8007c040, 4, "USB PHY Status Register"},
	{"HW_USBPHY0_DEBUG", 0x8007c050, 4, "USB PHY Debug Register"},
	{"HW_USBPHY0_DEBUG0_STATUS", 0x8007c060, 4, "UTMI Debug Status Register 0"},
	{"HW_USBPHY0_DEBUG1", 0x8007c070, 4, "UTMI Debug Status Register 1"},
	{"HW_USBPHY0_VERSION", 0x8007c080, 4, "UTMI RTL Version"},
	{"HW_USBPHY0_IP", 0x8007c090, 4, "USB PHY IP Block Register"},
	{"HW_USBPHY1_PWD", 0x8007e000, 4, "USB PHY Power-Down Register"},
	{"HW_USBPHY1_TX", 0x8007e010, 4, "USB PHY Transmitter Control Register"},
	{"HW_USBPHY1_RX", 0x8007e020, 4, "USB PHY Receiver Control Register"},
	{"HW_USBPHY1_CTRL", 0x8007e030, 4, "USB PHY General Control Register"},
	{"HW_USBPHY1_STATUS", 0x8007e040, 4, "USB PHY Status Register"},
	{"HW_USBPHY1_DEBUG", 0x8007e050, 4, "USB PHY Debug Register"},
	{"HW_USBPHY1_DEBUG0_STATUS", 0x8007e060, 4, "UTMI Debug Status Register 0"},
	{"HW_USBPHY1_DEBUG1", 0x8007e070, 4, "UTMI Debug Status Register 1"},
	{"HW_USBPHY1_VERSION", 0x8007e080, 4, "UTMI RTL Version"},
	{"HW_USBPHY1_IP", 0x8007e090, 4, "USB PHY IP Block Register"},
	{"HW_USBCTRL0_ID", 0x80080000, 4, "Identification Register"},
	{"HW_USBCTRL0_HWGENERAL", 0x80080004, 4, "General Hardware Parameters Register"},
	{"HW_USBCTRL0_HWHOST", 0x80080008, 4, "Host Hardware Parameters Register"},
	{"HW_USBCTRL0_HWDEVICE", 0x8008000c, 4, "Device Hardware Parameters Register"},
	{"HW_USBCTRL0_HWTXBUF", 0x80080010, 4, "TX Buffer Hardware Parameters Register"},
	{"HW_USBCTRL0_HWRXBUF", 0x80080014, 4, "RX Buffer Hardware Parameters Register"},
	{"HW_USBCTRL0_GPTIMER0LD", 0x80080080, 4, "General-Purpose Timer 0 Load (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL0_GPTIMER0CTRL", 0x80080084, 4, "General-Purpose Timer 0 Control (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL0_GPTIMER1LD", 0x80080088, 4, "General-Purpose Timer 1 Load (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL0_GPTIMER1CTRL", 0x8008008c, 4, "General-Purpose Timer 1 Control (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL0_SBUSCFG", 0x80080090, 4, "System Bus Configuration (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL0_CAPLENGTH", 0x80080100, 4, "Capability Length and HCI Version (EHCI-Compliant) Register"},
	{"HW_USBCTRL0_HCSPARAMS", 0x80080104, 4, "Host Control Structural Parameters (EHCI-Compliant with Extensions) Register"},
	{"HW_USBCTRL0_HCCPARAMS", 0x80080108, 4, "Host Control Capability Parameters (EHCI-Compliant) Register"},
	{"HW_USBCTRL0_DCIVERSION", 0x80080120, 4, "Device Interface Version Number (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL0_DCCPARAMS", 0x80080124, 4, "Device Control Capability Parameters (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL0_USBCMD", 0x80080140, 4, "USB Command Register"},
	{"HW_USBCTRL0_USBSTS", 0x80080144, 4, "USB Status Register"},
	{"HW_USBCTRL0_USBINTR", 0x80080148, 4, "USB Interrupt Enable Register"},
	{"HW_USBCTRL0_FRINDEX", 0x8008014c, 4, "USB Frame Index Register"},
	{"HW_USBCTRL0_DEVICEADDR", 0x80080154, 4, "USB Device Address Register (Device Controller mode)"},
	{"HW_USBCTRL0_PERIODICLISTBASE", 0x80080154, 4, "Frame List Base Address Register (Host Controller mode)"},
	{"HW_USBCTRL0_ASYNCLISTADDR", 0x80080158, 4, "Next Asynchronous Address Register (Host Controller mode)"},
	{"HW_USBCTRL0_ENDPOINTLISTADDR", 0x80080158, 4, "Endpoint List Address Register (Device Controller mode)"},
	{"HW_USBCTRL0_TTCTRL", 0x8008015c, 4, "Embedded TT Asynchronous Buffer Status and Control Register (Host Controller mode)"},
	{"HW_USBCTRL0_BURSTSIZE", 0x80080160, 4, "Programmable Burst Size Register"},
	{"HW_USBCTRL0_TXFILLTUNING", 0x80080164, 4, "Host Transmit Pre-Buffer Packet Timing Register"},
	{"HW_USBCTRL0_IC_USB", 0x8008016c, 4, "Inter-Chip Control Register"},
	{"HW_USBCTRL0_ULPI", 0x80080170, 4, "ULPI Viewport Register"},
	{"HW_USBCTRL0_ENDPTNAK", 0x80080178, 4, "Endpoint NAK Register"},
	{"HW_USBCTRL0_ENDPTNAKEN", 0x8008017c, 4, "Endpoint NAK Enable Register"},
	{"HW_USBCTRL0_PORTSC1", 0x80080184, 4, "Port Status and Control 1 Register"},
	{"HW_USBCTRL0_OTGSC", 0x800801a4, 4, "OTG Status and Control Register"},
	{"HW_USBCTRL0_USBMODE", 0x800801a8, 4, "USB Device Mode Register"},
	{"HW_USBCTRL0_ENDPTSETUPSTAT", 0x800801ac, 4, "Endpoint Setup Status Register"},
	{"HW_USBCTRL0_ENDPTPRIME", 0x800801b0, 4, "Endpoint Initialization Register"},
	{"HW_USBCTRL0_ENDPTFLUSH", 0x800801b4, 4, "Endpoint De-Initialize Register"},
	{"HW_USBCTRL0_ENDPTSTAT", 0x800801b8, 4, "Endpoint Status Register"},
	{"HW_USBCTRL0_ENDPTCOMPLETE", 0x800801bc, 4, "Endpoint Complete Register"},
	{"HW_USBCTRL0_ENDPTCTRL0", 0x800801c0, 4, "Endpoint Control 0 Register"},
	{"HW_USBCTRL0_ENDPTCTRL1", 0x800801c4, 4, "Endpoint Control 1 Register"},
	{"HW_USBCTRL0_ENDPTCTRL2", 0x800801c8, 4, "Endpoint Control 2 Register"},
	{"HW_USBCTRL0_ENDPTCTRL3", 0x800801cc, 4, "Endpoint Control 3 Register"},
	{"HW_USBCTRL0_ENDPTCTRL4", 0x800801d0, 4, "Endpoint Control 4 Register"},
	{"HW_USBCTRL0_ENDPTCTRL5", 0x800801d4, 4, "Endpoint Control 5 Register"},
	{"HW_USBCTRL0_ENDPTCTRL6", 0x800801d8, 4, "Endpoint Control 6 Register"},
	{"HW_USBCTRL0_ENDPTCTRL7", 0x800801dc, 4, "Endpoint Control 7 Register"},
	{"HW_USBCTRL1_ID", 0x80090000, 4, "Identification Register"},
	{"HW_USBCTRL1_HWGENERAL", 0x80090004, 4, "General Hardware Parameters Register"},
	{"HW_USBCTRL1_HWHOST", 0x80090008, 4, "Host Hardware Parameters Register"},
	{"HW_USBCTRL1_HWDEVICE", 0x8009000c, 4, "Device Hardware Parameters Register"},
	{"HW_USBCTRL1_HWTXBUF", 0x80090010, 4, "TX Buffer Hardware Parameters Register"},
	{"HW_USBCTRL1_HWRXBUF", 0x80090014, 4, "RX Buffer Hardware Parameters Register"},
	{"HW_USBCTRL1_GPTIMER0LD", 0x80090080, 4, "General-Purpose Timer 0 Load (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL1_GPTIMER0CTRL", 0x80090084, 4, "General-Purpose Timer 0 Control (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL1_GPTIMER1LD", 0x80090088, 4, "General-Purpose Timer 1 Load (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL1_GPTIMER1CTRL", 0x8009008c, 4, "General-Purpose Timer 1 Control (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL1_SBUSCFG", 0x80090090, 4, "System Bus Configuration (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL1_CAPLENGTH", 0x80090100, 4, "Capability Length and HCI Version (EHCI-Compliant) Register"},
	{"HW_USBCTRL1_HCSPARAMS", 0x80090104, 4, "Host Control Structural Parameters (EHCI-Compliant with Extensions) Register"},
	{"HW_USBCTRL1_HCCPARAMS", 0x80090108, 4, "Host Control Capability Parameters (EHCI-Compliant) Register"},
	{"HW_USBCTRL1_DCIVERSION", 0x80090120, 4, "Device Interface Version Number (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL1_DCCPARAMS", 0x80090124, 4, "Device Control Capability Parameters (Non-EHCI-Compliant) Register"},
	{"HW_USBCTRL1_USBCMD", 0x80090140, 4, "USB Command Register"},
	{"HW_USBCTRL1_USBSTS", 0x80090144, 4, "USB Status Register"},
	{"HW_USBCTRL1_USBINTR", 0x80090148, 4, "USB Interrupt Enable Register"},
	{"HW_USBCTRL1_FRINDEX", 0x8009014c, 4, "USB Frame Index Register"},
	{"HW_USBCTRL1_DEVICEADDR", 0x80090154, 4, "USB Device Address Register (Device Controller mode)"},
	{"HW_USBCTRL1_PERIODICLISTBASE", 0x80090154, 4, "Frame List Base Address Register (Host Controller mode)"},
	{"HW_USBCTRL1_ASYNCLISTADDR", 0x80090158, 4, "Next Asynchronous Address Register (Host Controller mode)"},
	{"HW_USBCTRL1_ENDPOINTLISTADDR", 0x80090158, 4, "Endpoint List Address Register (Device Controller mode)"},
	{"HW_USBCTRL1_TTCTRL", 0x8009015c, 4, "Embedded TT Asynchronous Buffer Status and Control Register (Host Controller mode)"},
	{"HW_USBCTRL1_BURSTSIZE", 0x80090160, 4, "Programmable Burst Size Register"},
	{"HW_USBCTRL1_TXFILLTUNING", 0x80090164, 4, "Host Transmit Pre-Buffer Packet Timing Register"},
	{"HW_USBCTRL1_IC_USB", 0x8009016c, 4, "Inter-Chip Control Register"},
	{"HW_USBCTRL1_ULPI", 0x80090170, 4, "ULPI Viewport Register"},
	{"HW_USBCTRL1_ENDPTNAK", 0x80090178, 4, "Endpoint NAK Register"},
	{"HW_USBCTRL1_ENDPTNAKEN", 0x8009017c, 4, "Endpoint NAK Enable Register"},
	{"HW_USBCTRL1_PORTSC1", 0x80090184, 4, "Port Status and Control 1 Register"},
	{"HW_USBCTRL1_OTGSC", 0x800901a4, 4, "OTG Status and Control Register"},
	{"HW_USBCTRL1_USBMODE", 0x800901a8, 4, "USB Device Mode Register"},
	{"HW_USBCTRL1_ENDPTSETUPSTAT", 0x800901ac, 4, "Endpoint Setup Status Register"},
	{"HW_USBCTRL1_ENDPTPRIME", 0x800901b0, 4, "Endpoint Initialization Register"},
	{"HW_USBCTRL1_ENDPTFLUSH", 0x800901b4, 4, "Endpoint De-Initialize Register"},
	{"HW_USBCTRL1_ENDPTSTAT", 0x800901b8, 4, "Endpoint Status Register"},
	{"HW_USBCTRL1_ENDPTCOMPLETE", 0x800901bc, 4, "Endpoint Complete Register"},
	{"HW_USBCTRL1_ENDPTCTRL0", 0x800901c0, 4, "Endpoint Control 0 Register"},
	{"HW_USBCTRL1_ENDPTCTRL1", 0x800901c4, 4, "Endpoint Control 1 Register"},
	{"HW_USBCTRL1_ENDPTCTRL2", 0x800901c8, 4, "Endpoint Control 2 Register"},
	{"HW_USBCTRL1_ENDPTCTRL3", 0x800901cc, 4, "Endpoint Control 3 Register"},
	{"HW_USBCTRL1_ENDPTCTRL4", 0x800901d0, 4, "Endpoint Control 4 Register"},
	{"HW_USBCTRL1_ENDPTCTRL5", 0x800901d4, 4, "Endpoint Control 5 Register"},
	{"HW_USBCTRL1_ENDPTCTRL6", 0x800901d8, 4, "Endpoint Control 6 Register"},
	{"HW_USBCTRL1_ENDPTCTRL7", 0x800901dc, 4, "Endpoint Control 7 Register"},
	{"HW_DRAM_CTL00", 0x800e0000, 4, "DRAM Control Register 00"},
	{"HW_DRAM_CTL01", 0x800e0004, 4, "AXI Monitor Control"},
	{"HW_DRAM_CTL02", 0x800e0008, 4, "DRAM Control Register 02"},
	{"HW_DRAM_CTL03", 0x800e000c, 4, "DRAM Control Register 03"},
	{"HW_DRAM_CTL04", 0x800e0010, 4, "DRAM Control Register 04"},
	{"HW_DRAM_CTL05", 0x800e0014, 4, "DRAM Control Register 05"},
	{"HW_DRAM_CTL06", 0x800e0018, 4, "DRAM Control Register 06"},
	{"HW_DRAM_CTL07", 0x800e001c, 4, "DRAM Control Register 07"},
	{"HW_DRAM_CTL08", 0x800e0020, 4, "DRAM Control Register 08"},
	{"HW_DRAM_CTL09", 0x800e0024, 4, "DRAM Control Register 09"},
	{"HW_DRAM_CTL10", 0x800e0028, 4, "AXI0 Debug 0"},
	{"HW_DRAM_CTL11", 0x800e002c, 4, "AXI0 Debug 1"},
	{"HW_DRAM_CTL12", 0x800e0030, 4, "AXI1 Debug 0"},
	{"HW_DRAM_CTL13", 0x800e0034, 4, "AXI1 Debug 1"},
	{"HW_DRAM_CTL14", 0x800e0038, 4, "AXI2 Debug 0"},
	{"HW_DRAM_CTL15", 0x800e003c, 4, "AXI2 Debug 1"},
	{"HW_DRAM_CTL16", 0x800e0040, 4, "DRAM Control Register 16"},
	{"HW_DRAM_CTL17", 0x800e0044, 4, "DRAM Control Register 17"},
	{"HW_DRAM_CTL21", 0x800e0054, 4, "DRAM Control Register 21"},
	{"HW_DRAM_CTL22", 0x800e0058, 4, "DRAM Control Register 22"},
	{"HW_DRAM_CTL23", 0x800e005c, 4, "DRAM Control Register 23"},
	{"HW_DRAM_CTL24", 0x800e0060, 4, "DRAM Control Register 24"},
	{"HW_DRAM_CTL25", 0x800e0064, 4, "DRAM Control Register 25"},
	{"HW_DRAM_CTL26", 0x800e0068, 4, "DRAM Control Register 26"},
	{"HW_DRAM_CTL27", 0x800e006c, 4, "DRAM Control Register 27"},
	{"HW_DRAM_CTL28", 0x800e0070, 4, "DRAM Control Register 28"},
	{"HW_DRAM_CTL29", 0x800e0074, 4, "DRAM Control Register 29"},
	{"HW_DRAM_CTL30", 0x800e0078, 4, "DRAM Control Register 30"},
	{"HW_DRAM_CTL31", 0x800e007c, 4, "DRAM Control Register 31"},
	{"HW_DRAM_CTL32", 0x800e0080, 4, "DRAM Control Register 32"},
	{"HW_DRAM_CTL33", 0x800e0084, 4, "DRAM Control Register 33"},
	{"HW_DRAM_CTL34", 0x800e0088, 4, "DRAM Control Register 34"},
	{"HW_DRAM_CTL35", 0x800e008c, 4, "DRAM Control Register 35"},
	{"HW_DRAM_CTL36", 0x800e0090, 4, "DRAM Control Register 36"},
	{"HW_DRAM_CTL37", 0x800e0094, 4, "DRAM Control Register 37"},
	{"HW_DRAM_CTL38", 0x800e0098, 4, "DRAM Control Register 38"},
	{"HW_DRAM_CTL39", 0x800e009c, 4, "DRAM Control Register 39"},
	{"HW_DRAM_CTL40", 0x800e00a0, 4, "DRAM Control Register 40"},
	{"HW_DRAM_CTL41", 0x800e00a4, 4, "DRAM Control Register 41"},
	{"HW_DRAM_CTL42", 0x800e00a8, 4, "DRAM Control Register 42"},
	{"HW_DRAM_CTL43", 0x800e00ac, 4, "DRAM Control Register 43"},
	{"HW_DRAM_CTL44", 0x800e00b0, 4, "DRAM Control Register 44"},
	{"HW_DRAM_CTL45", 0x800e00b4, 4, "DRAM Control Register 45"},
	{"HW_DRAM_CTL48", 0x800e00c0, 4, "DRAM Control Register 48"},
	{"HW_DRAM_CTL49", 0x800e00c4, 4, "DRAM Control Register 49"},
	{"HW_DRAM_CTL50", 0x800e00c8, 4, "DRAM Control Register 50"},
	{"HW_DRAM_CTL52", 0x800e00d0, 4, "DRAM Control Register 52"},
	{"HW_DRAM_CTL53", 0x800e00d4, 4, "DRAM Control Register 53"},
	{"HW_DRAM_CTL54", 0x800e00d8, 4, "DRAM Control Register 54"},
	{"HW_DRAM_CTL58", 0x800e00e8, 4, "DRAM Control Register 58"},
	{"HW_DRAM_CTL59", 0x800e00ec, 4, "DRAM Control Register 59"},
	{"HW_DRAM_CTL60", 0x800e00f0, 4, "DRAM Control Register 60"},
	{"HW_DRAM_CTL61", 0x800e00f4, 4, "DRAM Control Register 61"},
	{"HW_DRAM_CTL62", 0x800e00f8, 4, "DRAM Control Register 62"},
	{"HW_DRAM_CTL63", 0x800e00fc, 4, "DRAM Control Register 63"},
	{"HW_DRAM_CTL64", 0x800e0100, 4, "DRAM Control Register 64"},
	{"HW_DRAM_CTL65", 0x800e0104, 4, "DRAM Control Register 65"},
	{"HW_DRAM_CTL66", 0x800e0108, 4, "DRAM Control Register 66"},
	{"HW_DRAM_CTL67", 0x800e010c, 4, "DRAM Control Register 67"},
	{"HW_DRAM_CTL68", 0x800e0110, 4, "DRAM Control Register 68"},
	{"HW_DRAM_CTL69", 0x800e0114, 4, "DRAM Control Register 69"},
	{"HW_DRAM_CTL70", 0x800e0118, 4, "DRAM Control Register 70"},
	{"HW_DRAM_CTL71", 0x800e011c, 4, "DRAM Control Register 71"},
	{"HW_DRAM_CTL72", 0x800e0120, 4, "DRAM Control Register 72"},
	{"HW_DRAM_CTL73", 0x800e0124, 4, "DRAM Control Register 73"},
	{"HW_DRAM_CTL74", 0x800e0128, 4, "DRAM Control Register 74"},
	{"HW_DRAM_CTL75", 0x800e012c, 4, "DRAM Control Register 75"},
	{"HW_DRAM_CTL76", 0x800e0130, 4, "DRAM Control Register 76"},
	{"HW_DRAM_CTL77", 0x800e0134, 4, "DRAM Control Register 77"},
	{"HW_DRAM_CTL78", 0x800e0138, 4, "DRAM Control Register 78"},
	{"HW_DRAM_CTL79", 0x800e013c, 4, "DRAM Control Register 79"},
	{"HW_DRAM_CTL80", 0x800e0140, 4, "DRAM Control Register 80"},
	{"HW_DRAM_CTL81", 0x800e0144, 4, "DRAM Control Register 81"},
	{"HW_DRAM_CTL82", 0x800e0148, 4, "DRAM Control Register 82"},
	{"HW_DRAM_CTL83", 0x800e014c, 4, "DRAM Control Register 83"},
	{"HW_DRAM_CTL84", 0x800e0150, 4, "DRAM Control Register 84"},
	{"HW_DRAM_CTL85", 0x800e0154, 4, "DRAM Control Register 85"},
	{"HW_DRAM_CTL86", 0x800e0158, 4, "DRAM Control Register 86"},
	{"HW_DRAM_CTL87", 0x800e015c, 4, "DRAM Control Register 87"},
	{"HW_DRAM_CTL88", 0x800e0160, 4, "DRAM Control Register 88"},
	{"HW_DRAM_CTL89", 0x800e0164, 4, "DRAM Control Register 89"},
	{"HW_DRAM_CTL90", 0x800e0168, 4, "DRAM Control Register 90"},
	{"HW_DRAM_CTL91", 0x800e016c, 4, "DRAM Control Register 91"},
	{"HW_DRAM_CTL92", 0x800e0170, 4, "DRAM Control Register 92"},
	{"HW_DRAM_CTL93", 0x800e0174, 4, "DRAM Control Register 93"},
	{"HW_DRAM_CTL94", 0x800e0178, 4, "DRAM Control Register 94"},
	{"HW_DRAM_CTL95", 0x800e017c, 4, "DRAM Control Register 95"},
	{"HW_DRAM_CTL96", 0x800e0180, 4, "DRAM Control Register 96"},
	{"HW_DRAM_CTL97", 0x800e0184, 4, "DRAM Control Register 97"},
	{"HW_DRAM_CTL98", 0x800e0188, 4, "DRAM Control Register 98"},
	{"HW_DRAM_CTL99", 0x800e018c, 4, "DRAM Control Register 99"},
	{"HW_DRAM_CTL100", 0x800e0190, 4, "DRAM Control Register 100"},
	{"HW_DRAM_CTL101", 0x800e0194, 4, "DRAM Control Register 101"},
	{"HW_DRAM_CTL102", 0x800e0198, 4, "DRAM Control Register 102"},
	{"HW_DRAM_CTL103", 0x800e019c, 4, "DRAM Control Register 103"},
	{"HW_DRAM_CTL104", 0x800e01a0, 4, "DRAM Control Register 104"},
	{"HW_DRAM_CTL105", 0x800e01a4, 4, "DRAM Control Register 105"},
	{"HW_DRAM_CTL106", 0x800e01a8, 4, "DRAM Control Register 106"},
	{"HW_DRAM_CTL107", 0x800e01ac, 4, "DRAM Control Register 107"},
	{"HW_DRAM_CTL108", 0x800e01b0, 4, "DRAM Control Register 108"},
	{"HW_DRAM_CTL109", 0x800e01b4, 4, "DRAM Control Register 109"},
	{"HW_DRAM_CTL110", 0x800e01b8, 4, "DRAM Control Register 110"},
	{"HW_DRAM_CTL111", 0x800e01bc, 4, "DRAM Control Register 111"},
	{"HW_DRAM_CTL112", 0x800e01c0, 4, "DRAM Control Register 112"},
	{"HW_DRAM_CTL113", 0x800e01c4, 4, "DRAM Control Register 113"},
	{"HW_DRAM_CTL114", 0x800e01c8, 4, "DRAM Control Register 114"},
	{"HW_DRAM_CTL116", 0x800e01d0, 4, "DRAM Control Register 116"},
	{"HW_DRAM_CTL117", 0x800e01d4, 4, "DRAM Control Register 117"},
	{"HW_DRAM_CTL118", 0x800e01d8, 4, "DRAM Control Register 118"},
	{"HW_DRAM_CTL120", 0x800e01e0, 4, "DRAM Control Register 120"},
	{"HW_DRAM_CTL121", 0x800e01e4, 4, "DRAM Control Register 121"},
	{"HW_DRAM_CTL122", 0x800e01e8, 4, "DRAM Control Register 122"},
	{"HW_DRAM_CTL123", 0x800e01ec, 4, "DRAM Control Register 123"},
	{"HW_DRAM_CTL124", 0x800e01f0, 4, "DRAM Control Register 124"},
	{"HW_DRAM_CTL125", 0x800e01f4, 4, "DRAM Control Register 125"},
	{"HW_DRAM_CTL126", 0x800e01f8, 4, "DRAM Control Register 126"},
	{"HW_DRAM_CTL127", 0x800e01fc, 4, "DRAM Control Register 127"},
	{"HW_DRAM_CTL128", 0x800e0200, 4, "DRAM Control Register 128"},
	{"HW_DRAM_CTL129", 0x800e0204, 4, "DRAM Control Register 129"},
	{"HW_DRAM_CTL130", 0x800e0208, 4, "DRAM Control Register 130"},
	{"HW_DRAM_CTL131", 0x800e020c, 4, "DRAM Control Register 131"},
	{"HW_DRAM_CTL132", 0x800e0210, 4, "DRAM Control Register 132"},
	{"HW_DRAM_CTL133", 0x800e0214, 4, "DRAM Control Register 133"},
	{"HW_DRAM_CTL134", 0x800e0218, 4, "DRAM Control Register 134"},
	{"HW_DRAM_CTL135", 0x800e021c, 4, "DRAM Control Register 135"},
	{"HW_DRAM_CTL136", 0x800e0220, 4, "DRAM Control Register 136"},
	{"HW_DRAM_CTL137", 0x800e0224, 4, "DRAM Control Register 137"},
	{"HW_DRAM_CTL138", 0x800e0228, 4, "DRAM Control Register 138"},
	{"HW_DRAM_CTL139", 0x800e022c, 4, "DRAM Control Register 139"},
	{"HW_DRAM_CTL140", 0x800e0230, 4, "DRAM Control Register 140"},
	{"HW_DRAM_CTL141", 0x800e0234, 4, "DRAM Control Register 141"},
	{"HW_DRAM_CTL142", 0x800e0238, 4, "DRAM Control Register 142"},
	{"HW_DRAM_CTL143", 0x800e023c, 4, "DRAM Control Register 143"},
	{"HW_DRAM_CTL144", 0x800e0240, 4, "DRAM Control Register 144"},
	{"HW_DRAM_CTL145", 0x800e0244, 4, "DRAM Control Register 145"},
	{"HW_DRAM_CTL146", 0x800e0248, 4, "DRAM Control Register 146"},
	{"HW_DRAM_CTL147", 0x800e024c, 4, "DRAM Control Register 147"},
	{"HW_DRAM_CTL148", 0x800e0250, 4, "DRAM Control Register 148"},
	{"HW_DRAM_CTL149", 0x800e0254, 4, "DRAM Control Register 149"},
	{"HW_DRAM_CTL150", 0x800e0258, 4, "DRAM Control Register 150"},
	{"HW_DRAM_CTL151", 0x800e025c, 4, "DRAM Control Register 151"},
	{"HW_DRAM_CTL152", 0x800e0260, 4, "DRAM Control Register 152"},
	{"HW_DRAM_CTL153", 0x800e0264, 4, "DRAM Control Register 153"},
	{"HW_DRAM_CTL154", 0x800e0268, 4, "DRAM Control Register 154"},
	{"HW_DRAM_CTL155", 0x800e026c, 4, "DRAM Control Register 155"},
	{"HW_DRAM_CTL156", 0x800e0270, 4, "DRAM Control Register 156"},
	{"HW_DRAM_CTL157", 0x800e0274, 4, "DRAM Control Register 157"},
	{"HW_DRAM_CTL158", 0x800e0278, 4, "DRAM Control Register 158"},
	{"HW_DRAM_CTL159", 0x800e027c, 4, "DRAM Control Register 159"},
	{"HW_DRAM_CTL160", 0x800e0280, 4, "DRAM Control Register 160"},
	{"HW_DRAM_CTL161", 0x800e0284, 4, "DRAM Control Register 161"},
	{"HW_DRAM_CTL162", 0x800e0288, 4, "DRAM Control Register 162"},
	{"HW_DRAM_CTL163", 0x800e028c, 4, "DRAM Control Register 163"},
	{"HW_DRAM_CTL164", 0x800e0290, 4, "DRAM Control Register 164"},
	{"HW_DRAM_CTL171", 0x800e02ac, 4, "DRAM Control Register 171"},
	{"HW_DRAM_CTL172", 0x800e02b0, 4, "DRAM Control Register 172"},
	{"HW_DRAM_CTL173", 0x800e02b4, 4, "DRAM Control Register 173"},
	{"HW_DRAM_CTL174", 0x800e02b8, 4, "DRAM Control Register 174"},
	{"HW_DRAM_CTL175", 0x800e02bc, 4, "DRAM Control Register 175"},
	{"HW_DRAM_CTL176", 0x800e02c0, 4, "DRAM Control Register 176"},
	{"HW_DRAM_CTL177", 0x800e02c4, 4, "DRAM Control Register 177"},
	{"HW_DRAM_CTL178", 0x800e02c8, 4, "DRAM Control Register 178"},
	{"HW_DRAM_CTL180", 0x800e02d0, 4, "DRAM Control Register 180"},
	{"HW_DRAM_CTL181", 0x800e02d4, 4, "DRAM Control Register 181"},
	{"HW_DRAM_CTL182", 0x800e02d8, 4, "DRAM Control Register 182"},
	{"HW_DRAM_CTL184", 0x800e02e0, 4, "DRAM Control Register 184"},
	{"HW_DRAM_CTL185", 0x800e02e4, 4, "DRAM Control Register 185"},
	{"HW_DRAM_CTL186", 0x800e02e8, 4, "DRAM Control Register 186"},
	{"HW_DRAM_CTL187", 0x800e02ec, 4, "DRAM Control Register 187"},
	{"HW_DRAM_CTL188", 0x800e02f0, 4, "DRAM Control Register 188"},
	{"HW_DRAM_CTL189", 0x800e02f4, 4, "DRAM Control Register 189"},
	{"HW_ENET_MAC0_EIR", 0x800f0004, 4, "ENET MAC Interrupt Event Register"},
	{"HW_ENET_MAC0_TDAR", 0x800f0014, 4, "ENET MAC Transmit Descriptor Active Register"},
	{"HW_ENET_MAC0_ECR", 0x800f0024, 4, "ENET MAC Control Register"},
	{"HW_ENET_MAC0_MMFR", 0x800f0040, 4, "ENET MAC MII Management Frame Register"},
	{"HW_ENET_MAC0_MSCR", 0x800f0044, 4, "ENET MAC MII Speed Control Register"},
	{"HW_ENET_MAC0_MIBC", 0x800f0064, 4, "ENET MAC MIB Control/Status Register"},
	{"HW_ENET_MAC0_RCR", 0x800f0084, 4, "ENET MAC Receive Control Register"},
	{"HW_ENET_MAC0_TCR", 0x800f00c4, 4, "ENET MAC Transmit Control Register"},
	{"HW_ENET_MAC0_PALR", 0x800f00e4, 4, "ENET MAC Physical Address Lower Register"},
	{"HW_ENET_MAC0_PAUR", 0x800f00e8, 4, "ENET MAC Physical Address Upper Register"},
	{"HW_ENET_MAC0_OPD", 0x800f00ec, 4, "ENET MAC Opcode/Pause Duration Register"},
	{"HW_ENET_MAC0_IAUR", 0x800f0118, 4, "ENET MAC Descriptor Individual Upper Address Register"},
	{"HW_ENET_MAC0_IALR", 0x800f011c, 4, "ENET MAC Descriptor Individual Lower Address Register"},
	{"HW_ENET_MAC0_GAUR", 0x800f0120, 4, "ENET MAC Descriptor Group Upper Address Register"},
	{"HW_ENET_MAC0_GALR", 0x800f0124, 4, "ENET MAC Descriptor Group Lower Address Register"},
	{"HW_ENET_MAC0_TFW_SFCR", 0x800f0144, 4, "ENET MAC Transmit FIFO Watermark and Store and Forward Control Register"},
	{"HW_ENET_MAC0_FRBR", 0x800f014c, 4, "ENET MAC FIFO Receive Bound Register"},
	{"HW_ENET_MAC0_FRSR", 0x800f0150, 4, "ENET MAC FIFO Receive FIFO Start Register"},
	{"HW_ENET_MAC0_ERDSR", 0x800f0180, 4, "ENET MAC Pointer to Receive Descriptor Ring Register"},
	{"HW_ENET_MAC0_ETDSR", 0x800f0184, 4, "ENET MAC Pointer to Transmit Descriptor Ring Register"},
	{"HW_ENET_MAC0_EMRBR", 0x800f0188, 4, "ENET MAC Maximum Receive Buffer Size Register"},
	{"HW_ENET_MAC0_RX_SECTION_FULL", 0x800f0190, 4, "ENET MAC Receive FIFO Section Full Threshold Register"},
	{"HW_ENET_MAC0_RX_SECTION_EMPTY", 0x800f0194, 4, "ENET MAC Receive FIFO Section Empty Threshold Register"},
	{"HW_ENET_MAC0_RX_ALMOST_EMPTY", 0x800f0198, 4, "ENET MAC Receive FIFO Almost Empty Threshold Register"},
	{"HW_ENET_MAC0_RX_ALMOST_FULL", 0x800f019c, 4, "ENET MAC Receive FIFO Almost Full Thresholdt Register"},
	{"HW_ENET_MAC0_TX_SECTION_EMPTY", 0x800f01a0, 4, "ENET MAC Transmit FIFO Section Empty Threshold Register"},
	{"HW_ENET_MAC0_TX_ALMOST_EMPTY", 0x800f01a4, 4, "ENET MAC Transmit FIFO Almost Empty Threshold Register"},
	{"HW_ENET_MAC0_TX_ALMOST_FULL", 0x800f01a8, 4, "ENET MAC Transmit FIFO Almost Full Threshold Register"},
	{"HW_ENET_MAC0_TX_IPG_LENGTH", 0x800f01ac, 4, "ENET MAC Transmit Inter-Packet Gap Register"},
	{"HW_ENET_MAC0_TRUNC_FL", 0x800f01b0, 4, "ENET MAC Frame Truncation Length Register"},
	{"HW_ENET_MAC0_IPACCTXCONF", 0x800f01c0, 4, "ENET MAC Accelerator Transmit Function Configuration Register"},
	{"HW_ENET_MAC0_IPACCRXCONF", 0x800f01c4, 4, "ENET MAC Accelerator Receive Function Configuration Register"},
	{"HW_ENET_MAC0_RMON_T_DROP", 0x800f0200, 4, "ENET MAC RMON Tx packet drop"},
	{"HW_ENET_MAC0_RMON_T_PACKETS", 0x800f0204, 4, "ENET MAC RMON Tx packet count"},
	{"HW_ENET_MAC0_RMON_T_BC_PKT", 0x800f0208, 4, "ENET MAC RMON Tx Broadcast Packets"},
	{"HW_ENET_MAC0_RMON_T_MC_PKT", 0x800f020c, 4, "ENET MAC RMON Tx Multicast Packets"},
	{"HW_ENET_MAC0_RMON_T_CRC_ALIGN", 0x800f0210, 4, "ENET MAC RMON Tx Packets w CRC/Align error"},
	{"HW_ENET_MAC0_RMON_T_UNDERSIZE", 0x800f0214, 4, "ENET MAC RMON Tx Packets < 64 bytes, good CRC"},
	{"HW_ENET_MAC0_RMON_T_OVERSIZE", 0x800f0218, 4, "ENET MAC RMON Tx Packets > MAX_FL bytes, good CRC"},
	{"HW_ENET_MAC0_RMON_T_FRAG", 0x800f021c, 4, "ENET MAC RMON Tx Packets < 64 bytes, bad CRC"},
	{"HW_ENET_MAC0_RMON_T_JAB", 0x800f0220, 4, "ENET MAC RMON Tx Packets > MAX_FL bytes, bad CRC"},
	{"HW_ENET_MAC0_RMON_T_COL", 0x800f0224, 4, "ENET MAC RMON Tx collision count"},
	{"HW_ENET_MAC0_RMON_T_P64", 0x800f0228, 4, "ENET MAC RMON Tx 64 byte packets"},
	{"HW_ENET_MAC0_RMON_T_P65TO127N", 0x800f022c, 4, "ENET MAC RMON Tx 65 to 127 byte packets"},
	{"HW_ENET_MAC0_RMON_T_P128TO255N", 0x800f0230, 4, "ENET MAC RMON Tx 128 to 255 byte packets"},
	{"HW_ENET_MAC0_RMON_T_P256TO511", 0x800f0234, 4, "ENET MAC RMON Tx 256 to 511 byte packets"},
	{"HW_ENET_MAC0_RMON_T_P512TO1023", 0x800f0238, 4, "ENET MAC RMON Tx 512 to 1023 byte packets"},
	{"HW_ENET_MAC0_RMON_T_P1024TO2047", 0x800f023c, 4, "ENET MAC RMON Tx 1024 to 2047 byte packets"},
	{"HW_ENET_MAC0_RMON_T_P_GTE2048", 0x800f0240, 4, "ENET MAC RMON Tx packets w > 2048 bytes"},
	{"HW_ENET_MAC0_RMON_T_OCTETS", 0x800f0244, 4, "ENET MAC RMON Tx Octets"},
	{"HW_ENET_MAC0_IEEE_T_DROP", 0x800f0248, 4, "ENET MAC Frames Transmitted count drop"},
	{"HW_ENET_MAC0_IEEE_T_FRAME_OK", 0x800f024c, 4, "ENET MAC Frames Transmitted OK"},
	{"HW_ENET_MAC0_IEEE_T_1COL", 0x800f0250, 4, "ENET MAC Frames Transmitted with Single Collision"},
	{"HW_ENET_MAC0_IEEE_T_MCOL", 0x800f0254, 4, "ENET MAC Frames Transmitted with Multiple Collisions"},
	{"HW_ENET_MAC0_IEEE_T_DEF", 0x800f0258, 4, "ENET MAC Frames Transmitted after Deferral Delay"},
	{"HW_ENET_MAC0_IEEE_T_LCOL", 0x800f025c, 4, "ENET MAC Frames Transmitted with Late Collision"},
	{"HW_ENET_MAC0_IEEE_T_EXCOL", 0x800f0260, 4, "ENET MAC Frames Transmitted with Excessive Collisions"},
	{"HW_ENET_MAC0_IEEE_T_MACERR", 0x800f0264, 4, "ENET MAC Frames Transmitted with Tx FIFO Underrun"},
	{"HW_ENET_MAC0_IEEE_T_CSERR", 0x800f0268, 4, "ENET MAC Frames Transmitted with Carrier Sense Error"},
	{"HW_ENET_MAC0_IEEE_T_SQE", 0x800f026c, 4, "ENET MAC Frames Transmitted with SQE Error"},
	{"HW_ENET_MAC0_IEEE_T_FDXFC", 0x800f0270, 4, "ENET MAC Frames Transmitted flow control"},
	{"HW_ENET_MAC0_IEEE_T_OCTETS_OK", 0x800f0274, 4, "ENET MAC Frames Transmitted error"},
	{"HW_ENET_MAC0_RMON_R_PACKETS", 0x800f0284, 4, "ENET MAC RMON Rx packet count"},
	{"HW_ENET_MAC0_RMON_R_BC_PKT", 0x800f0288, 4, "ENET MAC RMON Rx Broadcast Packets"},
	{"HW_ENET_MAC0_RMON_R_MC_PKT", 0x800f028c, 4, "ENET MAC RMON Rx Multicast Packets"},
	{"HW_ENET_MAC0_RMON_R_CRC_ALIGN", 0x800f0290, 4, "ENET MAC RMON Rx Packets w CRC/Align error"},
	{"HW_ENET_MAC0_RMON_R_UNDERSIZE", 0x800f0294, 4, "ENET MAC RMON Rx Packets < 64 bytes, good CRC"},
	{"HW_ENET_MAC0_RMON_R_OVERSIZE", 0x800f0298, 4, "ENET MAC RMON Rx Packets > MAX_FL, good CRC"},
	{"HW_ENET_MAC0_RMON_R_FRAG", 0x800f029c, 4, "ENET MAC RMON Rx Packets < 64 bytes, bad CRC"},
	{"HW_ENET_MAC0_RMON_R_JAB", 0x800f02a0, 4, "ENET MAC RMON Rx Packets > MAX_FL bytes, bad CRC"},
	{"HW_ENET_MAC0_RMON_R_P64", 0x800f02a8, 4, "ENET MAC RMON Rx 64 byte packets"},
	{"HW_ENET_MAC0_RMON_R_P65TO127", 0x800f02ac, 4, "ENET MAC RMON Rx 65 to 127 byte packets"},
	{"HW_ENET_MAC0_RMON_R_P128TO255", 0x800f02b0, 4, "ENET MAC RMON Rx 128 to 255 byte packets"},
	{"HW_ENET_MAC0_RMON_R_P256TO511", 0x800f02b4, 4, "ENET MAC RMON Rx 256 to 511 byte packets"},
	{"HW_ENET_MAC0_RMON_R_P512TO1023", 0x800f02b8, 4, "ENET MAC RMON Rx 512 to 1023 byte packets"},
	{"HW_ENET_MAC0_RMON_R_P1024TO2047", 0x800f02bc, 4, "ENET MAC RMON Rx 1024 to 2047 byte packets"},
	{"HW_ENET_MAC0_RMON_R_P_GTE2048", 0x800f02c0, 4, "ENET MAC RMON Rx packets w > 2048 bytes"},
	{"HW_ENET_MAC0_RMON_R_OCTETS", 0x800f02c4, 4, "ENET MAC RMON Rx Octets"},
	{"HW_ENET_MAC0_IEEE_R_DROP", 0x800f02c8, 4, "ENET MAC Frames Received count drop"},
	{"HW_ENET_MAC0_IEEE_R_FRAME_OK", 0x800f02cc, 4, "ENET MAC Frames Received OK"},
	{"HW_ENET_MAC0_IEEE_R_CRC", 0x800f02d0, 4, "ENET MAC Frames Received with CRC Error"},
	{"HW_ENET_MAC0_IEEE_R_ALIGN", 0x800f02d4, 4, "ENET MAC Frames Received with Alignment Error"},
	{"HW_ENET_MAC0_IEEE_R_MACERR", 0x800f02d8, 4, "ENET MAC Frames Received overflow"},
	{"HW_ENET_MAC0_IEEE_R_FDXFC", 0x800f02dc, 4, "ENET MAC Frames Received flow control"},
	{"HW_ENET_MAC0_IEEE_R_OCTETS_OK", 0x800f02e0, 4, "ENET MAC Frames Received error"},
	{"HW_ENET_MAC0_ATIME_CTRL", 0x800f0400, 4, "ENET MAC IEEE1588 Timer Control Register"},
	{"HW_ENET_MAC0_ATIME", 0x800f0404, 4, "ENET MAC IEEE1588 Timer value Register"},
	{"HW_ENET_MAC0_ATIME_EVT_OFFSET", 0x800f0408, 4, "ENET MAC IEEE1588 Offsetvalue for one-shot event generation Register"},
	{"HW_ENET_MAC0_ATIME_EVT_PERIOD", 0x800f040c, 4, "ENET MAC IEEE1588 Timer Period Register"},
	{"HW_ENET_MAC0_ATIME_CORR", 0x800f0410, 4, "ENET MAC IEEE1588 Correction counter wrap around value Register"},
	{"HW_ENET_MAC0_TS_TIMESTAMP", 0x800f0418, 4, "ENET MAC IEEE1588 Timestamp of the last Frame Register"},
	{"HW_ENET_MAC0_SMAC_0_0", 0x800f0500, 4, "ENET MAC Supplemental MAC Address 0"},
	{"HW_ENET_MAC0_SMAC_0_1", 0x800f0504, 4, "ENET MAC Supplemental MAC Address 0"},
	{"HW_ENET_MAC0_SMAC_1_0", 0x800f0508, 4, "ENET MAC Supplemental MAC Address 1"},
	{"HW_ENET_MAC0_SMAC_1_1", 0x800f050c, 4, "ENET MAC Supplemental MAC Address 1"},
	{"HW_ENET_MAC0_SMAC_2_0", 0x800f0510, 4, "ENET MAC Supplemental MAC Address 2"},
	{"HW_ENET_MAC0_SMAC_2_1", 0x800f0514, 4, "ENET MAC Supplemental MAC Address 2"},
	{"HW_ENET_MAC0_SMAC_3_0", 0x800f0518, 4, "ENET MAC Supplemental MAC Address 3"},
	{"HW_ENET_MAC0_SMAC_3_1", 0x800f051c, 4, "ENET MAC Supplemental MAC Address 3"},
	{"HW_ENET_MAC0_COMP_REG_0", 0x800f0600, 4, "ENET MAC Compare register 0"},
	{"HW_ENET_MAC0_COMP_REG_1", 0x800f0604, 4, "ENET MAC Compare register 1"},
	{"HW_ENET_MAC0_COMP_REG_2", 0x800f0608, 4, "ENET MAC Compare register 2"},
	{"HW_ENET_MAC0_COMP_REG_3", 0x800f060c, 4, "ENET MAC Compare register 3"},
	{"HW_ENET_MAC0_CAPT_REG_0", 0x800f0640, 4, "ENET MAC Capture register 0"},
	{"HW_ENET_MAC0_CAPT_REG_1", 0x800f0644, 4, "ENET MAC Capture register 1"},
	{"HW_ENET_MAC0_CAPT_REG_2", 0x800f0648, 4, "ENET MAC Capture register 2"},
	{"HW_ENET_MAC0_CAPT_REG_3", 0x800f064c, 4, "ENET MAC Capture register 3"},
	{"HW_ENET_MAC0_CCB_INT", 0x800f0680, 4, "ENET MAC IEEE1588 Interrupt register."},
	{"HW_ENET_MAC1_EIR", 0x800f4004, 4, "ENET MAC Interrupt Event Register"},
	{"HW_ENET_MAC1_TDAR", 0x800f4014, 4, "ENET MAC Transmit Descriptor Active Register"},
	{"HW_ENET_MAC1_ECR", 0x800f4024, 4, "ENET MAC Control Register"},
	{"HW_ENET_MAC1_MMFR", 0x800f4040, 4, "ENET MAC MII Management Frame Register"},
	{"HW_ENET_MAC1_MSCR", 0x800f4044, 4, "ENET MAC MII Speed Control Register"},
	{"HW_ENET_MAC1_MIBC", 0x800f4064, 4, "ENET MAC MIB Control/Status Register"},
	{"HW_ENET_MAC1_RCR", 0x800f4084, 4, "ENET MAC Receive Control Register"},
	{"HW_ENET_MAC1_TCR", 0x800f40c4, 4, "ENET MAC Transmit Control Register"},
	{"HW_ENET_MAC1_PALR", 0x800f40e4, 4, "ENET MAC Physical Address Lower Register"},
	{"HW_ENET_MAC1_PAUR", 0x800f40e8, 4, "ENET MAC Physical Address Upper Register"},
	{"HW_ENET_MAC1_OPD", 0x800f40ec, 4, "ENET MAC Opcode/Pause Duration Register"},
	{"HW_ENET_MAC1_IAUR", 0x800f4118, 4, "ENET MAC Descriptor Individual Upper Address Register"},
	{"HW_ENET_MAC1_IALR", 0x800f411c, 4, "ENET MAC Descriptor Individual Lower Address Register"},
	{"HW_ENET_MAC1_GAUR", 0x800f4120, 4, "ENET MAC Descriptor Group Upper Address Register"},
	{"HW_ENET_MAC1_GALR", 0x800f4124, 4, "ENET MAC Descriptor Group Lower Address Register"},
	{"HW_ENET_MAC1_TFW_SFCR", 0x800f4144, 4, "ENET MAC Transmit FIFO Watermark and Store and Forward Control Register"},
	{"HW_ENET_MAC1_FRBR", 0x800f414c, 4, "ENET MAC FIFO Receive Bound Register"},
	{"HW_ENET_MAC1_FRSR", 0x800f4150, 4, "ENET MAC FIFO Receive FIFO Start Register"},
	{"HW_ENET_MAC1_ERDSR", 0x800f4180, 4, "ENET MAC Pointer to Receive Descriptor Ring Register"},
	{"HW_ENET_MAC1_ETDSR", 0x800f4184, 4, "ENET MAC Pointer to Transmit Descriptor Ring Register"},
	{"HW_ENET_MAC1_EMRBR", 0x800f4188, 4, "ENET MAC Maximum Receive Buffer Size Register"},
	{"HW_ENET_MAC1_RX_SECTION_FULL", 0x800f4190, 4, "ENET MAC Receive FIFO Section Full Threshold Register"},
	{"HW_ENET_MAC1_RX_SECTION_EMPTY", 0x800f4194, 4, "ENET MAC Receive FIFO Section Empty Threshold Register"},
	{"HW_ENET_MAC1_RX_ALMOST_EMPTY", 0x800f4198, 4, "ENET MAC Receive FIFO Almost Empty Threshold Register"},
	{"HW_ENET_MAC1_RX_ALMOST_FULL", 0x800f419c, 4, "ENET MAC Receive FIFO Almost Full Thresholdt Register"},
	{"HW_ENET_MAC1_TX_SECTION_EMPTY", 0x800f41a0, 4, "ENET MAC Transmit FIFO Section Empty Threshold Register"},
	{"HW_ENET_MAC1_TX_ALMOST_EMPTY", 0x800f41a4, 4, "ENET MAC Transmit FIFO Almost Empty Threshold Register"},
	{"HW_ENET_MAC1_TX_ALMOST_FULL", 0x800f41a8, 4, "ENET MAC Transmit FIFO Almost Full Threshold Register"},
	{"HW_ENET_MAC1_TX_IPG_LENGTH", 0x800f41ac, 4, "ENET MAC Transmit Inter-Packet Gap Register"},
	{"HW_ENET_MAC1_TRUNC_FL", 0x800f41b0, 4, "ENET MAC Frame Truncation Length Register"},
	{"HW_ENET_MAC1_IPACCTXCONF", 0x800f41c0, 4, "ENET MAC Accelerator Transmit Function Configuration Register"},
	{"HW_ENET_MAC1_IPACCRXCONF", 0x800f41c4, 4, "ENET MAC Accelerator Receive Function Configuration Register"},
	{"HW_ENET_MAC1_RMON_T_DROP", 0x800f4200, 4, "ENET MAC RMON Tx packet drop"},
	{"HW_ENET_MAC1_RMON_T_PACKETS", 0x800f4204, 4, "ENET MAC RMON Tx packet count"},
	{"HW_ENET_MAC1_RMON_T_BC_PKT", 0x800f4208, 4, "ENET MAC RMON Tx Broadcast Packets"},
	{"HW_ENET_MAC1_RMON_T_MC_PKT", 0x800f420c, 4, "ENET MAC RMON Tx Multicast Packets"},
	{"HW_ENET_MAC1_RMON_T_CRC_ALIGN", 0x800f4210, 4, "ENET MAC RMON Tx Packets w CRC/Align error"},
	{"HW_ENET_MAC1_RMON_T_UNDERSIZE", 0x800f4214, 4, "ENET MAC RMON Tx Packets < 64 bytes, good CRC"},
	{"HW_ENET_MAC1_RMON_T_OVERSIZE", 0x800f4218, 4, "ENET MAC RMON Tx Packets > MAX_FL bytes, good CRC"},
	{"HW_ENET_MAC1_RMON_T_FRAG", 0x800f421c, 4, "ENET MAC RMON Tx Packets < 64 bytes, bad CRC"},
	{"HW_ENET_MAC1_RMON_T_JAB", 0x800f4220, 4, "ENET MAC RMON Tx Packets > MAX_FL bytes, bad CRC"},
	{"HW_ENET_MAC1_RMON_T_COL", 0x800f4224, 4, "ENET MAC RMON Tx collision count"},
	{"HW_ENET_MAC1_RMON_T_P64", 0x800f4228, 4, "ENET MAC RMON Tx 64 byte packets"},
	{"HW_ENET_MAC1_RMON_T_P65TO127N", 0x800f422c, 4, "ENET MAC RMON Tx 65 to 127 byte packets"},
	{"HW_ENET_MAC1_RMON_T_P128TO255N", 0x800f4230, 4, "ENET MAC RMON Tx 128 to 255 byte packets"},
	{"HW_ENET_MAC1_RMON_T_P256TO511", 0x800f4234, 4, "ENET MAC RMON Tx 256 to 511 byte packets"},
	{"HW_ENET_MAC1_RMON_T_P512TO1023", 0x800f4238, 4, "ENET MAC RMON Tx 512 to 1023 byte packets"},
	{"HW_ENET_MAC1_RMON_T_P1024TO2047", 0x800f423c, 4, "ENET MAC RMON Tx 1024 to 2047 byte packets"},
	{"HW_ENET_MAC1_RMON_T_P_GTE2048", 0x800f4240, 4, "ENET MAC RMON Tx packets w > 2048 bytes"},
	{"HW_ENET_MAC1_RMON_T_OCTETS", 0x800f4244, 4, "ENET MAC RMON Tx Octets"},
	{"HW_ENET_MAC1_IEEE_T_DROP", 0x800f4248, 4, "ENET MAC Frames Transmitted count drop"},
	{"HW_ENET_MAC1_IEEE_T_FRAME_OK", 0x800f424c, 4, "ENET MAC Frames Transmitted OK"},
	{"HW_ENET_MAC1_IEEE_T_1COL", 0x800f4250, 4, "ENET MAC Frames Transmitted with Single Collision"},
	{"HW_ENET_MAC1_IEEE_T_MCOL", 0x800f4254, 4, "ENET MAC Frames Transmitted with Multiple Collisions"},
	{"HW_ENET_MAC1_IEEE_T_DEF", 0x800f4258, 4, "ENET MAC Frames Transmitted after Deferral Delay"},
	{"HW_ENET_MAC1_IEEE_T_LCOL", 0x800f425c, 4, "ENET MAC Frames Transmitted with Late Collision"},
	{"HW_ENET_MAC1_IEEE_T_EXCOL", 0x800f4260, 4, "ENET MAC Frames Transmitted with Excessive Collisions"},
	{"HW_ENET_MAC1_IEEE_T_MACERR", 0x800f4264, 4, "ENET MAC Frames Transmitted with Tx FIFO Underrun"},
	{"HW_ENET_MAC1_IEEE_T_CSERR", 0x800f4268, 4, "ENET MAC Frames Transmitted with Carrier Sense Error"},
	{"HW_ENET_MAC1_IEEE_T_SQE", 0x800f426c, 4, "ENET MAC Frames Transmitted with SQE Error"},
	{"HW_ENET_MAC1_IEEE_T_FDXFC", 0x800f4270, 4, "ENET MAC Frames Transmitted flow control"},
	{"HW_ENET_MAC1_IEEE_T_OCTETS_OK", 0x800f4274, 4, "ENET MAC Frames Transmitted error"},
	{"HW_ENET_MAC1_RMON_R_PACKETS", 0x800f4284, 4, "ENET MAC RMON Rx packet count"},
	{"HW_ENET_MAC1_RMON_R_BC_PKT", 0x800f4288, 4, "ENET MAC RMON Rx Broadcast Packets"},
	{"HW_ENET_MAC1_RMON_R_MC_PKT", 0x800f428c, 4, "ENET MAC RMON Rx Multicast Packets"},
	{"HW_ENET_MAC1_RMON_R_CRC_ALIGN", 0x800f4290, 4, "ENET MAC RMON Rx Packets w CRC/Align error"},
	{"HW_ENET_MAC1_RMON_R_UNDERSIZE", 0x800f4294, 4, "ENET MAC RMON Rx Packets < 64 bytes, good CRC"},
	{"HW_ENET_MAC1_RMON_R_OVERSIZE", 0x800f4298, 4, "ENET MAC RMON Rx Packets > MAX_FL, good CRC"},
	{"HW_ENET_MAC1_RMON_R_FRAG", 0x800f429c, 4, "ENET MAC RMON Rx Packets < 64 bytes, bad CRC"},
	{"HW_ENET_MAC1_RMON_R_JAB", 0x800f42a0, 4, "ENET MAC RMON Rx Packets > MAX_FL bytes, bad CRC"},
	{"HW_ENET_MAC1_RMON_R_P64", 0x800f42a8, 4, "ENET MAC RMON Rx 64 byte packets"},
	{"HW_ENET_MAC1_RMON_R_P65TO127", 0x800f42ac, 4, "ENET MAC RMON Rx 65 to 127 byte packets"},
	{"HW_ENET_MAC1_RMON_R_P128TO255", 0x800f42b0, 4, "ENET MAC RMON Rx 128 to 255 byte packets"},
	{"HW_ENET_MAC1_RMON_R_P256TO511", 0x800f42b4, 4, "ENET MAC RMON Rx 256 to 511 byte packets"},
	{"HW_ENET_MAC1_RMON_R_P512TO1023", 0x800f42b8, 4, "ENET MAC RMON Rx 512 to 1023 byte packets"},
	{"HW_ENET_MAC1_RMON_R_P1024TO2047", 0x800f42bc, 4, "ENET MAC RMON Rx 1024 to 2047 byte packets"},
	{"HW_ENET_MAC1_RMON_R_P_GTE2048", 0x800f42c0, 4, "ENET MAC RMON Rx packets w > 2048 bytes"},
	{"HW_ENET_MAC1_RMON_R_OCTETS", 0x800f42c4, 4, "ENET MAC RMON Rx Octets"},
	{"HW_ENET_MAC1_IEEE_R_DROP", 0x800f42c8, 4, "ENET MAC Frames Received count drop"},
	{"HW_ENET_MAC1_IEEE_R_FRAME_OK", 0x800f42cc, 4, "ENET MAC Frames Received OK"},
	{"HW_ENET_MAC1_IEEE_R_CRC", 0x800f42d0, 4, "ENET MAC Frames Received with CRC Error"},
	{"HW_ENET_MAC1_IEEE_R_ALIGN", 0x800f42d4, 4, "ENET MAC Frames Received with Alignment Error"},
	{"HW_ENET_MAC1_IEEE_R_MACERR", 0x800f42d8, 4, "ENET MAC Frames Received overflow"},
	{"HW_ENET_MAC1_IEEE_R_FDXFC", 0x800f42dc, 4, "ENET MAC Frames Received flow control"},
	{"HW_ENET_MAC1_IEEE_R_OCTETS_OK", 0x800f42e0, 4, "ENET MAC Frames Received error"},
	{"HW_ENET_MAC1_ATIME_CTRL", 0x800f4400, 4, "ENET MAC IEEE1588 Timer Control Register"},
	{"HW_ENET_MAC1_ATIME", 0x800f4404, 4, "ENET MAC IEEE1588 Timer value Register"},
	{"HW_ENET_MAC1_ATIME_EVT_OFFSET", 0x800f4408, 4, "ENET MAC IEEE1588 Offsetvalue for one-shot event generation Register"},
	{"HW_ENET_MAC1_ATIME_EVT_PERIOD", 0x800f440c, 4, "ENET MAC IEEE1588 Timer Period Register"},
	{"HW_ENET_MAC1_ATIME_CORR", 0x800f4410, 4, "ENET MAC IEEE1588 Correction counter wrap around value Register"},
	{"HW_ENET_MAC1_TS_TIMESTAMP", 0x800f4418, 4, "ENET MAC IEEE1588 Timestamp of the last Frame Register"},
	{"HW_ENET_MAC1_SMAC_0_0", 0x800f4500, 4, "ENET MAC Supplemental MAC Address 0"},
	{"HW_ENET_MAC1_SMAC_0_1", 0x800f4504, 4, "ENET MAC Supplemental MAC Address 0"},
	{"HW_ENET_MAC1_SMAC_1_0", 0x800f4508, 4, "ENET MAC Supplemental MAC Address 1"},
	{"HW_ENET_MAC1_SMAC_1_1", 0x800f450c, 4, "ENET MAC Supplemental MAC Address 1"},
	{"HW_ENET_MAC1_SMAC_2_0", 0x800f4510, 4, "ENET MAC Supplemental MAC Address 2"},
	{"HW_ENET_MAC1_SMAC_2_1", 0x800f4514, 4, "ENET MAC Supplemental MAC Address 2"},
	{"HW_ENET_MAC1_SMAC_3_0", 0x800f4518, 4, "ENET MAC Supplemental MAC Address 3"},
	{"HW_ENET_MAC1_SMAC_3_1", 0x800f451c, 4, "ENET MAC Supplemental MAC Address 3"},
	{"HW_ENET_MAC1_COMP_REG_0", 0x800f4600, 4, "ENET MAC Compare register 0"},
	{"HW_ENET_MAC1_COMP_REG_1", 0x800f4604, 4, "ENET MAC Compare register 1"},
	{"HW_ENET_MAC1_COMP_REG_2", 0x800f4608, 4, "ENET MAC Compare register 2"},
	{"HW_ENET_MAC1_COMP_REG_3", 0x800f460c, 4, "ENET MAC Compare register 3"},
	{"HW_ENET_MAC1_CAPT_REG_0", 0x800f4640, 4, "ENET MAC Capture register 0"},
	{"HW_ENET_MAC1_CAPT_REG_1", 0x800f4644, 4, "ENET MAC Capture register 1"},
	{"HW_ENET_MAC1_CAPT_REG_2", 0x800f4648, 4, "ENET MAC Capture register 2"},
	{"HW_ENET_MAC1_CAPT_REG_3", 0x800f464c, 4, "ENET MAC Capture register 3"},
	{"HW_ENET_MAC1_CCB_INT", 0x800f4680, 4, "ENET MAC IEEE1588 Interrupt register."},
	{"HW_ENET_SWI_REVISION", 0x800f8000, 4, "ENET SWI revision"},
	{"HW_ENET_SWI_SCRATCH", 0x800f8004, 4, "ENET SWI Scratch Register"},
	{"HW_ENET_SWI_PORT_ENA", 0x800f8008, 4, "ENET SWI Port Enable Bits."},
	{"HW_ENET_SWI_VLAN_VERIFY", 0x800f8010, 4, "ENET SWI Verify VLAN domain."},
	{"HW_ENET_SWI_BCAST_DEFAULT_MASK", 0x800f8014, 4, "ENET SWI Default broadcast resolution."},
	{"HW_ENET_SWI_MCAST_DEFAULT_MASK", 0x800f8018, 4, "ENET SWI Default multicast resolution."},
	{"HW_ENET_SWI_INPUT_LEARN_BLOCK", 0x800f801c, 4, "ENET SWI Define port in blocking state and enable or disable learning."},
	{"HW_ENET_SWI_MGMT_CONFIG", 0x800f8020, 4, "ENET SWI Bridge Management Port Configuration."},
	{"HW_ENET_SWI_MODE_CONFIG", 0x800f8024, 4, "ENET SWI Defines several global configuration settings."},
	{"HW_ENET_SWI_VLAN_IN_MODE", 0x800f8028, 4, "ENET SWI Define behavior of VLAN input manipulation function"},
	{"HW_ENET_SWI_VLAN_OUT_MODE", 0x800f802c, 4, "ENET SWI Define behavior of VLAN output manipulation function"},
	{"HW_ENET_SWI_VLAN_TAG_ID", 0x800f8034, 4, "ENET SWI The VLAN type field value to expect to identify a VLAN tagged frame."},
	{"HW_ENET_SWI_MIRROR_CONTROL", 0x800f8040, 4, "ENET SWI Port Mirroring configuration."},
	{"HW_ENET_SWI_MIRROR_EG_MAP", 0x800f8044, 4, "ENET SWI Port Mirroring Egress port definitions."},
	{"HW_ENET_SWI_MIRROR_ING_MAP", 0x800f8048, 4, "ENET SWI Port Mirroring Ingress port definitions."},
	{"HW_ENET_SWI_MIRROR_ISRC_0", 0x800f804c, 4, "ENET SWI Ingress Source MAC Address for Mirror filtering."},
	{"HW_ENET_SWI_MIRROR_ISRC_1", 0x800f8050, 4, "ENET SWI Ingress Source MAC Address for Mirror filtering."},
	{"HW_ENET_SWI_MIRROR_IDST_0", 0x800f8054, 4, "ENET SWI Ingress Destination MAC Address for Mirror filtering."},
	{"HW_ENET_SWI_MIRROR_IDST_1", 0x800f8058, 4, "ENET SWI Ingress Destination MAC Address for Mirror filtering."},
	{"HW_ENET_SWI_MIRROR_ESRC_0", 0x800f805c, 4, "ENET SWI Egress Source MAC Address for Mirror filtering."},
	{"HW_ENET_SWI_MIRROR_ESRC_1", 0x800f8060, 4, "ENET SWI Egress Source MAC Address for Mirror filtering."},
	{"HW_ENET_SWI_MIRROR_EDST_0", 0x800f8064, 4, "ENET SWI Egress Destination MAC Address for Mirror filtering."},
	{"HW_ENET_SWI_MIRROR_EDST_1", 0x800f8068, 4, "ENET SWI Egress Destination MAC Address for Mirror filtering."},
	{"HW_ENET_SWI_MIRROR_CNT", 0x800f806c, 4, "ENET SWI Count Value for Mirror filtering."},
	{"HW_ENET_SWI_OQMGR_STATUS", 0x800f8080, 4, "ENET SWI Memory Manager Status."},
	{"HW_ENET_SWI_QMGR_MINCELLS", 0x800f8084, 4, "ENET SWI Low Memory threshold."},
	{"HW_ENET_SWI_QMGR_ST_MINCELLS", 0x800f8088, 4, "ENET SWI Statistic providing the lowest number of free cells reached in memory"},
	{"HW_ENET_SWI_QMGR_CONGEST_STAT", 0x800f808c, 4, "ENET SWI Port Congestion status (internal)."},
	{"HW_ENET_SWI_QMGR_IFACE_STAT", 0x800f8090, 4, "ENET SWI Switch input and output interface status (internal)."},
	{"HW_ENET_SWI_QM_WEIGHTS", 0x800f8094, 4, "ENET SWI Queue weights for each queue."},
	{"HW_ENET_SWI_QMGR_MINCELLSP0", 0x800f809c, 4, "ENET SWI Define congestion threshold for Port0 backpressure."},
	{"HW_ENET_SWI_FORCE_FWD_P0", 0x800f80bc, 4, "ENET SWI Enable forced forwarding for a frame processed from port 0"},
	{"HW_ENET_SWI_PORTSNOOP1", 0x800f80c0, 4, "ENET SWI Port Snooping function. Eight independent entries are available."},
	{"HW_ENET_SWI_PORTSNOOP2", 0x800f80c4, 4, "ENET SWI Port Snooping function. Eight independent entries are available."},
	{"HW_ENET_SWI_PORTSNOOP3", 0x800f80c8, 4, "ENET SWI Port Snooping function. Eight independent entries are available."},
	{"HW_ENET_SWI_PORTSNOOP4", 0x800f80cc, 4, "ENET SWI Port Snooping function. Eight independent entries are available."},
	{"HW_ENET_SWI_PORTSNOOP5", 0x800f80d0, 4, "ENET SWI Port Snooping function. Eight independent entries are available."},
	{"HW_ENET_SWI_PORTSNOOP6", 0x800f80d4, 4, "ENET SWI Port Snooping function. Eight independent entries are available."},
	{"HW_ENET_SWI_PORTSNOOP7", 0x800f80d8, 4, "ENET SWI Port Snooping function. Eight independent entries are available."},
	{"HW_ENET_SWI_PORTSNOOP8", 0x800f80dc, 4, "ENET SWI Port Snooping function. Eight independent entries are available."},
	{"HW_ENET_SWI_IPSNOOP1", 0x800f80e0, 4, "ENET SWI IP Snooping function1"},
	{"HW_ENET_SWI_IPSNOOP2", 0x800f80e4, 4, "ENET SWI IP Snooping function2"},
	{"HW_ENET_SWI_IPSNOOP3", 0x800f80e8, 4, "ENET SWI IP Snooping function3"},
	{"HW_ENET_SWI_IPSNOOP4", 0x800f80ec, 4, "ENET SWI IP Snooping function4"},
	{"HW_ENET_SWI_IPSNOOP5", 0x800f80f0, 4, "ENET SWI IP Snooping function5"},
	{"HW_ENET_SWI_IPSNOOP6", 0x800f80f4, 4, "ENET SWI IP Snooping function6"},
	{"HW_ENET_SWI_IPSNOOP7", 0x800f80f8, 4, "ENET SWI IP Snooping function7"},
	{"HW_ENET_SWI_IPSNOOP8", 0x800f80fc, 4, "ENET SWI IP Snooping function8"},
	{"HW_ENET_SWI_VLAN_PRIORITY0", 0x800f8100, 4, "ENET SWI Port 0 VLAN priority resolution map"},
	{"HW_ENET_SWI_VLAN_PRIORITY1", 0x800f8104, 4, "ENET SWI Port 1 VLAN priority resolution map"},
	{"HW_ENET_SWI_VLAN_PRIORITY2", 0x800f8108, 4, "ENET SWI Port 2 VLAN priority resolution map"},
	{"HW_ENET_SWI_IP_PRIORITY", 0x800f8140, 4, "ENET SWI IPv4 and IPv6 priority resolution table programming"},
	{"HW_ENET_SWI_PRIORITY_CFG0", 0x800f8180, 4, "ENET SWI Port 0 Priority resolution configuration"},
	{"HW_ENET_SWI_PRIORITY_CFG1", 0x800f8184, 4, "ENET SWI Port 1 Priority resolution configuration"},
	{"HW_ENET_SWI_PRIORITY_CFG2", 0x800f8188, 4, "ENET SWI Port 2 Priority resolution configuration"},
	{"HW_ENET_SWI_SYSTEM_TAGINFO0", 0x800f8200, 4, "ENET SWI Port 0 VLAN-ID field for VLAN input manipulation function"},
	{"HW_ENET_SWI_SYSTEM_TAGINFO1", 0x800f8204, 4, "ENET SWI Port 1 VLAN-ID field for VLAN input manipulation function"},
	{"HW_ENET_SWI_SYSTEM_TAGINFO2", 0x800f8208, 4, "ENET SWI Port 2 VLAN-ID field for VLAN input manipulation function"},
	{"HW_ENET_SWI_VLAN_RES_TABLE_0", 0x800f8280, 4, "ENET SWI VLAN domain resolution entry 0."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_1", 0x800f8284, 4, "ENET SWI VLAN domain resolution entry 1."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_2", 0x800f8288, 4, "ENET SWI VLAN domain resolution entry 2."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_3", 0x800f828c, 4, "ENET SWI VLAN domain resolution entry 3."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_4", 0x800f8290, 4, "ENET SWI VLAN domain resolution entry 4."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_5", 0x800f8294, 4, "ENET SWI VLAN domain resolution entry 5."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_6", 0x800f8298, 4, "ENET SWI VLAN domain resolution entry 6."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_7", 0x800f829c, 4, "ENET SWI VLAN domain resolution entry 7."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_8", 0x800f82a0, 4, "ENET SWI VLAN domain resolution entry 8."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_9", 0x800f82a4, 4, "ENET SWI VLAN domain resolution entry 9."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_10", 0x800f82a8, 4, "ENET SWI VLAN domain resolution entry 10."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_11", 0x800f82ac, 4, "ENET SWI VLAN domain resolution entry 11."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_12", 0x800f82b0, 4, "ENET SWI VLAN domain resolution entry 12."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_13", 0x800f82b4, 4, "ENET SWI VLAN domain resolution entry 13."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_14", 0x800f82b8, 4, "ENET SWI VLAN domain resolution entry 14."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_15", 0x800f82bc, 4, "ENET SWI VLAN domain resolution entry 15."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_16", 0x800f82c0, 4, "ENET SWI VLAN domain resolution entry 16."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_17", 0x800f82c4, 4, "ENET SWI VLAN domain resolution entry 17."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_18", 0x800f82c8, 4, "ENET SWI VLAN domain resolution entry 18."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_19", 0x800f82cc, 4, "ENET SWI VLAN domain resolution entry 19."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_20", 0x800f82d0, 4, "ENET SWI VLAN domain resolution entry 20."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_21", 0x800f82d4, 4, "ENET SWI VLAN domain resolution entry 21."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_22", 0x800f82d8, 4, "ENET SWI VLAN domain resolution entry 22."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_23", 0x800f82dc, 4, "ENET SWI VLAN domain resolution entry 23."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_24", 0x800f82e0, 4, "ENET SWI VLAN domain resolution entry 24."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_25", 0x800f82e4, 4, "ENET SWI VLAN domain resolution entry 25."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_26", 0x800f82e8, 4, "ENET SWI VLAN domain resolution entry 26."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_27", 0x800f82ec, 4, "ENET SWI VLAN domain resolution entry 27."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_28", 0x800f82f0, 4, "ENET SWI VLAN domain resolution entry 28."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_29", 0x800f82f4, 4, "ENET SWI VLAN domain resolution entry 29."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_30", 0x800f82f8, 4, "ENET SWI VLAN domain resolution entry 30."},
	{"HW_ENET_SWI_VLAN_RES_TABLE_31", 0x800f82fc, 4, "ENET SWI VLAN domain resolution entry 31."},
	{"HW_ENET_SWI_TOTAL_DISC", 0x800f8300, 4, "ENET SWI Total number of incoming frames processed"},
	{"HW_ENET_SWI_TOTAL_BYT_DISC", 0x800f8304, 4, "ENET SWI Sum of bytes of frames counted in TOTAL_DISC"},
	{"HW_ENET_SWI_TOTAL_FRM", 0x800f8308, 4, "ENET SWI Total number of incoming frames processed"},
	{"HW_ENET_SWI_TOTAL_BYT_FRM", 0x800f830c, 4, "ENET SWI Sum of bytes of frames counted in TOTAL_FRM"},
	{"HW_ENET_SWI_ODISC0", 0x800f8310, 4, "ENET SWI Port 0 Outgoing frames discarded due to output Queue congestion"},
	{"HW_ENET_SWI_IDISC_UNTAGGED0", 0x800f8318, 4, "ENET SWI Port 0 incoming frames discarded due to missing vlan tag"},
	{"HW_ENET_SWI_ODISC1", 0x800f8320, 4, "ENET SWI Port 1 Outgoing frames discarded due to output Queue congestion"},
	{"HW_ENET_SWI_IDISC_UNTAGGED1", 0x800f8328, 4, "ENET SWI Port 1 incoming frames discarded due to missing vlan tag"},
	{"HW_ENET_SWI_ODISC2", 0x800f8330, 4, "ENET SWI Port 2 Outgoing frames discarded due to output Queue congestion"},
	{"HW_ENET_SWI_IDISC_UNTAGGED2", 0x800f8338, 4, "ENET SWI Port 2 incoming frames discarded due to missing vlan tag"},
	{"HW_ENET_SWI_EIR", 0x800f8400, 4, "ENET SWI Interrupt Event Register"},
	{"HW_ENET_SWI_EIMR", 0x800f8404, 4, "ENET SWI Interrupt Mask Register"},
	{"HW_ENET_SWI_ERDSR", 0x800f8408, 4, "ENET SWI Pointer to Receive Descriptor Ring"},
	{"HW_ENET_SWI_ETDSR", 0x800f840c, 4, "ENET SWI Pointer to Transmit Descriptor Ring"},
	{"HW_ENET_SWI_EMRBR", 0x800f8410, 4, "ENET SWI Maximum Receive Buffer Size"},
	{"HW_ENET_SWI_RDAR", 0x800f8414, 4, "ENET SWI Receive Descriptor Active Register"},
	{"HW_ENET_SWI_TDAR", 0x800f8418, 4, "ENET SWI Transmit Descriptor Active Register"},
	{"HW_ENET_SWI_LRN_REC_0", 0x800f8500, 4, "ENET SWI Learning Records A (0) and B (1)"},
	{"HW_ENET_SWI_LRN_REC_1", 0x800f8504, 4, "ENET SWI Learning Record B(1)"},
	{"HW_ENET_SWI_LRN_STATUS", 0x800f8508, 4, "ENET SWI Learning data available status."},
	{"HW_ENET_SWI_LOOKUP_MEMORY_END", 0x80107ffc, 4, "ENET SWI lookup MAC address memory end"},
