# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do GravSim_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV {C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:41 on Apr 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV" C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v 
# -- Compiling module FPinvsqrt
# -- Compiling module FPmult
# -- Compiling module FPinv
# -- Compiling module FPadd
# -- Compiling module fp2int
# -- Compiling module FPinv_prof
# -- Compiling module fpadd
# 
# Top level modules:
# 	FPinv
# 	fp2int
# 	FPinv_prof
# 	fpadd
# End time: 18:48:41 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib nios_system
# ** Warning: (vlib-34) Library already exists at "nios_system".
# vmap nios_system nios_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_system nios_system 
# Modifying modelsim.ini
# vlog -sv -work nios_system +incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules {C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:41 on Apr 26,2018
# vlog -reportprogress 300 -sv -work nios_system "+incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules" C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv 
# -- Compiling module avalon_interface
# 
# Top level modules:
# 	avalon_interface
# End time: 18:48:41 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV {C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/ball.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:41 on Apr 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV" C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 18:48:41 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV {C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:41 on Apr 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV" C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FSM.sv 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 18:48:41 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV {C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/testbench_FSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:41 on Apr 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV" C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/testbench_FSM.sv 
# -- Compiling module testbench_FSM
# 
# Top level modules:
# 	testbench_FSM
# End time: 18:48:41 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs="+acc"  testbench_FSM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs=""+acc"" testbench_FSM 
# Start time: 18:48:41 on Apr 26,2018
# Loading sv_std.std
# Loading work.testbench_FSM
# Loading work.FSM
# Loading work.FPmult
# Loading work.FPadd
# Loading work.FPinv
# Loading work.FPinvsqrt
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
add wave -position insertpoint  \
sim:/testbench_FSM/FSM_instance/state
add wave -position insertpoint  \
sim:/testbench_FSM/FSM_instance/FPmult_outEF_cached
add wave -position insertpoint  \
sim:/testbench_FSM/FSM_instance/FPadd_outAB_cached
restart -f
run 10000ns
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench_FSM/FSM_instance/FPinv_out
add wave -position insertpoint  \
sim:/testbench_FSM/FSM_instance/FPinvsqrt_out
restart -f
run 10000ns
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench_FSM/FSM_instance/datafile
restart -f
run 10000ns
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench_FSM/FSM_instance/datafile
restart -f
run 10000ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 19:17:31 on Apr 26,2018, Elapsed time: 0:28:50
# Errors: 0, Warnings: 0
