{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546648696808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546648696809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 04:08:16 2019 " "Processing started: Sat Jan 05 04:08:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546648696809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546648696809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ca6 -c ca6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ca6 -c ca6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546648696809 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1546648697442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "muxWdoublein.v.v(2) " "Verilog HDL warning at muxWdoublein.v.v(2): extended using \"x\" or \"z\"" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 2 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1546648697521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxwdoublein.v.v 1 1 " "Found 1 design units, including 1 entities, in source file muxwdoublein.v.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxWdoublein " "Found entity 1: muxWdoublein" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546648697522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546648697522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546648697524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546648697524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546648697526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546648697526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546648697542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546648697542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ca6 " "Found entity 1: ca6" {  } { { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546648697545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546648697545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ca6 " "Elaborating entity \"ca6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546648697595 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "controller CONTROLLER " "Block or symbol \"controller\" of instance \"CONTROLLER\" overlaps another block or symbol" {  } { { "ca6.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 304 504 672 608 "CONTROLLER" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1546648697596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CONTROLLER " "Elaborating entity \"controller\" for hierarchy \"controller:CONTROLLER\"" {  } { { "ca6.bdf" "CONTROLLER" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 304 504 672 608 "CONTROLLER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DATAPATH " "Elaborating entity \"datapath\" for hierarchy \"datapath:DATAPATH\"" {  } { { "ca6.bdf" "DATAPATH" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/ca6.bdf" { { 272 1112 1312 560 "DATAPATH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697610 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter1.v 1 1 " "Using design file lpm_counter1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/lpm_counter1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546648697621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546648697621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 datapath:DATAPATH\|lpm_counter1:cntr " "Elaborating entity \"lpm_counter1\" for hierarchy \"datapath:DATAPATH\|lpm_counter1:cntr\"" {  } { { "datapath.bdf" "cntr" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { { -88 352 496 40 "cntr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter datapath:DATAPATH\|lpm_counter1:cntr\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"datapath:DATAPATH\|lpm_counter1:cntr\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.v" "LPM_COUNTER_component" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/lpm_counter1.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DATAPATH\|lpm_counter1:cntr\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"datapath:DATAPATH\|lpm_counter1:cntr\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/lpm_counter1.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546648697653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DATAPATH\|lpm_counter1:cntr\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"datapath:DATAPATH\|lpm_counter1:cntr\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 00000000 " "Parameter \"lpm_svalue\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697654 ""}  } { { "lpm_counter1.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/lpm_counter1.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546648697654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_frk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_frk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_frk " "Found entity 1: cntr_frk" {  } { { "db/cntr_frk.tdf" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/db/cntr_frk.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546648697709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546648697709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_frk datapath:DATAPATH\|lpm_counter1:cntr\|lpm_counter:LPM_COUNTER_component\|cntr_frk:auto_generated " "Elaborating entity \"cntr_frk\" for hierarchy \"datapath:DATAPATH\|lpm_counter1:cntr\|lpm_counter:LPM_COUNTER_component\|cntr_frk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.v 1 1 " "Using design file lpm_add_sub0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/lpm_add_sub0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546648697721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546648697721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 datapath:DATAPATH\|lpm_add_sub0:Adder " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"datapath:DATAPATH\|lpm_add_sub0:Adder\"" {  } { { "datapath.bdf" "Adder" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { { 144 1400 1560 240 "Adder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub datapath:DATAPATH\|lpm_add_sub0:Adder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"datapath:DATAPATH\|lpm_add_sub0:Adder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.v" "LPM_ADD_SUB_component" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/lpm_add_sub0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DATAPATH\|lpm_add_sub0:Adder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"datapath:DATAPATH\|lpm_add_sub0:Adder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/lpm_add_sub0.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546648697746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DATAPATH\|lpm_add_sub0:Adder\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"datapath:DATAPATH\|lpm_add_sub0:Adder\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697746 ""}  } { { "lpm_add_sub0.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/lpm_add_sub0.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546648697746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546648697803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546648697803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh datapath:DATAPATH\|lpm_add_sub0:Adder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_rlh:auto_generated " "Elaborating entity \"add_sub_rlh\" for hierarchy \"datapath:DATAPATH\|lpm_add_sub0:Adder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier datapath:DATAPATH\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"datapath:DATAPATH\|multiplier:mult\"" {  } { { "datapath.bdf" "mult" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { { 152 1216 1376 232 "mult" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxWdoublein datapath:DATAPATH\|muxWdoublein:mux2 " "Elaborating entity \"muxWdoublein\" for hierarchy \"datapath:DATAPATH\|muxWdoublein:mux2\"" {  } { { "datapath.bdf" "mux2" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { { 152 976 1144 264 "mux2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697810 ""}
{ "Warning" "WSGN_SEARCH_FILE" "oneportrom.v 1 1 " "Using design file oneportrom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 oneportrom " "Found entity 1: oneportrom" {  } { { "oneportrom.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/oneportrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546648697821 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546648697821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneportrom datapath:DATAPATH\|oneportrom:ROM " "Elaborating entity \"oneportrom\" for hierarchy \"datapath:DATAPATH\|oneportrom:ROM\"" {  } { { "datapath.bdf" "ROM" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { { -64 560 776 64 "ROM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:DATAPATH\|oneportrom:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:DATAPATH\|oneportrom:ROM\|altsyncram:altsyncram_component\"" {  } { { "oneportrom.v" "altsyncram_component" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/oneportrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DATAPATH\|oneportrom:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:DATAPATH\|oneportrom:ROM\|altsyncram:altsyncram_component\"" {  } { { "oneportrom.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/oneportrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546648697855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DATAPATH\|oneportrom:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:DATAPATH\|oneportrom:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file romi.mif " "Parameter \"init_file\" = \"romi.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697856 ""}  } { { "oneportrom.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/oneportrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546648697856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ir61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ir61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ir61 " "Found entity 1: altsyncram_ir61" {  } { { "db/altsyncram_ir61.tdf" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/db/altsyncram_ir61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546648697917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546648697917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ir61 datapath:DATAPATH\|oneportrom:ROM\|altsyncram:altsyncram_component\|altsyncram_ir61:auto_generated " "Elaborating entity \"altsyncram_ir61\" for hierarchy \"datapath:DATAPATH\|oneportrom:ROM\|altsyncram:altsyncram_component\|altsyncram_ir61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF datapath:DATAPATH\|LPM_DFF:x2reg " "Elaborating entity \"LPM_DFF\" for hierarchy \"datapath:DATAPATH\|LPM_DFF:x2reg\"" {  } { { "datapath.bdf" "x2reg" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { { 104 560 736 280 "x2reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DATAPATH\|LPM_DFF:x2reg " "Elaborated megafunction instantiation \"datapath:DATAPATH\|LPM_DFF:x2reg\"" {  } { { "datapath.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { { 104 560 736 280 "x2reg" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546648697937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DATAPATH\|LPM_DFF:x2reg " "Instantiated megafunction \"datapath:DATAPATH\|LPM_DFF:x2reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697937 ""}  } { { "datapath.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { { 104 560 736 280 "x2reg" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546648697937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF datapath:DATAPATH\|LPM_DFF:tan " "Elaborating entity \"LPM_DFF\" for hierarchy \"datapath:DATAPATH\|LPM_DFF:tan\"" {  } { { "datapath.bdf" "tan" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { { 128 1592 1768 304 "tan" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DATAPATH\|LPM_DFF:tan " "Elaborated megafunction instantiation \"datapath:DATAPATH\|LPM_DFF:tan\"" {  } { { "datapath.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { { 128 1592 1768 304 "tan" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546648697942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DATAPATH\|LPM_DFF:tan " "Instantiated megafunction \"datapath:DATAPATH\|LPM_DFF:tan\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697942 ""}  } { { "datapath.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { { 128 1592 1768 304 "tan" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546648697942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant datapath:DATAPATH\|LPM_DFF:tan\|lpm_constant:sc " "Elaborating entity \"lpm_constant\" for hierarchy \"datapath:DATAPATH\|LPM_DFF:tan\|lpm_constant:sc\"" {  } { { "lpm_dff.tdf" "sc" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_dff.tdf" 67 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697955 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datapath:DATAPATH\|LPM_DFF:tan\|lpm_constant:sc datapath:DATAPATH\|LPM_DFF:tan " "Elaborated megafunction instantiation \"datapath:DATAPATH\|LPM_DFF:tan\|lpm_constant:sc\", which is child of megafunction instantiation \"datapath:DATAPATH\|LPM_DFF:tan\"" {  } { { "lpm_dff.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_dff.tdf" 67 3 0 } } { "datapath.bdf" "" { Schematic "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/datapath.bdf" { { 128 1592 1768 304 "tan" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648697956 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:DATAPATH\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:DATAPATH\|multiplier:mult\|Mult0\"" {  } { { "multiplier.v" "Mult0" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/multiplier.v" 3 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546648698167 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1546648698167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "multiplier.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/multiplier.v" 3 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546648698205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648698206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648698206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648698206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648698206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648698206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648698206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648698206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648698206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546648698206 ""}  } { { "multiplier.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/multiplier.v" 3 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546648698206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546648698262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546648698262 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[15\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[15\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[15\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[15\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[14\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[14\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[14\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[14\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[13\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[13\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[13\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[13\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[12\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[12\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[12\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[12\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[11\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[11\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[11\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[11\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[10\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[10\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[10\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[10\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[9\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[9\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[9\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[9\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[8\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[8\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[8\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[8\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[7\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[7\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[7\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[7\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[6\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[6\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[6\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[6\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[5\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[5\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[5\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[5\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[4\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[4\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[4\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[4\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[3\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[3\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[3\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[3\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[2\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[2\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[2\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[2\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[1\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[1\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[1\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[1\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux\|out\[0\] datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux\|out\[0\]\" to the node \"datapath:DATAPATH\|lpm_dff:x2reg\|dffs\[0\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[15\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[15\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[15\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[15\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[14\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[14\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[14\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[14\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[13\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[13\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[13\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[13\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[12\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[12\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[12\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[12\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[11\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[11\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[11\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[11\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[10\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[10\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[10\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[10\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[9\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[9\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[9\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[9\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[8\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[8\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[8\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[8\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[7\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[7\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[7\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[7\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[6\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[6\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[6\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[6\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[5\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[5\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[5\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[5\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[4\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[4\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[4\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[4\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[3\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[3\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[3\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[3\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[2\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[2\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[2\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[2\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[1\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[1\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[1\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[1\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux3\|out\[0\] datapath:DATAPATH\|lpm_dff:termReg\|dffs\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux3\|out\[0\]\" to the node \"datapath:DATAPATH\|lpm_dff:termReg\|dffs\[0\]\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[15\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[15\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[14\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[14\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[13\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[13\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[12\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[12\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[11\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[11\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[10\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[10\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[9\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[9\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[8\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[8\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[7\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[7\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[6\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[6\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[5\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[5\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[4\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[4\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[3\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[3\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[2\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[2\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[1\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[1\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:DATAPATH\|muxWdoublein:mux2\|out\[0\] datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1 " "Converted the fan-out from the tri-state buffer \"datapath:DATAPATH\|muxWdoublein:mux2\|out\[0\]\" to the node \"datapath:DATAPATH\|multiplier:mult\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult1\" into an OR gate" {  } { { "muxWdoublein.v.v" "" { Text "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/muxWdoublein.v.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546648698468 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1546648698468 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1546648698549 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/output_files/ca6.map.smsg " "Generated suppressed messages file D:/Educational/Term 3/Digital Logic Design/CA/CA6/quartus project/output_files/ca6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1546648698601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546648698715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546648698715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "337 " "Implemented 337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546648698760 ""} { "Info" "ICUT_CUT_TM_OPINS" "165 " "Implemented 165 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546648698760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546648698760 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1546648698760 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1546648698760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546648698760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546648698780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 04:08:18 2019 " "Processing ended: Sat Jan 05 04:08:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546648698780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546648698780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546648698780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546648698780 ""}
