git clone --depth 1 --no-tags https://github.com/2Martina/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/685900560
git clone --depth 1 --no-tags https://github.com/Broyiii/MBIST.git f:/verilog_sva_gh_scraper/data/full_repos/692089308
git clone --depth 1 --no-tags https://github.com/princepavanm/exp_svg_cxl.git f:/verilog_sva_gh_scraper/data/full_repos/691532839
git clone --depth 1 --no-tags https://github.com/rohann-9/FPGAspeaks.git f:/verilog_sva_gh_scraper/data/full_repos/686208055
git clone --depth 1 --no-tags https://github.com/Hassan-2k03/DDCO-iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/686247606
git clone --depth 1 --no-tags https://github.com/xiayu87/sg-sw-sahb.git f:/verilog_sva_gh_scraper/data/full_repos/689878752
git clone --depth 1 --no-tags https://github.com/Dash-Priyabrata/verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/690379396
git clone --depth 1 --no-tags https://github.com/mohamedEbrahimElsayed/DSP-project.git f:/verilog_sva_gh_scraper/data/full_repos/687707550
git clone --depth 1 --no-tags https://github.com/FatmaAshraf76/ALSU-Arithmatic_Logic_Shift_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/686649744
git clone --depth 1 --no-tags https://github.com/Omarafifi1/traffic-light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/686650153
git clone --depth 1 --no-tags https://github.com/vuklazovic/Implementacija-neuronske-mreze-na-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/687547470
git clone --depth 1 --no-tags https://github.com/tom21487/elevator-queue.git f:/verilog_sva_gh_scraper/data/full_repos/687153830
git clone --depth 1 --no-tags https://github.com/MagdyMGZ/Digital-IC-Design-Using-Verilog-HDL-Vivado-FPGA-Flow.git f:/verilog_sva_gh_scraper/data/full_repos/687482163
git clone --depth 1 --no-tags https://github.com/CatKingWoof/SOC_lab.git f:/verilog_sva_gh_scraper/data/full_repos/692304867
git clone --depth 1 --no-tags https://github.com/yasharthparas/UART-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/692441073
git clone --depth 1 --no-tags https://github.com/SoHam-56/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/692462871
git clone --depth 1 --no-tags https://github.com/Muhammadussain/Single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/692537105
git clone --depth 1 --no-tags https://github.com/rtll666/ges_recognize.git f:/verilog_sva_gh_scraper/data/full_repos/688939230
git clone --depth 1 --no-tags https://github.com/CXF233/pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/689522364
git clone --depth 1 --no-tags https://github.com/YHK00103/CO-Lab4-Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/690092566
git clone --depth 1 --no-tags https://github.com/Howie354/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/690075604
git clone --depth 1 --no-tags https://github.com/YashChavda777/4-into-1-mux.git f:/verilog_sva_gh_scraper/data/full_repos/686573927
git clone --depth 1 --no-tags https://github.com/m7md5303/S_S_D_C_C.git f:/verilog_sva_gh_scraper/data/full_repos/686170450
git clone --depth 1 --no-tags https://github.com/kaung-minkhant/auston.git f:/verilog_sva_gh_scraper/data/full_repos/686251855
git clone --depth 1 --no-tags https://github.com/KKiranR/pes_RISCV_Control_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/686225034
git clone --depth 1 --no-tags https://github.com/naveenkmr22/16Bit_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/686341513
git clone --depth 1 --no-tags https://github.com/udayM-design/pes_reverse_vector.git f:/verilog_sva_gh_scraper/data/full_repos/686008821
git clone --depth 1 --no-tags https://github.com/HazimAdel/Three-Digit-Lock-System.git f:/verilog_sva_gh_scraper/data/full_repos/686715357
git clone --depth 1 --no-tags https://github.com/DHARAMSAR/riscv_base_integer.git f:/verilog_sva_gh_scraper/data/full_repos/690701898
git clone --depth 1 --no-tags https://github.com/Arnav-Aeon/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/690816587
git clone --depth 1 --no-tags https://github.com/demonstrateYang/Y86-64.git f:/verilog_sva_gh_scraper/data/full_repos/690429231
git clone --depth 1 --no-tags https://github.com/saisanwariya/MACC-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/691695530
git clone --depth 1 --no-tags https://github.com/lml20000131/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/689327492
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/689653457
git clone --depth 1 --no-tags https://github.com/SnehashreeHazra/Traffic_Light_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/692024972
git clone --depth 1 --no-tags https://github.com/YucehanDemir/Quartus_Intel_FPGA_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/690260728
git clone --depth 1 --no-tags https://github.com/Ashborn-SM/100-days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/690694074
git clone --depth 1 --no-tags https://github.com/JPMoore27/processor.git f:/verilog_sva_gh_scraper/data/full_repos/692264621
git clone --depth 1 --no-tags https://github.com/Astrid91/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/692333228
git clone --depth 1 --no-tags https://github.com/tpwrules/de10_nano_nixos_demo.git f:/verilog_sva_gh_scraper/data/full_repos/686780929
git clone --depth 1 --no-tags https://github.com/yazmrt/rectangular_shift_and_add_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/688659116
git clone --depth 1 --no-tags https://github.com/urielcho/enigmaes.git f:/verilog_sva_gh_scraper/data/full_repos/688481470
git clone --depth 1 --no-tags https://github.com/vishakh567/parallel-dec-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/687138783
git clone --depth 1 --no-tags https://github.com/Mplaban/Car-Count-system-in-parking-lot-using-FPGA--.git f:/verilog_sva_gh_scraper/data/full_repos/687141455
git clone --depth 1 --no-tags https://github.com/YashChavda777/demux-1_4.git f:/verilog_sva_gh_scraper/data/full_repos/687293460
git clone --depth 1 --no-tags https://github.com/Akshat-Gupta19/Basic-computer.git f:/verilog_sva_gh_scraper/data/full_repos/689055722
git clone --depth 1 --no-tags https://github.com/brian1062/ALU_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/688508374
git clone --depth 1 --no-tags https://github.com/dgklasdn/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/691913723
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/major_project_APB_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/685493744
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/T_flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/685467249
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/ALU_project3.git f:/verilog_sva_gh_scraper/data/full_repos/685476193
git clone --depth 1 --no-tags https://github.com/pruthvigithubsai/digital-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/685556559
git clone --depth 1 --no-tags https://github.com/efabless/EF_DAC1001_DI.git f:/verilog_sva_gh_scraper/data/full_repos/686644438
git clone --depth 1 --no-tags https://github.com/pouman54/ECE_exp2.git f:/verilog_sva_gh_scraper/data/full_repos/689537743
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/684838814
git clone --depth 1 --no-tags https://github.com/JackeyUi/SoC_labs.git f:/verilog_sva_gh_scraper/data/full_repos/691503387
git clone --depth 1 --no-tags https://github.com/leolin0501/soclab.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/692503544
git clone --depth 1 --no-tags https://github.com/ThomasRen2077/Tiny_RISC_ISA_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/690331584
git clone --depth 1 --no-tags https://github.com/Chia-Yu-Kuo/Graduation-Project-AI-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/689634182
git clone --depth 1 --no-tags https://github.com/SamaraneGabriel/AC-1.git f:/verilog_sva_gh_scraper/data/full_repos/688631624
git clone --depth 1 --no-tags https://github.com/dbrettcom/motor_modules.git f:/verilog_sva_gh_scraper/data/full_repos/691878920
git clone --depth 1 --no-tags https://github.com/wakky92/pipelined-MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/691973351
git clone --depth 1 --no-tags https://github.com/Yi-Jun-Wang/CO_final.git f:/verilog_sva_gh_scraper/data/full_repos/692092112
git clone --depth 1 --no-tags https://github.com/idea-fasoc/platforms.git f:/verilog_sva_gh_scraper/data/full_repos/692069457
git clone --depth 1 --no-tags https://github.com/mauriya0202/pes_pd.git f:/verilog_sva_gh_scraper/data/full_repos/692073532
git clone --depth 1 --no-tags https://github.com/avmaris/verilogsemple.git f:/verilog_sva_gh_scraper/data/full_repos/685271951
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/d_flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/685466668
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/4bit_comparator.git f:/verilog_sva_gh_scraper/data/full_repos/685457104
git clone --depth 1 --no-tags https://github.com/shahdramez2/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/685696517
git clone --depth 1 --no-tags https://github.com/SogolGoodarzi/Restoring-and-Non-Restoring-Division.git f:/verilog_sva_gh_scraper/data/full_repos/686604531
git clone --depth 1 --no-tags https://github.com/ShreyasSAdmar/PES_Sequential_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/685899687
git clone --depth 1 --no-tags https://github.com/Akshay1000101/pes_sipo.git f:/verilog_sva_gh_scraper/data/full_repos/685895625
git clone --depth 1 --no-tags https://github.com/tonynamy/CSE3016.git f:/verilog_sva_gh_scraper/data/full_repos/686978861
git clone --depth 1 --no-tags https://github.com/ANKURJUEE/UART_TX_RX.git f:/verilog_sva_gh_scraper/data/full_repos/688998350
git clone --depth 1 --no-tags https://github.com/Divya-i/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/688400150
git clone --depth 1 --no-tags https://github.com/zuhouralsaqa/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/688396386
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/majorproject_UART.git f:/verilog_sva_gh_scraper/data/full_repos/689656232
git clone --depth 1 --no-tags https://github.com/Ghyaggal/image_processing.git f:/verilog_sva_gh_scraper/data/full_repos/690317422
git clone --depth 1 --no-tags https://github.com/ahmed-kabil/sequential_8x8_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/690270328
git clone --depth 1 --no-tags https://github.com/ravivarmagsi/googleshuttle_31Aug.git f:/verilog_sva_gh_scraper/data/full_repos/685388177
git clone --depth 1 --no-tags https://github.com/KONETISUPRIYA/miniprojects.git f:/verilog_sva_gh_scraper/data/full_repos/685481195
git clone --depth 1 --no-tags https://github.com/yyy395/Digital-System-Design-Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/687363792
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/FullAdder.git f:/verilog_sva_gh_scraper/data/full_repos/685978013
git clone --depth 1 --no-tags https://github.com/Vinodkumar8318/PES_AES_algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/685909212
git clone --depth 1 --no-tags https://github.com/AzeemRG/pes_traffic.git f:/verilog_sva_gh_scraper/data/full_repos/685892196
git clone --depth 1 --no-tags https://github.com/PoojaR07/pes_lifo_buffer.git f:/verilog_sva_gh_scraper/data/full_repos/685917275
git clone --depth 1 --no-tags https://github.com/SanathBhatSM/Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/687908515
git clone --depth 1 --no-tags https://github.com/huang1sir/m.git f:/verilog_sva_gh_scraper/data/full_repos/688046103
git clone --depth 1 --no-tags https://github.com/cimonik/32-bit-alu.git f:/verilog_sva_gh_scraper/data/full_repos/687977583
git clone --depth 1 --no-tags https://github.com/spurthimalode/pes_intrCntrl.git f:/verilog_sva_gh_scraper/data/full_repos/688102758
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/stream_cipher.git f:/verilog_sva_gh_scraper/data/full_repos/687736145
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/691263321
git clone --depth 1 --no-tags https://github.com/shyamsundar-nd/32bit-addar.git f:/verilog_sva_gh_scraper/data/full_repos/689536746
git clone --depth 1 --no-tags https://github.com/TarunkumarKondala/BCD-to-Binary-Converter.git f:/verilog_sva_gh_scraper/data/full_repos/690125235
git clone --depth 1 --no-tags https://github.com/zubrailx/buffer-lru.git f:/verilog_sva_gh_scraper/data/full_repos/686705585
git clone --depth 1 --no-tags https://github.com/RanaAyman54/ALSU.git f:/verilog_sva_gh_scraper/data/full_repos/686781452
git clone --depth 1 --no-tags https://github.com/abhinavsen2002/COA_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/686888199
git clone --depth 1 --no-tags https://github.com/AhmedAwad17-5-2002/DSP.git f:/verilog_sva_gh_scraper/data/full_repos/686703206
git clone --depth 1 --no-tags https://github.com/Benisonpin/cteTWLCEO_ISP_01.git f:/verilog_sva_gh_scraper/data/full_repos/686861726
git clone --depth 1 --no-tags https://github.com/murataltindag/rv32i_microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/689097514
