

================================================================
== Vivado HLS Report for 'DCT_Loop_3_proc'
================================================================
* Date:           Thu Oct 29 23:53:06 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  131|  131|  131|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  130|  130|         2|          -|          -|    65|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     11|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      8|
|Register         |        -|      -|      18|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      18|     19|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |write_idx_fu_68_p2  |     +    |      0|  0|   7|           7|           1|
    |exitcond_fu_62_p2   |   icmp   |      0|  0|   3|           7|           7|
    |ap_sig_bdd_70       |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  11|          15|           9|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   1|          4|    1|          4|
    |p_01_rec_reg_45  |   7|          2|    7|         14|
    +-----------------+----+-----------+-----+-----------+
    |Total            |   8|          6|    8|         18|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  3|   0|    3|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |p_01_rec_reg_45   |  7|   0|    7|          0|
    |write_idx_reg_82  |  7|   0|    7|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 18|   0|   18|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|ap_start        |  in |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|ap_done         | out |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|ap_idle         | out |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|ap_ready        | out |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|Y_din           | out |   32|   ap_fifo  |        Y        |    pointer   |
|Y_full_n        |  in |    1|   ap_fifo  |        Y        |    pointer   |
|Y_write         | out |    1|   ap_fifo  |        Y        |    pointer   |
|Ybuff_address0  | out |    7|  ap_memory |      Ybuff      |     array    |
|Ybuff_ce0       | out |    1|  ap_memory |      Ybuff      |     array    |
|Ybuff_q0        |  in |   32|  ap_memory |      Ybuff      |     array    |
+----------------+-----+-----+------------+-----------------+--------------+

