#ifndef _XTENSA_CORE_CONFIGURATION_H
#define _XTENSA_CORE_CONFIGURATION_H
#define XCHAL_HAVE_BE			0	 
#define XCHAL_HAVE_WINDOWED		1	 
#define XCHAL_NUM_AREGS			32	 
#define XCHAL_NUM_AREGS_LOG2		5	 
#define XCHAL_MAX_INSTRUCTION_SIZE	8	 
#define XCHAL_HAVE_DEBUG		1	 
#define XCHAL_HAVE_DENSITY		1	 
#define XCHAL_HAVE_LOOPS		1	 
#define XCHAL_HAVE_NSA			1	 
#define XCHAL_HAVE_MINMAX		1	 
#define XCHAL_HAVE_SEXT			1	 
#define XCHAL_HAVE_CLAMPS		1	 
#define XCHAL_HAVE_MUL16		1	 
#define XCHAL_HAVE_MUL32		1	 
#define XCHAL_HAVE_MUL32_HIGH		0	 
#define XCHAL_HAVE_DIV32		0	 
#define XCHAL_HAVE_L32R			1	 
#define XCHAL_HAVE_ABSOLUTE_LITERALS	1	 
#define XCHAL_HAVE_CONST16		0	 
#define XCHAL_HAVE_ADDX			1	 
#define XCHAL_HAVE_WIDE_BRANCHES	0	 
#define XCHAL_HAVE_PREDICTED_BRANCHES	0	 
#define XCHAL_HAVE_CALL4AND12		1	 
#define XCHAL_HAVE_ABS			1	 
#define XCHAL_HAVE_RELEASE_SYNC		1	 
#define XCHAL_HAVE_S32C1I		1	 
#define XCHAL_HAVE_SPECULATION		0	 
#define XCHAL_HAVE_FULL_RESET		1	 
#define XCHAL_NUM_CONTEXTS		1	 
#define XCHAL_NUM_MISC_REGS		2	 
#define XCHAL_HAVE_TAP_MASTER		0	 
#define XCHAL_HAVE_PRID			1	 
#define XCHAL_HAVE_EXTERN_REGS		1	 
#define XCHAL_HAVE_MP_INTERRUPTS	1	 
#define XCHAL_HAVE_MP_RUNSTALL		1	 
#define XCHAL_HAVE_THREADPTR		1	 
#define XCHAL_HAVE_BOOLEANS		1	 
#define XCHAL_HAVE_CP			1	 
#define XCHAL_CP_MAXCFG			2	 
#define XCHAL_HAVE_MAC16		0	 
#define XCHAL_HAVE_VECTORFPU2005	0	 
#define XCHAL_HAVE_FP			0	 
#define XCHAL_HAVE_DFP			0	 
#define XCHAL_HAVE_DFP_accel		0	 
#define XCHAL_HAVE_VECTRA1		0	 
#define XCHAL_HAVE_VECTRALX		0	 
#define XCHAL_HAVE_HIFIPRO		0	 
#define XCHAL_HAVE_HIFI2		1	 
#define XCHAL_HAVE_CONNXD2		0	 
#define XCHAL_NUM_WRITEBUFFER_ENTRIES	8	 
#define XCHAL_INST_FETCH_WIDTH		8	 
#define XCHAL_DATA_WIDTH		8	 
#define XCHAL_UNALIGNED_LOAD_EXCEPTION	1	 
#define XCHAL_UNALIGNED_STORE_EXCEPTION	1	 
#define XCHAL_UNALIGNED_LOAD_HW		0	 
#define XCHAL_UNALIGNED_STORE_HW	0	 
#define XCHAL_SW_VERSION		800000	 
#define XCHAL_CORE_ID			"test_mmuhifi_c3"	 
#define XCHAL_CORE_DESCRIPTION		"test_mmuhifi_c3"
#define XCHAL_BUILD_UNIQUE_ID		0x00005A6A	 
#define XCHAL_HW_CONFIGID0		0xC1B3CBFE	 
#define XCHAL_HW_CONFIGID1		0x10405A6A	 
#define XCHAL_HW_VERSION_NAME		"LX3.0.0"	 
#define XCHAL_HW_VERSION_MAJOR		2300	 
#define XCHAL_HW_VERSION_MINOR		0	 
#define XCHAL_HW_VERSION		230000	 
#define XCHAL_HW_REL_LX3		1
#define XCHAL_HW_REL_LX3_0		1
#define XCHAL_HW_REL_LX3_0_0		1
#define XCHAL_HW_CONFIGID_RELIABLE	1
#define XCHAL_HW_MIN_VERSION_MAJOR	2300	 
#define XCHAL_HW_MIN_VERSION_MINOR	0	 
#define XCHAL_HW_MIN_VERSION		230000	 
#define XCHAL_HW_MAX_VERSION_MAJOR	2300	 
#define XCHAL_HW_MAX_VERSION_MINOR	0	 
#define XCHAL_HW_MAX_VERSION		230000	 
#define XCHAL_ICACHE_LINESIZE		32	 
#define XCHAL_DCACHE_LINESIZE		32	 
#define XCHAL_ICACHE_LINEWIDTH		5	 
#define XCHAL_DCACHE_LINEWIDTH		5	 
#define XCHAL_ICACHE_SIZE		16384	 
#define XCHAL_DCACHE_SIZE		16384	 
#define XCHAL_DCACHE_IS_WRITEBACK	1	 
#define XCHAL_DCACHE_IS_COHERENT	1	 
#ifndef XTENSA_HAL_NON_PRIVILEGED_ONLY
#define XCHAL_HAVE_PIF			1	 
#define XCHAL_ICACHE_SETWIDTH		8
#define XCHAL_DCACHE_SETWIDTH		8
#define XCHAL_ICACHE_WAYS		2
#define XCHAL_DCACHE_WAYS		2
#define XCHAL_ICACHE_LINE_LOCKABLE	0
#define XCHAL_DCACHE_LINE_LOCKABLE	0
#define XCHAL_ICACHE_ECC_PARITY		0
#define XCHAL_DCACHE_ECC_PARITY		0
#define XCHAL_ICACHE_ACCESS_SIZE	8
#define XCHAL_DCACHE_ACCESS_SIZE	8
#define XCHAL_CA_BITS			4
#define XCHAL_NUM_INSTROM		0	 
#define XCHAL_NUM_INSTRAM		0	 
#define XCHAL_NUM_DATAROM		0	 
#define XCHAL_NUM_DATARAM		0	 
#define XCHAL_NUM_URAM			0	 
#define XCHAL_NUM_XLMI			0	 
#define XCHAL_HAVE_INTERRUPTS		1	 
#define XCHAL_HAVE_HIGHPRI_INTERRUPTS	1	 
#define XCHAL_HAVE_NMI			0	 
#define XCHAL_HAVE_CCOUNT		1	 
#define XCHAL_NUM_TIMERS		2	 
#define XCHAL_NUM_INTERRUPTS		12	 
#define XCHAL_NUM_INTERRUPTS_LOG2	4	 
#define XCHAL_NUM_EXTINTERRUPTS		9	 
#define XCHAL_NUM_INTLEVELS		2	 
#define XCHAL_EXCM_LEVEL		1	 
#define XCHAL_INTLEVEL1_MASK		0x00000FFF
#define XCHAL_INTLEVEL2_MASK		0x00000000
#define XCHAL_INTLEVEL3_MASK		0x00000000
#define XCHAL_INTLEVEL4_MASK		0x00000000
#define XCHAL_INTLEVEL5_MASK		0x00000000
#define XCHAL_INTLEVEL6_MASK		0x00000000
#define XCHAL_INTLEVEL7_MASK		0x00000000
#define XCHAL_INTLEVEL1_ANDBELOW_MASK	0x00000FFF
#define XCHAL_INTLEVEL2_ANDBELOW_MASK	0x00000FFF
#define XCHAL_INTLEVEL3_ANDBELOW_MASK	0x00000FFF
#define XCHAL_INTLEVEL4_ANDBELOW_MASK	0x00000FFF
#define XCHAL_INTLEVEL5_ANDBELOW_MASK	0x00000FFF
#define XCHAL_INTLEVEL6_ANDBELOW_MASK	0x00000FFF
#define XCHAL_INTLEVEL7_ANDBELOW_MASK	0x00000FFF
#define XCHAL_INT0_LEVEL		1
#define XCHAL_INT1_LEVEL		1
#define XCHAL_INT2_LEVEL		1
#define XCHAL_INT3_LEVEL		1
#define XCHAL_INT4_LEVEL		1
#define XCHAL_INT5_LEVEL		1
#define XCHAL_INT6_LEVEL		1
#define XCHAL_INT7_LEVEL		1
#define XCHAL_INT8_LEVEL		1
#define XCHAL_INT9_LEVEL		1
#define XCHAL_INT10_LEVEL		1
#define XCHAL_INT11_LEVEL		1
#define XCHAL_DEBUGLEVEL		2	 
#define XCHAL_HAVE_DEBUG_EXTERN_INT	1	 
#define XCHAL_INT0_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
#define XCHAL_INT1_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
#define XCHAL_INT2_TYPE 	XTHAL_INTTYPE_EXTERN_EDGE
#define XCHAL_INT3_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
#define XCHAL_INT4_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
#define XCHAL_INT5_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
#define XCHAL_INT6_TYPE 	XTHAL_INTTYPE_TIMER
#define XCHAL_INT7_TYPE 	XTHAL_INTTYPE_SOFTWARE
#define XCHAL_INT8_TYPE 	XTHAL_INTTYPE_TIMER
#define XCHAL_INT9_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
#define XCHAL_INT10_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
#define XCHAL_INT11_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
#define XCHAL_INTTYPE_MASK_UNCONFIGURED	0xFFFFF000
#define XCHAL_INTTYPE_MASK_SOFTWARE	0x00000080
#define XCHAL_INTTYPE_MASK_EXTERN_EDGE	0x00000004
#define XCHAL_INTTYPE_MASK_EXTERN_LEVEL	0x00000E3B
#define XCHAL_INTTYPE_MASK_TIMER	0x00000140
#define XCHAL_INTTYPE_MASK_NMI		0x00000000
#define XCHAL_INTTYPE_MASK_WRITE_ERROR	0x00000000
#define XCHAL_TIMER0_INTERRUPT		6	 
#define XCHAL_TIMER1_INTERRUPT		8	 
#define XCHAL_TIMER2_INTERRUPT		XTHAL_TIMER_UNCONFIGURED
#define XCHAL_TIMER3_INTERRUPT		XTHAL_TIMER_UNCONFIGURED
#define XCHAL_EXTINT0_NUM		0	 
#define XCHAL_EXTINT1_NUM		1	 
#define XCHAL_EXTINT2_NUM		2	 
#define XCHAL_EXTINT3_NUM		3	 
#define XCHAL_EXTINT4_NUM		4	 
#define XCHAL_EXTINT5_NUM		5	 
#define XCHAL_EXTINT6_NUM		9	 
#define XCHAL_EXTINT7_NUM		10	 
#define XCHAL_EXTINT8_NUM		11	 
#define XCHAL_XEA_VERSION		2	 
#define XCHAL_HAVE_XEA1			0	 
#define XCHAL_HAVE_XEA2			1	 
#define XCHAL_HAVE_XEAX			0	 
#define XCHAL_HAVE_EXCEPTIONS		1	 
#define XCHAL_HAVE_MEM_ECC_PARITY	0	 
#define XCHAL_HAVE_VECTOR_SELECT	1	 
#define XCHAL_HAVE_VECBASE		1	 
#define XCHAL_VECBASE_RESET_VADDR	0xD0000000   
#define XCHAL_VECBASE_RESET_PADDR	0x00000000
#define XCHAL_RESET_VECBASE_OVERLAP	0
#define XCHAL_RESET_VECTOR0_VADDR	0xFE000000
#define XCHAL_RESET_VECTOR0_PADDR	0xFE000000
#define XCHAL_RESET_VECTOR1_VADDR	0xD8000500
#define XCHAL_RESET_VECTOR1_PADDR	0x00000500
#define XCHAL_RESET_VECTOR_VADDR	0xFE000000
#define XCHAL_RESET_VECTOR_PADDR	0xFE000000
#define XCHAL_USER_VECOFS		0x00000340
#define XCHAL_USER_VECTOR_VADDR		0xD0000340
#define XCHAL_USER_VECTOR_PADDR		0x00000340
#define XCHAL_KERNEL_VECOFS		0x00000300
#define XCHAL_KERNEL_VECTOR_VADDR	0xD0000300
#define XCHAL_KERNEL_VECTOR_PADDR	0x00000300
#define XCHAL_DOUBLEEXC_VECOFS		0x000003C0
#define XCHAL_DOUBLEEXC_VECTOR_VADDR	0xD00003C0
#define XCHAL_DOUBLEEXC_VECTOR_PADDR	0x000003C0
#define XCHAL_WINDOW_OF4_VECOFS		0x00000000
#define XCHAL_WINDOW_UF4_VECOFS		0x00000040
#define XCHAL_WINDOW_OF8_VECOFS		0x00000080
#define XCHAL_WINDOW_UF8_VECOFS		0x000000C0
#define XCHAL_WINDOW_OF12_VECOFS	0x00000100
#define XCHAL_WINDOW_UF12_VECOFS	0x00000140
#define XCHAL_WINDOW_VECTORS_VADDR	0xD0000000
#define XCHAL_WINDOW_VECTORS_PADDR	0x00000000
#define XCHAL_INTLEVEL2_VECOFS		0x00000280
#define XCHAL_INTLEVEL2_VECTOR_VADDR	0xD0000280
#define XCHAL_INTLEVEL2_VECTOR_PADDR	0x00000280
#define XCHAL_DEBUG_VECOFS		XCHAL_INTLEVEL2_VECOFS
#define XCHAL_DEBUG_VECTOR_VADDR	XCHAL_INTLEVEL2_VECTOR_VADDR
#define XCHAL_DEBUG_VECTOR_PADDR	XCHAL_INTLEVEL2_VECTOR_PADDR
#define XCHAL_HAVE_OCD			1	 
#define XCHAL_NUM_IBREAK		0	 
#define XCHAL_NUM_DBREAK		0	 
#define XCHAL_HAVE_OCD_DIR_ARRAY	0	 
#define XCHAL_HAVE_TLBS			1	 
#define XCHAL_HAVE_SPANNING_WAY		0	 
#define XCHAL_HAVE_IDENTITY_MAP		0	 
#define XCHAL_HAVE_CACHEATTR		0	 
#define XCHAL_HAVE_MIMIC_CACHEATTR	0	 
#define XCHAL_HAVE_XLT_CACHEATTR	0	 
#define XCHAL_HAVE_PTP_MMU		1	 
#define XCHAL_ITLB_ARF_ENTRIES_LOG2	2	 
#define XCHAL_DTLB_ARF_ENTRIES_LOG2	2	 
#define XCHAL_MMU_ASID_BITS		8	 
#define XCHAL_MMU_RINGS			4	 
#define XCHAL_MMU_RING_BITS		2	 
#endif  
#endif  
