{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575613423920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575613423920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 22:23:43 2019 " "Processing started: Thu Dec 05 22:23:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575613423920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613423920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613423920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575613424389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575613424389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COLORBITS colorbits DISPLAY_PARAMS.sv_params(15) " "Verilog HDL Declaration information at DISPLAY_PARAMS.sv_params(15): object \"COLORBITS\" differs only in case from object \"colorbits\" in the same scope" {  } { { "DISPLAY_PARAMS.sv_params" "" { Text "E:/Quartus/projects/project/DISPLAY_PARAMS.sv_params" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575613434357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAAdapter " "Found entity 1: VGAAdapter" {  } { { "VGA.sv" "" { Text "E:/Quartus/projects/project/VGA.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434372 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGARegister " "Found entity 2: VGARegister" {  } { { "VGA.sv" "" { Text "E:/Quartus/projects/project/VGA.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.sv" "" { Text "E:/Quartus/projects/project/sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snesfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file snesfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snesFSM " "Found entity 1: snesFSM" {  } { { "snesFSM.sv" "" { Text "E:/Quartus/projects/project/snesFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snescontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file snescontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snescontroller " "Found entity 1: snescontroller" {  } { { "snescontroller.sv" "" { Text "E:/Quartus/projects/project/snescontroller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg12.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftReg12 " "Found entity 1: ShiftReg12" {  } { { "ShiftReg12.sv" "" { Text "E:/Quartus/projects/project/ShiftReg12.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftReg " "Found entity 1: ShiftReg" {  } { { "ShiftReg.sv" "" { Text "E:/Quartus/projects/project/ShiftReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg12.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg12 " "Found entity 1: reg12" {  } { { "reg12.sv" "" { Text "E:/Quartus/projects/project/reg12.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.sv" "" { Text "E:/Quartus/projects/project/reg8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nescontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file nescontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nescontroller " "Found entity 1: nescontroller" {  } { { "nescontroller.sv" "" { Text "E:/Quartus/projects/project/nescontroller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "E:/Quartus/projects/project/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputtypedisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file inputtypedisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inputTypeDisplay " "Found entity 1: inputTypeDisplay" {  } { { "inputTypeDisplay.sv" "" { Text "E:/Quartus/projects/project/inputTypeDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputseltest.sv 2 2 " "Found 2 design units, including 2 entities, in source file inputseltest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inputseltest " "Found entity 1: inputseltest" {  } { { "inputseltest.sv" "" { Text "E:/Quartus/projects/project/inputseltest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434435 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "inputseltest.sv" "" { Text "E:/Quartus/projects/project/inputseltest.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputselect.sv 1 1 " "Found 1 design units, including 1 entities, in source file inputselect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inputselect " "Found entity 1: inputselect" {  } { { "inputselect.sv" "" { Text "E:/Quartus/projects/project/inputselect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "E:/Quartus/projects/project/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontroller.sv 2 2 " "Found 2 design units, including 2 entities, in source file displaycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "DisplayController.sv" "" { Text "E:/Quartus/projects/project/DisplayController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434450 ""} { "Info" "ISGN_ENTITY_NAME" "2 ColorController " "Found entity 2: ColorController" {  } { { "DisplayController.sv" "" { Text "E:/Quartus/projects/project/DisplayController.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursorcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file cursorcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController " "Found entity 1: CursorController" {  } { { "CursorController.sv" "" { Text "E:/Quartus/projects/project/CursorController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter19.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter19.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter19 " "Found entity 1: counter19" {  } { { "counter19.sv" "" { Text "E:/Quartus/projects/project/counter19.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "E:/Quartus/projects/project/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator19.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator19.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator19 " "Found entity 1: comparator19" {  } { { "comparator19.sv" "" { Text "E:/Quartus/projects/project/comparator19.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "E:/Quartus/projects/project/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snestest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file snestest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 snestest " "Found entity 1: snestest" {  } { { "snestest.bdf" "" { Schematic "E:/Quartus/projects/project/snestest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snesdecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file snesdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 snesdecoder " "Found entity 1: snesdecoder" {  } { { "snesdecoder.bdf" "" { Schematic "E:/Quartus/projects/project/snesdecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nestest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nestest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nestest " "Found entity 1: nestest" {  } { { "nestest.bdf" "" { Schematic "E:/Quartus/projects/project/nestest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nesdecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nesdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nesdecoder " "Found entity 1: nesdecoder" {  } { { "nesdecoder.bdf" "" { Schematic "E:/Quartus/projects/project/nesdecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file designproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 designproject " "Found entity 1: designproject" {  } { { "designproject.bdf" "" { Schematic "E:/Quartus/projects/project/designproject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkadjust30.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clkadjust30.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clkadjust30 " "Found entity 1: clkadjust30" {  } { { "clkadjust30.bdf" "" { Schematic "E:/Quartus/projects/project/clkadjust30.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575613434528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "help snesFSM.sv(16) " "Verilog HDL Implicit Net warning at snesFSM.sv(16): created implicit net for \"help\"" {  } { { "snesFSM.sv" "" { Text "E:/Quartus/projects/project/snesFSM.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575613434528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "help FSM.sv(16) " "Verilog HDL Implicit Net warning at FSM.sv(16): created implicit net for \"help\"" {  } { { "FSM.sv" "" { Text "E:/Quartus/projects/project/FSM.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575613434528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock1Hz DisplayController.sv(87) " "Verilog HDL Implicit Net warning at DisplayController.sv(87): created implicit net for \"clock1Hz\"" {  } { { "DisplayController.sv" "" { Text "E:/Quartus/projects/project/DisplayController.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575613434528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock1Hz CursorController.sv(10) " "Verilog HDL Implicit Net warning at CursorController.sv(10): created implicit net for \"clock1Hz\"" {  } { { "CursorController.sv" "" { Text "E:/Quartus/projects/project/CursorController.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575613434528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "designproject " "Elaborating entity \"designproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575613434591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayController DisplayController:inst7 " "Elaborating entity \"DisplayController\" for hierarchy \"DisplayController:inst7\"" {  } { { "designproject.bdf" "inst7" { Schematic "E:/Quartus/projects/project/designproject.bdf" { { 240 1176 1368 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575613434638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColorController DisplayController:inst7\|ColorController:colorcontroller " "Elaborating entity \"ColorController\" for hierarchy \"DisplayController:inst7\|ColorController:colorcontroller\"" {  } { { "DisplayController.sv" "colorcontroller" { Text "E:/Quartus/projects/project/DisplayController.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575613434700 ""}
{ "Error" "EVRFX_VERI_TOO_MANY_PARAMETERS_MODULE" "Counter 1 2 DisplayController.sv(84) " "Verilog HDL Module Instantiation error at DisplayController.sv(84): too many parameter values (2) for instance of module \"Counter\", which declares 1 formal parameter(s)" {  } { { "DisplayController.sv" "" { Text "E:/Quartus/projects/project/DisplayController.sv" 84 0 0 } }  } 0 10183 "Verilog HDL Module Instantiation error at %4!s!: too many parameter values (%3!d!) for instance of module \"%1!s!\", which declares %2!d! formal parameter(s)" 0 0 "Analysis & Synthesis" 0 -1 1575613434700 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DisplayController:inst7\|ColorController:colorcontroller " "Can't elaborate user hierarchy \"DisplayController:inst7\|ColorController:colorcontroller\"" {  } { { "DisplayController.sv" "colorcontroller" { Text "E:/Quartus/projects/project/DisplayController.sv" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575613434700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus/projects/project/output_files/project.map.smsg " "Generated suppressed messages file E:/Quartus/projects/project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434747 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575613434856 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 05 22:23:54 2019 " "Processing ended: Thu Dec 05 22:23:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575613434856 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575613434856 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575613434856 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613434856 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575613435466 ""}
