TimeQuest Timing Analyzer report for electraudio_modem
Thu Feb 27 14:45:40 2014
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'P0|altpll_component|pll|clk[0]'
 12. Slow Model Hold: 'P0|altpll_component|pll|clk[0]'
 13. Slow Model Minimum Pulse Width: 'iCLK_50'
 14. Slow Model Minimum Pulse Width: 'P0|altpll_component|pll|clk[0]'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'P0|altpll_component|pll|clk[0]'
 25. Fast Model Hold: 'P0|altpll_component|pll|clk[0]'
 26. Fast Model Minimum Pulse Width: 'iCLK_50'
 27. Fast Model Minimum Pulse Width: 'P0|altpll_component|pll|clk[0]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Setup Transfers
 38. Hold Transfers
 39. Report TCCS
 40. Report RSKM
 41. Unconstrained Paths
 42. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; electraudio_modem                                               ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C70F896C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                          ;
+--------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------+------------------------------------+
; Clock Name                     ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                           ; Targets                            ;
+--------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------+------------------------------------+
; iCLK_50                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                  ; { iCLK_50 }                        ;
; P0|altpll_component|pll|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; iCLK_50 ; P0|altpll_component|pll|inclk[0] ; { P0|altpll_component|pll|clk[0] } ;
; P0|altpll_component|pll|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; iCLK_50 ; P0|altpll_component|pll|inclk[0] ; { P0|altpll_component|pll|clk[1] } ;
; P0|altpll_component|pll|clk[2] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; iCLK_50 ; P0|altpll_component|pll|inclk[0] ; { P0|altpll_component|pll|clk[2] } ;
+--------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------+------------------------------------+


+----------------------------------------------------------------------+
; Slow Model Fmax Summary                                              ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 144.93 MHz ; 144.93 MHz      ; P0|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; P0|altpll_component|pll|clk[0] ; 93.100 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; P0|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+--------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; iCLK_50                        ; 10.000 ; 0.000         ;
; P0|altpll_component|pll|clk[0] ; 47.873 ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'P0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 93.100 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.821      ;
; 93.100 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.821      ;
; 93.100 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.821      ;
; 93.100 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.821      ;
; 93.100 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.821      ;
; 93.100 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.821      ;
; 93.245 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.093     ; 6.698      ;
; 93.245 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.093     ; 6.698      ;
; 93.245 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.093     ; 6.698      ;
; 93.245 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.093     ; 6.698      ;
; 93.245 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.093     ; 6.698      ;
; 93.245 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.093     ; 6.698      ;
; 93.365 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.556      ;
; 93.365 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.556      ;
; 93.365 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.556      ;
; 93.365 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.556      ;
; 93.365 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.556      ;
; 93.365 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.556      ;
; 93.400 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.517      ;
; 93.400 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.517      ;
; 93.400 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.517      ;
; 93.400 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.517      ;
; 93.400 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.517      ;
; 93.400 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.517      ;
; 93.429 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg0 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.041     ; 6.566      ;
; 93.429 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg1 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.041     ; 6.566      ;
; 93.429 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg2 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.041     ; 6.566      ;
; 93.429 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg3 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.041     ; 6.566      ;
; 93.429 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg4 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.041     ; 6.566      ;
; 93.429 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg5 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.041     ; 6.566      ;
; 93.429 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg6 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.041     ; 6.566      ;
; 93.468 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.093     ; 6.475      ;
; 93.468 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.093     ; 6.475      ;
; 93.468 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.093     ; 6.475      ;
; 93.468 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.093     ; 6.475      ;
; 93.468 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.093     ; 6.475      ;
; 93.468 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.093     ; 6.475      ;
; 93.635 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.286      ;
; 93.635 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.286      ;
; 93.635 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.286      ;
; 93.635 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.286      ;
; 93.635 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.286      ;
; 93.635 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.286      ;
; 93.664 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.108     ; 6.264      ;
; 93.664 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.108     ; 6.264      ;
; 93.664 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.108     ; 6.264      ;
; 93.664 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.108     ; 6.264      ;
; 93.664 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.108     ; 6.264      ;
; 93.664 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.108     ; 6.264      ;
; 93.738 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.106     ; 6.192      ;
; 93.738 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.106     ; 6.192      ;
; 93.738 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.106     ; 6.192      ;
; 93.738 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.106     ; 6.192      ;
; 93.738 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.106     ; 6.192      ;
; 93.738 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.106     ; 6.192      ;
; 93.817 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.100      ;
; 93.817 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.100      ;
; 93.817 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.100      ;
; 93.817 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.100      ;
; 93.817 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.100      ;
; 93.817 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.100      ;
; 93.865 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.056      ;
; 93.865 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.056      ;
; 93.865 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.056      ;
; 93.865 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.056      ;
; 93.865 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.056      ;
; 93.865 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.056      ;
; 93.866 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.051      ;
; 93.866 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.051      ;
; 93.866 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.051      ;
; 93.866 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.051      ;
; 93.866 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.051      ;
; 93.866 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 6.051      ;
; 93.891 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.030      ;
; 93.891 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.030      ;
; 93.891 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.030      ;
; 93.891 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.030      ;
; 93.891 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.030      ;
; 93.891 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.115     ; 6.030      ;
; 93.930 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.987      ;
; 93.930 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.987      ;
; 93.930 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.987      ;
; 93.930 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.987      ;
; 93.930 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.987      ;
; 93.930 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.987      ;
; 93.944 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.108     ; 5.984      ;
; 93.944 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.108     ; 5.984      ;
; 93.944 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.108     ; 5.984      ;
; 93.944 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.108     ; 5.984      ;
; 93.944 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.108     ; 5.984      ;
; 93.944 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.108     ; 5.984      ;
; 93.958 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.959      ;
; 93.958 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.959      ;
; 93.958 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.959      ;
; 93.958 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.959      ;
; 93.958 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.959      ;
; 93.958 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.959      ;
; 93.984 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.933      ;
; 93.984 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.933      ;
; 93.984 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.119     ; 5.933      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'P0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; modem:M0|txmodem:txmodem_1|input:input_1|mem_ready                                                                                         ; modem:M0|txmodem:txmodem_1|input:input_1|mem_ready                                                                                         ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txmodem:txmodem_1|input:input_1|wen                                                                                               ; modem:M0|txmodem:txmodem_1|input:input_1|wen                                                                                               ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txmodem:txmodem_1|input:input_1|meta                                                                                              ; modem:M0|txmodem:txmodem_1|input:input_1|meta                                                                                              ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txmodem:txmodem_1|input:input_1|sync                                                                                              ; modem:M0|txmodem:txmodem_1|input:input_1|sync                                                                                              ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txmodem:txmodem_1|input:input_1|i[11]                                                                                             ; modem:M0|txmodem:txmodem_1|input:input_1|i[11]                                                                                             ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txmodem:txmodem_1|input:input_1|q[11]                                                                                             ; modem:M0|txmodem:txmodem_1|input:input_1|q[11]                                                                                             ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txrx:txrx_1|st.s2                                                                                                                 ; modem:M0|txrx:txrx_1|st.s2                                                                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txrx:txrx_1|st.s0                                                                                                                 ; modem:M0|txrx:txrx_1|st.s0                                                                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txrx:txrx_1|mem_ready                                                                                                             ; modem:M0|txrx:txrx_1|mem_ready                                                                                                             ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|txrx:txrx_1|wen_aux                                                                                                               ; modem:M0|txrx:txrx_1|wen_aux                                                                                                               ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s0                                                                                           ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s0                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[8]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[7]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[0]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[9]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[6]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[6]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[5]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[4]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[4]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[0]                                                           ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[14] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[8]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[2]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[2]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[2]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[1]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[1]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10]                                                                      ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[10]                                                                    ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[3]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[3]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[1]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[0]                                                               ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[2]                                                               ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[4]                                                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[21]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s4                                                                                           ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s5                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[15] ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[18] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[7]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[8]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[25]                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[6]                                                                       ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[4]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[0]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; modem:M0|txrx:txrx_1|wen_aux                                                                                                               ; modem:M0|txrx:txrx_1|wen                                                                                                                   ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[8]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAQ[3][8]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10]                                                                      ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[10]                                                                    ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11]                                                                      ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[11]                                                                    ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; modem:M0|txmodem:txmodem_1|input:input_1|st.s1                                                                                             ; modem:M0|txmodem:txmodem_1|input:input_1|st.s2                                                                                             ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[8]                                                                     ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][8]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[8]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][8]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; modem:M0|txmodem:txmodem_1|input:input_1|address[5]                                                                                        ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[29]                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                       ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[4]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[4]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[0]                                                           ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[14] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[0]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAQ[3][0]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[4]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][4]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[3]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][3]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[10]                                                                    ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][10]                                                               ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[10]                                                                    ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAQ[3][10]                                                               ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[5]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAQ[3][5]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[2]                                                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[17]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[2]                                     ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask2[0]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; modem:M0|txrx:txrx_1|add[3]                                                                                                                ; modem:M0|txrx:txrx_1|address_write[3]                                                                                                      ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[10]                                                                  ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[33]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; modem:M0|txmodem:txmodem_1|input:input_1|st.s7                                                                                             ; modem:M0|txmodem:txmodem_1|input:input_1|st.s0                                                                                             ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[1]                                                             ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[1]                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[2]                                     ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[1]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s2                                                                                           ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s3                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[2]                                                             ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[2]                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[6]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][6]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[3]                                                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[19]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[2]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][2]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; modem:M0|txmodem:txmodem_1|input:input_1|meta                                                                                              ; modem:M0|txmodem:txmodem_1|input:input_1|sync                                                                                              ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[8]                                          ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[8]                                          ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; modem:M0|txmodem:txmodem_1|input:input_1|st.s2                                                                                             ; modem:M0|txmodem:txmodem_1|input:input_1|st.s3                                                                                             ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[0]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][0]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[3]                                                             ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[3]                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s1                                                                                           ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s2                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s5                                                                                           ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s6                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; modem:M0|txmodem:txmodem_1|input:input_1|st.s0                                                                                             ; modem:M0|txmodem:txmodem_1|input:input_1|wen                                                                                               ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; modem:M0|txmodem:txmodem_1|input:input_1|st.s0                                                                                             ; modem:M0|txmodem:txmodem_1|input:input_1|st.s1                                                                                             ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; modem:M0|txrx:txrx_1|add[6]                                                                                                                ; modem:M0|txrx:txrx_1|address_write[6]                                                                                                      ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[1]                                                             ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[1]                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[9]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAQ[3][9]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[0]                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[4]                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[0]                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[0]                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[3]                                   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[1]                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; modem:M0|txrx:txrx_1|add[0]                                                                                                                ; modem:M0|txrx:txrx_1|address_write[0]                                                                                                      ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; modem:M0|txmodem:txmodem_1|input:input_1|addr[5]                                                                                           ; modem:M0|txmodem:txmodem_1|input:input_1|addr[5]                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[3]                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[1]                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; P0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; P0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; P0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; P0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; P0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; P0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; P0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; P0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                  ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                          ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'P0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+------------+-------+-------+------------+--------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-------------+------------+-------+-------+------------+--------------------------------+
; ADC_DA[*]   ; iCLK_50    ; 7.854 ; 7.854 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[2]  ; iCLK_50    ; 6.779 ; 6.779 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[3]  ; iCLK_50    ; 7.021 ; 7.021 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[4]  ; iCLK_50    ; 7.361 ; 7.361 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[5]  ; iCLK_50    ; 7.453 ; 7.453 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[6]  ; iCLK_50    ; 7.458 ; 7.458 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[7]  ; iCLK_50    ; 7.241 ; 7.241 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[8]  ; iCLK_50    ; 7.291 ; 7.291 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[9]  ; iCLK_50    ; 7.220 ; 7.220 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[10] ; iCLK_50    ; 6.937 ; 6.937 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[11] ; iCLK_50    ; 7.854 ; 7.854 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[12] ; iCLK_50    ; 6.948 ; 6.948 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[13] ; iCLK_50    ; 6.933 ; 6.933 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; ADC_DB[*]   ; iCLK_50    ; 7.764 ; 7.764 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[2]  ; iCLK_50    ; 7.759 ; 7.759 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[3]  ; iCLK_50    ; 7.349 ; 7.349 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[4]  ; iCLK_50    ; 7.430 ; 7.430 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[5]  ; iCLK_50    ; 7.310 ; 7.310 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[6]  ; iCLK_50    ; 7.406 ; 7.406 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[7]  ; iCLK_50    ; 7.608 ; 7.608 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[8]  ; iCLK_50    ; 7.764 ; 7.764 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[9]  ; iCLK_50    ; 7.512 ; 7.512 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[10] ; iCLK_50    ; 7.426 ; 7.426 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[11] ; iCLK_50    ; 7.282 ; 7.282 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[12] ; iCLK_50    ; 7.025 ; 7.025 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[13] ; iCLK_50    ; 7.490 ; 7.490 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; KEY[*]      ; iCLK_50    ; 8.212 ; 8.212 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  KEY[0]     ; iCLK_50    ; 8.212 ; 8.212 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  KEY[3]     ; iCLK_50    ; 7.269 ; 7.269 ; Rise       ; P0|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-------------+------------+--------+--------+------------+--------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-------------+------------+--------+--------+------------+--------------------------------+
; ADC_DA[*]   ; iCLK_50    ; -6.293 ; -6.293 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[2]  ; iCLK_50    ; -6.393 ; -6.393 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[3]  ; iCLK_50    ; -6.372 ; -6.372 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[4]  ; iCLK_50    ; -6.710 ; -6.710 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[5]  ; iCLK_50    ; -6.795 ; -6.795 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[6]  ; iCLK_50    ; -7.014 ; -7.014 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[7]  ; iCLK_50    ; -6.805 ; -6.805 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[8]  ; iCLK_50    ; -6.606 ; -6.606 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[9]  ; iCLK_50    ; -6.842 ; -6.842 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[10] ; iCLK_50    ; -6.536 ; -6.536 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[11] ; iCLK_50    ; -6.335 ; -6.335 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[12] ; iCLK_50    ; -6.293 ; -6.293 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[13] ; iCLK_50    ; -6.313 ; -6.313 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; ADC_DB[*]   ; iCLK_50    ; -6.372 ; -6.372 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[2]  ; iCLK_50    ; -7.047 ; -7.047 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[3]  ; iCLK_50    ; -7.019 ; -7.019 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[4]  ; iCLK_50    ; -6.769 ; -6.769 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[5]  ; iCLK_50    ; -6.794 ; -6.794 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[6]  ; iCLK_50    ; -6.659 ; -6.659 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[7]  ; iCLK_50    ; -6.901 ; -6.901 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[8]  ; iCLK_50    ; -7.033 ; -7.033 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[9]  ; iCLK_50    ; -6.834 ; -6.834 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[10] ; iCLK_50    ; -6.694 ; -6.694 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[11] ; iCLK_50    ; -6.849 ; -6.849 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[12] ; iCLK_50    ; -6.372 ; -6.372 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[13] ; iCLK_50    ; -6.577 ; -6.577 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; KEY[*]      ; iCLK_50    ; -7.039 ; -7.039 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  KEY[0]     ; iCLK_50    ; -7.603 ; -7.603 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  KEY[3]     ; iCLK_50    ; -7.039 ; -7.039 ; Rise       ; P0|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------+


+------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                    ;
+-------------+------------+--------+--------+------------+--------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-------------+------------+--------+--------+------------+--------------------------------+
; DAC_DA[*]   ; iCLK_50    ; 10.287 ; 10.287 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[0]  ; iCLK_50    ; 9.074  ; 9.074  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[1]  ; iCLK_50    ; 9.743  ; 9.743  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[2]  ; iCLK_50    ; 8.325  ; 8.325  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[3]  ; iCLK_50    ; 8.801  ; 8.801  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[4]  ; iCLK_50    ; 9.119  ; 9.119  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[5]  ; iCLK_50    ; 9.779  ; 9.779  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[6]  ; iCLK_50    ; 10.018 ; 10.018 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[7]  ; iCLK_50    ; 10.105 ; 10.105 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[8]  ; iCLK_50    ; 10.287 ; 10.287 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[9]  ; iCLK_50    ; 10.254 ; 10.254 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[10] ; iCLK_50    ; 10.013 ; 10.013 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[11] ; iCLK_50    ; 9.574  ; 9.574  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[12] ; iCLK_50    ; 10.154 ; 10.154 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[13] ; iCLK_50    ; 10.105 ; 10.105 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; DAC_DB[*]   ; iCLK_50    ; 9.770  ; 9.770  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[0]  ; iCLK_50    ; 9.126  ; 9.126  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[1]  ; iCLK_50    ; 8.205  ; 8.205  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[2]  ; iCLK_50    ; 8.809  ; 8.809  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[3]  ; iCLK_50    ; 8.957  ; 8.957  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[4]  ; iCLK_50    ; 8.711  ; 8.711  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[5]  ; iCLK_50    ; 9.524  ; 9.524  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[6]  ; iCLK_50    ; 8.021  ; 8.021  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[7]  ; iCLK_50    ; 9.651  ; 9.651  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[8]  ; iCLK_50    ; 9.182  ; 9.182  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[9]  ; iCLK_50    ; 9.770  ; 9.770  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[10] ; iCLK_50    ; 8.592  ; 8.592  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[11] ; iCLK_50    ; 9.447  ; 9.447  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[12] ; iCLK_50    ; 8.611  ; 8.611  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[13] ; iCLK_50    ; 8.671  ; 8.671  ; Rise       ; P0|altpll_component|pll|clk[0] ;
; LEDG[*]     ; iCLK_50    ; 8.109  ; 8.109  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  LEDG[7]    ; iCLK_50    ; 8.109  ; 8.109  ; Rise       ; P0|altpll_component|pll|clk[0] ;
; DAC_CLK_A   ; iCLK_50    ; 2.796  ;        ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_B   ; iCLK_50    ; 0.638  ;        ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_A   ; iCLK_50    ; 2.580  ;        ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_B   ; iCLK_50    ; 2.565  ;        ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_A   ; iCLK_50    ;        ; 2.796  ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_B   ; iCLK_50    ;        ; 0.638  ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_A   ; iCLK_50    ;        ; 2.580  ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_B   ; iCLK_50    ;        ; 2.565  ; Fall       ; P0|altpll_component|pll|clk[1] ;
; ADC_CLK_A   ; iCLK_50    ; 2.766  ;        ; Rise       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_B   ; iCLK_50    ; 2.766  ;        ; Rise       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_A   ; iCLK_50    ;        ; 2.766  ; Fall       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_B   ; iCLK_50    ;        ; 2.766  ; Fall       ; P0|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-------------+------------+-------+-------+------------+--------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-------------+------------+-------+-------+------------+--------------------------------+
; DAC_DA[*]   ; iCLK_50    ; 5.057 ; 5.057 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[0]  ; iCLK_50    ; 5.490 ; 5.490 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[1]  ; iCLK_50    ; 6.158 ; 6.158 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[2]  ; iCLK_50    ; 5.057 ; 5.057 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[3]  ; iCLK_50    ; 5.263 ; 5.263 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[4]  ; iCLK_50    ; 5.464 ; 5.464 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[5]  ; iCLK_50    ; 5.915 ; 5.915 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[6]  ; iCLK_50    ; 6.250 ; 6.250 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[7]  ; iCLK_50    ; 6.315 ; 6.315 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[8]  ; iCLK_50    ; 6.765 ; 6.765 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[9]  ; iCLK_50    ; 6.695 ; 6.695 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[10] ; iCLK_50    ; 6.738 ; 6.738 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[11] ; iCLK_50    ; 6.297 ; 6.297 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[12] ; iCLK_50    ; 6.600 ; 6.600 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[13] ; iCLK_50    ; 6.843 ; 6.843 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; DAC_DB[*]   ; iCLK_50    ; 4.754 ; 4.754 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[0]  ; iCLK_50    ; 5.844 ; 5.844 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[1]  ; iCLK_50    ; 4.925 ; 4.925 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[2]  ; iCLK_50    ; 5.250 ; 5.250 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[3]  ; iCLK_50    ; 5.188 ; 5.188 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[4]  ; iCLK_50    ; 5.156 ; 5.156 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[5]  ; iCLK_50    ; 5.967 ; 5.967 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[6]  ; iCLK_50    ; 4.755 ; 4.755 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[7]  ; iCLK_50    ; 6.141 ; 6.141 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[8]  ; iCLK_50    ; 5.909 ; 5.909 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[9]  ; iCLK_50    ; 5.971 ; 5.971 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[10] ; iCLK_50    ; 4.754 ; 4.754 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[11] ; iCLK_50    ; 5.898 ; 5.898 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[12] ; iCLK_50    ; 5.056 ; 5.056 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[13] ; iCLK_50    ; 5.105 ; 5.105 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; LEDG[*]     ; iCLK_50    ; 8.109 ; 8.109 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  LEDG[7]    ; iCLK_50    ; 8.109 ; 8.109 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; DAC_CLK_A   ; iCLK_50    ; 2.796 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_B   ; iCLK_50    ; 0.638 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_A   ; iCLK_50    ; 2.580 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_B   ; iCLK_50    ; 2.565 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_A   ; iCLK_50    ;       ; 2.796 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_B   ; iCLK_50    ;       ; 0.638 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_A   ; iCLK_50    ;       ; 2.580 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_B   ; iCLK_50    ;       ; 2.565 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; ADC_CLK_A   ; iCLK_50    ; 2.766 ;       ; Rise       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_B   ; iCLK_50    ; 2.766 ;       ; Rise       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_A   ; iCLK_50    ;       ; 2.766 ; Fall       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_B   ; iCLK_50    ;       ; 2.766 ; Fall       ; P0|altpll_component|pll|clk[2] ;
+-------------+------------+-------+-------+------------+--------------------------------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; P0|altpll_component|pll|clk[0] ; 96.260 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; P0|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+--------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; iCLK_50                        ; 10.000 ; 0.000         ;
; P0|altpll_component|pll|clk[0] ; 47.873 ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'P0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 96.260 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.674      ;
; 96.260 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.674      ;
; 96.260 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.674      ;
; 96.260 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.674      ;
; 96.260 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.674      ;
; 96.260 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.674      ;
; 96.334 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.074     ; 3.624      ;
; 96.334 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.074     ; 3.624      ;
; 96.334 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.074     ; 3.624      ;
; 96.334 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.074     ; 3.624      ;
; 96.334 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.074     ; 3.624      ;
; 96.334 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.074     ; 3.624      ;
; 96.382 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.552      ;
; 96.382 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.552      ;
; 96.382 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.552      ;
; 96.382 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.552      ;
; 96.382 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.552      ;
; 96.382 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.552      ;
; 96.411 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.520      ;
; 96.411 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.520      ;
; 96.411 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.520      ;
; 96.411 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.520      ;
; 96.411 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.520      ;
; 96.411 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.520      ;
; 96.422 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg0 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 3.590      ;
; 96.422 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg1 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 3.590      ;
; 96.422 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg2 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 3.590      ;
; 96.422 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg3 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 3.590      ;
; 96.422 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg4 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 3.590      ;
; 96.422 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg5 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 3.590      ;
; 96.422 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_t4i1:auto_generated|ram_block1a0~portb_address_reg6 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 3.590      ;
; 96.461 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.074     ; 3.497      ;
; 96.461 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.074     ; 3.497      ;
; 96.461 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.074     ; 3.497      ;
; 96.461 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.074     ; 3.497      ;
; 96.461 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.074     ; 3.497      ;
; 96.461 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.074     ; 3.497      ;
; 96.514 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.420      ;
; 96.514 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.420      ;
; 96.514 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.420      ;
; 96.514 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.420      ;
; 96.514 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.420      ;
; 96.514 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[11] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.420      ;
; 96.536 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.406      ;
; 96.536 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.406      ;
; 96.536 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.406      ;
; 96.536 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.406      ;
; 96.536 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.406      ;
; 96.536 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.406      ;
; 96.569 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.362      ;
; 96.569 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.362      ;
; 96.569 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.362      ;
; 96.569 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.362      ;
; 96.569 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.362      ;
; 96.569 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.362      ;
; 96.573 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.369      ;
; 96.573 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.369      ;
; 96.573 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.369      ;
; 96.573 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.369      ;
; 96.573 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.369      ;
; 96.573 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[6]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.369      ;
; 96.575 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.359      ;
; 96.575 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.359      ;
; 96.575 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.359      ;
; 96.575 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.359      ;
; 96.575 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.359      ;
; 96.575 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.359      ;
; 96.599 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.332      ;
; 96.599 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.332      ;
; 96.599 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.332      ;
; 96.599 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.332      ;
; 96.599 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.332      ;
; 96.599 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[0]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.332      ;
; 96.615 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.319      ;
; 96.615 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.319      ;
; 96.615 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.319      ;
; 96.615 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.319      ;
; 96.615 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.319      ;
; 96.615 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.098     ; 3.319      ;
; 96.643 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.288      ;
; 96.643 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.288      ;
; 96.643 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.288      ;
; 96.643 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.288      ;
; 96.643 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.288      ;
; 96.643 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.288      ;
; 96.658 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.273      ;
; 96.658 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.273      ;
; 96.658 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.273      ;
; 96.658 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.273      ;
; 96.658 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.273      ;
; 96.658 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.273      ;
; 96.668 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.274      ;
; 96.668 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.274      ;
; 96.668 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.274      ;
; 96.668 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.274      ;
; 96.668 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.274      ;
; 96.668 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.090     ; 3.274      ;
; 96.678 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.253      ;
; 96.678 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.253      ;
; 96.678 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[3]  ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 100.000      ; -0.101     ; 3.253      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'P0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; modem:M0|txmodem:txmodem_1|input:input_1|mem_ready                                                                                         ; modem:M0|txmodem:txmodem_1|input:input_1|mem_ready                                                                                         ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txmodem:txmodem_1|input:input_1|wen                                                                                               ; modem:M0|txmodem:txmodem_1|input:input_1|wen                                                                                               ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txmodem:txmodem_1|input:input_1|meta                                                                                              ; modem:M0|txmodem:txmodem_1|input:input_1|meta                                                                                              ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txmodem:txmodem_1|input:input_1|sync                                                                                              ; modem:M0|txmodem:txmodem_1|input:input_1|sync                                                                                              ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txmodem:txmodem_1|input:input_1|i[11]                                                                                             ; modem:M0|txmodem:txmodem_1|input:input_1|i[11]                                                                                             ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txmodem:txmodem_1|input:input_1|q[11]                                                                                             ; modem:M0|txmodem:txmodem_1|input:input_1|q[11]                                                                                             ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txrx:txrx_1|st.s2                                                                                                                 ; modem:M0|txrx:txrx_1|st.s2                                                                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txrx:txrx_1|st.s0                                                                                                                 ; modem:M0|txrx:txrx_1|st.s0                                                                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txrx:txrx_1|mem_ready                                                                                                             ; modem:M0|txrx:txrx_1|mem_ready                                                                                                             ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[0]                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|counter[1]                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1|sel_mux                                       ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|rmask1[2]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|txrx:txrx_1|wen_aux                                                                                                               ; modem:M0|txrx:txrx_1|wen_aux                                                                                                               ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_proc                                      ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s0                                                                                           ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s0                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wen_out                                       ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[0]                                                               ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|inc[2]                                                               ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[8]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[9]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[9]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[7]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[7]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[6]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[6]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[0]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[5]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[5]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[4]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[4]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[15] ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe|Zo[18] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[8]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[8]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[8]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAQ[3][8]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[4]                                                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[21]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|aux_mem_bk                                            ; modem:M0|txmodem:txmodem_1|input:input_1|address[5]                                                                                        ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[8]                                                                     ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][8]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[2]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[2]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[1]                                                                       ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[1]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[0]                                                           ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[14] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[8]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][8]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[10]                                                                      ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[10]                                                                    ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[2]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[2]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[1]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[1]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; modem:M0|txmodem:txmodem_1|input:input_1|st.s1                                                                                             ; modem:M0|txmodem:txmodem_1|input:input_1|st.s2                                                                                             ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[25]                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[6]                                                                       ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[3]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[3]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s4                                                                                           ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s5                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[0]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAQ[3][0]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[7]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[7]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|mem_rtl_0_bypass[29]                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                       ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[8]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[8]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[4]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[4]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[0]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[0]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; modem:M0|txrx:txrx_1|wen_aux                                                                                                               ; modem:M0|txrx:txrx_1|wen                                                                                                                   ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[4]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][4]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[4]                                                                       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[4]                                                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[0]                                                           ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe|Zo[14] ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|iinc[5]                                                              ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[2]                                     ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[1]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; modem:M0|txrx:txrx_1|add[3]                                                                                                                ; modem:M0|txrx:txrx_1|address_write[3]                                                                                                      ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[3]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][3]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[10]                                                                    ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][10]                                                               ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[10]                                                                  ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[33]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outI[10]                                                                      ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[10]                                                                    ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[10]                                                                    ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAQ[3][10]                                                               ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1|outR[11]                                                                      ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[11]                                                                    ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[5]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAQ[3][5]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[2]                                                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[17]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask1[2]                                     ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wmask2[0]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[6]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][6]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit|Q[3]                                                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|mem_rtl_0_bypass[19]                                     ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[8]                                          ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1|count_aux[8]                                          ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[1]                                                             ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[1]                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[0]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][0]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; modem:M0|txmodem:txmodem_1|input:input_1|st.s2                                                                                             ; modem:M0|txmodem:txmodem_1|input:input_1|st.s3                                                                                             ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outR[2]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAI[3][2]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[2]                                                             ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[2]                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1|outI[9]                                                                     ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4|RegAQ[3][9]                                                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s2                                                                                           ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s3                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; modem:M0|txrx:txrx_1|add[0]                                                                                                                ; modem:M0|txrx:txrx_1|address_write[0]                                                                                                      ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; modem:M0|txrx:txrx_1|add[6]                                                                                                                ; modem:M0|txrx:txrx_1|address_write[6]                                                                                                      ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; modem:M0|txmodem:txmodem_1|input:input_1|meta                                                                                              ; modem:M0|txmodem:txmodem_1|input:input_1|sync                                                                                              ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; modem:M0|txmodem:txmodem_1|input:input_1|addr[5]                                                                                           ; modem:M0|txmodem:txmodem_1|input:input_1|addr[5]                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[5]                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[5]                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; modem:M0|txmodem:txmodem_1|input:input_1|st.s0                                                                                             ; modem:M0|txmodem:txmodem_1|input:input_1|wen                                                                                               ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor|phase[3]                                                             ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|phase[3]                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[0]                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[4]                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s1                                                                                           ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s2                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s5                                                                                           ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s6                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[3]                                   ; modem:M0|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[1]                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; modem:M0|txrx:txrx_1|st.s0                                                                                                                 ; modem:M0|txrx:txrx_1|st.s1                                                                                                                 ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; modem:M0|txrx:txrx_1|add[4]                                                                                                                ; modem:M0|txrx:txrx_1|address_write[4]                                                                                                      ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|wcounter[0]                                   ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1|addrin_proc[0]                                ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s0                                                                                           ; modem:M0|rxmodem:rxmodem_1|output:output_1|st.s1                                                                                           ; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; P0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; P0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; P0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; P0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; P0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; P0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; P0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; P0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                  ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                          ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'P0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; P0|altpll_component|pll|clk[0] ; Rise       ; modem:M0|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram|altsyncram:mem_rtl_0|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+------------+-------+-------+------------+--------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-------------+------------+-------+-------+------------+--------------------------------+
; ADC_DA[*]   ; iCLK_50    ; 4.434 ; 4.434 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[2]  ; iCLK_50    ; 3.952 ; 3.952 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[3]  ; iCLK_50    ; 4.062 ; 4.062 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[4]  ; iCLK_50    ; 4.230 ; 4.230 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[5]  ; iCLK_50    ; 4.295 ; 4.295 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[6]  ; iCLK_50    ; 4.269 ; 4.269 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[7]  ; iCLK_50    ; 4.187 ; 4.187 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[8]  ; iCLK_50    ; 4.177 ; 4.177 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[9]  ; iCLK_50    ; 4.120 ; 4.120 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[10] ; iCLK_50    ; 3.983 ; 3.983 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[11] ; iCLK_50    ; 4.434 ; 4.434 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[12] ; iCLK_50    ; 3.999 ; 3.999 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[13] ; iCLK_50    ; 4.006 ; 4.006 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; ADC_DB[*]   ; iCLK_50    ; 4.433 ; 4.433 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[2]  ; iCLK_50    ; 4.433 ; 4.433 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[3]  ; iCLK_50    ; 4.213 ; 4.213 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[4]  ; iCLK_50    ; 4.289 ; 4.289 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[5]  ; iCLK_50    ; 4.249 ; 4.249 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[6]  ; iCLK_50    ; 4.261 ; 4.261 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[7]  ; iCLK_50    ; 4.404 ; 4.404 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[8]  ; iCLK_50    ; 4.431 ; 4.431 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[9]  ; iCLK_50    ; 4.323 ; 4.323 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[10] ; iCLK_50    ; 4.269 ; 4.269 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[11] ; iCLK_50    ; 4.236 ; 4.236 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[12] ; iCLK_50    ; 4.065 ; 4.065 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[13] ; iCLK_50    ; 4.256 ; 4.256 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; KEY[*]      ; iCLK_50    ; 4.599 ; 4.599 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  KEY[0]     ; iCLK_50    ; 4.599 ; 4.599 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  KEY[3]     ; iCLK_50    ; 4.146 ; 4.146 ; Rise       ; P0|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-------------+------------+--------+--------+------------+--------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-------------+------------+--------+--------+------------+--------------------------------+
; ADC_DA[*]   ; iCLK_50    ; -3.631 ; -3.631 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[2]  ; iCLK_50    ; -3.719 ; -3.719 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[3]  ; iCLK_50    ; -3.702 ; -3.702 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[4]  ; iCLK_50    ; -3.867 ; -3.867 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[5]  ; iCLK_50    ; -3.920 ; -3.920 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[6]  ; iCLK_50    ; -4.008 ; -4.008 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[7]  ; iCLK_50    ; -3.917 ; -3.917 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[8]  ; iCLK_50    ; -3.801 ; -3.801 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[9]  ; iCLK_50    ; -3.894 ; -3.894 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[10] ; iCLK_50    ; -3.743 ; -3.743 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[11] ; iCLK_50    ; -3.664 ; -3.664 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[12] ; iCLK_50    ; -3.631 ; -3.631 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[13] ; iCLK_50    ; -3.650 ; -3.650 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; ADC_DB[*]   ; iCLK_50    ; -3.702 ; -3.702 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[2]  ; iCLK_50    ; -4.037 ; -4.037 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[3]  ; iCLK_50    ; -4.074 ; -4.074 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[4]  ; iCLK_50    ; -3.917 ; -3.917 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[5]  ; iCLK_50    ; -3.938 ; -3.938 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[6]  ; iCLK_50    ; -3.839 ; -3.839 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[7]  ; iCLK_50    ; -4.008 ; -4.008 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[8]  ; iCLK_50    ; -4.024 ; -4.024 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[9]  ; iCLK_50    ; -3.942 ; -3.942 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[10] ; iCLK_50    ; -3.859 ; -3.859 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[11] ; iCLK_50    ; -3.969 ; -3.969 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[12] ; iCLK_50    ; -3.702 ; -3.702 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[13] ; iCLK_50    ; -3.789 ; -3.789 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; KEY[*]      ; iCLK_50    ; -4.026 ; -4.026 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  KEY[0]     ; iCLK_50    ; -4.316 ; -4.316 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  KEY[3]     ; iCLK_50    ; -4.026 ; -4.026 ; Rise       ; P0|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-------------+------------+-------+-------+------------+--------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-------------+------------+-------+-------+------------+--------------------------------+
; DAC_DA[*]   ; iCLK_50    ; 5.514 ; 5.514 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[0]  ; iCLK_50    ; 4.972 ; 4.972 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[1]  ; iCLK_50    ; 5.265 ; 5.265 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[2]  ; iCLK_50    ; 4.664 ; 4.664 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[3]  ; iCLK_50    ; 4.877 ; 4.877 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[4]  ; iCLK_50    ; 5.000 ; 5.000 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[5]  ; iCLK_50    ; 5.258 ; 5.258 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[6]  ; iCLK_50    ; 5.380 ; 5.380 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[7]  ; iCLK_50    ; 5.423 ; 5.423 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[8]  ; iCLK_50    ; 5.514 ; 5.514 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[9]  ; iCLK_50    ; 5.475 ; 5.475 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[10] ; iCLK_50    ; 5.406 ; 5.406 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[11] ; iCLK_50    ; 5.225 ; 5.225 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[12] ; iCLK_50    ; 5.486 ; 5.486 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[13] ; iCLK_50    ; 5.438 ; 5.438 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; DAC_DB[*]   ; iCLK_50    ; 5.250 ; 5.250 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[0]  ; iCLK_50    ; 4.982 ; 4.982 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[1]  ; iCLK_50    ; 4.576 ; 4.576 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[2]  ; iCLK_50    ; 4.870 ; 4.870 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[3]  ; iCLK_50    ; 4.920 ; 4.920 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[4]  ; iCLK_50    ; 4.792 ; 4.792 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[5]  ; iCLK_50    ; 5.158 ; 5.158 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[6]  ; iCLK_50    ; 4.517 ; 4.517 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[7]  ; iCLK_50    ; 5.204 ; 5.204 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[8]  ; iCLK_50    ; 4.988 ; 4.988 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[9]  ; iCLK_50    ; 5.250 ; 5.250 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[10] ; iCLK_50    ; 4.767 ; 4.767 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[11] ; iCLK_50    ; 5.092 ; 5.092 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[12] ; iCLK_50    ; 4.779 ; 4.779 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[13] ; iCLK_50    ; 4.830 ; 4.830 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; LEDG[*]     ; iCLK_50    ; 4.145 ; 4.145 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  LEDG[7]    ; iCLK_50    ; 4.145 ; 4.145 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; DAC_CLK_A   ; iCLK_50    ; 1.489 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_B   ; iCLK_50    ; 0.057 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_A   ; iCLK_50    ; 1.316 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_B   ; iCLK_50    ; 1.299 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_A   ; iCLK_50    ;       ; 1.489 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_B   ; iCLK_50    ;       ; 0.057 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_A   ; iCLK_50    ;       ; 1.316 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_B   ; iCLK_50    ;       ; 1.299 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; ADC_CLK_A   ; iCLK_50    ; 1.460 ;       ; Rise       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_B   ; iCLK_50    ; 1.460 ;       ; Rise       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_A   ; iCLK_50    ;       ; 1.460 ; Fall       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_B   ; iCLK_50    ;       ; 1.460 ; Fall       ; P0|altpll_component|pll|clk[2] ;
+-------------+------------+-------+-------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-------------+------------+-------+-------+------------+--------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-------------+------------+-------+-------+------------+--------------------------------+
; DAC_DA[*]   ; iCLK_50    ; 2.645 ; 2.645 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[0]  ; iCLK_50    ; 2.819 ; 2.819 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[1]  ; iCLK_50    ; 3.113 ; 3.113 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[2]  ; iCLK_50    ; 2.645 ; 2.645 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[3]  ; iCLK_50    ; 2.739 ; 2.739 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[4]  ; iCLK_50    ; 2.806 ; 2.806 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[5]  ; iCLK_50    ; 2.974 ; 2.974 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[6]  ; iCLK_50    ; 3.144 ; 3.144 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[7]  ; iCLK_50    ; 3.183 ; 3.183 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[8]  ; iCLK_50    ; 3.375 ; 3.375 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[9]  ; iCLK_50    ; 3.328 ; 3.328 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[10] ; iCLK_50    ; 3.384 ; 3.384 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[11] ; iCLK_50    ; 3.200 ; 3.200 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[12] ; iCLK_50    ; 3.343 ; 3.343 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[13] ; iCLK_50    ; 3.422 ; 3.422 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; DAC_DB[*]   ; iCLK_50    ; 2.500 ; 2.500 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[0]  ; iCLK_50    ; 2.953 ; 2.953 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[1]  ; iCLK_50    ; 2.548 ; 2.548 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[2]  ; iCLK_50    ; 2.722 ; 2.722 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[3]  ; iCLK_50    ; 2.683 ; 2.683 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[4]  ; iCLK_50    ; 2.647 ; 2.647 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[5]  ; iCLK_50    ; 3.012 ; 3.012 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[6]  ; iCLK_50    ; 2.500 ; 2.500 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[7]  ; iCLK_50    ; 3.073 ; 3.073 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[8]  ; iCLK_50    ; 2.967 ; 2.967 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[9]  ; iCLK_50    ; 3.005 ; 3.005 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[10] ; iCLK_50    ; 2.500 ; 2.500 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[11] ; iCLK_50    ; 2.949 ; 2.949 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[12] ; iCLK_50    ; 2.635 ; 2.635 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[13] ; iCLK_50    ; 2.679 ; 2.679 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; LEDG[*]     ; iCLK_50    ; 4.145 ; 4.145 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  LEDG[7]    ; iCLK_50    ; 4.145 ; 4.145 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; DAC_CLK_A   ; iCLK_50    ; 1.489 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_B   ; iCLK_50    ; 0.057 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_A   ; iCLK_50    ; 1.316 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_B   ; iCLK_50    ; 1.299 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_A   ; iCLK_50    ;       ; 1.489 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_B   ; iCLK_50    ;       ; 0.057 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_A   ; iCLK_50    ;       ; 1.316 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_B   ; iCLK_50    ;       ; 1.299 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; ADC_CLK_A   ; iCLK_50    ; 1.460 ;       ; Rise       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_B   ; iCLK_50    ; 1.460 ;       ; Rise       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_A   ; iCLK_50    ;       ; 1.460 ; Fall       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_B   ; iCLK_50    ;       ; 1.460 ; Fall       ; P0|altpll_component|pll|clk[2] ;
+-------------+------------+-------+-------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+---------------------------------+--------+-------+----------+---------+---------------------+
; Clock                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                ; 93.100 ; 0.215 ; N/A      ; N/A     ; 10.000              ;
;  P0|altpll_component|pll|clk[0] ; 93.100 ; 0.215 ; N/A      ; N/A     ; 47.873              ;
;  iCLK_50                        ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  P0|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  iCLK_50                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+------------+-------+-------+------------+--------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-------------+------------+-------+-------+------------+--------------------------------+
; ADC_DA[*]   ; iCLK_50    ; 7.854 ; 7.854 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[2]  ; iCLK_50    ; 6.779 ; 6.779 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[3]  ; iCLK_50    ; 7.021 ; 7.021 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[4]  ; iCLK_50    ; 7.361 ; 7.361 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[5]  ; iCLK_50    ; 7.453 ; 7.453 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[6]  ; iCLK_50    ; 7.458 ; 7.458 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[7]  ; iCLK_50    ; 7.241 ; 7.241 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[8]  ; iCLK_50    ; 7.291 ; 7.291 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[9]  ; iCLK_50    ; 7.220 ; 7.220 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[10] ; iCLK_50    ; 6.937 ; 6.937 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[11] ; iCLK_50    ; 7.854 ; 7.854 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[12] ; iCLK_50    ; 6.948 ; 6.948 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[13] ; iCLK_50    ; 6.933 ; 6.933 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; ADC_DB[*]   ; iCLK_50    ; 7.764 ; 7.764 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[2]  ; iCLK_50    ; 7.759 ; 7.759 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[3]  ; iCLK_50    ; 7.349 ; 7.349 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[4]  ; iCLK_50    ; 7.430 ; 7.430 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[5]  ; iCLK_50    ; 7.310 ; 7.310 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[6]  ; iCLK_50    ; 7.406 ; 7.406 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[7]  ; iCLK_50    ; 7.608 ; 7.608 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[8]  ; iCLK_50    ; 7.764 ; 7.764 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[9]  ; iCLK_50    ; 7.512 ; 7.512 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[10] ; iCLK_50    ; 7.426 ; 7.426 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[11] ; iCLK_50    ; 7.282 ; 7.282 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[12] ; iCLK_50    ; 7.025 ; 7.025 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[13] ; iCLK_50    ; 7.490 ; 7.490 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; KEY[*]      ; iCLK_50    ; 8.212 ; 8.212 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  KEY[0]     ; iCLK_50    ; 8.212 ; 8.212 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  KEY[3]     ; iCLK_50    ; 7.269 ; 7.269 ; Rise       ; P0|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-------------+------------+--------+--------+------------+--------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-------------+------------+--------+--------+------------+--------------------------------+
; ADC_DA[*]   ; iCLK_50    ; -3.631 ; -3.631 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[2]  ; iCLK_50    ; -3.719 ; -3.719 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[3]  ; iCLK_50    ; -3.702 ; -3.702 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[4]  ; iCLK_50    ; -3.867 ; -3.867 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[5]  ; iCLK_50    ; -3.920 ; -3.920 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[6]  ; iCLK_50    ; -4.008 ; -4.008 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[7]  ; iCLK_50    ; -3.917 ; -3.917 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[8]  ; iCLK_50    ; -3.801 ; -3.801 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[9]  ; iCLK_50    ; -3.894 ; -3.894 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[10] ; iCLK_50    ; -3.743 ; -3.743 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[11] ; iCLK_50    ; -3.664 ; -3.664 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[12] ; iCLK_50    ; -3.631 ; -3.631 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DA[13] ; iCLK_50    ; -3.650 ; -3.650 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; ADC_DB[*]   ; iCLK_50    ; -3.702 ; -3.702 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[2]  ; iCLK_50    ; -4.037 ; -4.037 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[3]  ; iCLK_50    ; -4.074 ; -4.074 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[4]  ; iCLK_50    ; -3.917 ; -3.917 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[5]  ; iCLK_50    ; -3.938 ; -3.938 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[6]  ; iCLK_50    ; -3.839 ; -3.839 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[7]  ; iCLK_50    ; -4.008 ; -4.008 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[8]  ; iCLK_50    ; -4.024 ; -4.024 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[9]  ; iCLK_50    ; -3.942 ; -3.942 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[10] ; iCLK_50    ; -3.859 ; -3.859 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[11] ; iCLK_50    ; -3.969 ; -3.969 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[12] ; iCLK_50    ; -3.702 ; -3.702 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  ADC_DB[13] ; iCLK_50    ; -3.789 ; -3.789 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; KEY[*]      ; iCLK_50    ; -4.026 ; -4.026 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  KEY[0]     ; iCLK_50    ; -4.316 ; -4.316 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  KEY[3]     ; iCLK_50    ; -4.026 ; -4.026 ; Rise       ; P0|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------+


+------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                    ;
+-------------+------------+--------+--------+------------+--------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-------------+------------+--------+--------+------------+--------------------------------+
; DAC_DA[*]   ; iCLK_50    ; 10.287 ; 10.287 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[0]  ; iCLK_50    ; 9.074  ; 9.074  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[1]  ; iCLK_50    ; 9.743  ; 9.743  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[2]  ; iCLK_50    ; 8.325  ; 8.325  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[3]  ; iCLK_50    ; 8.801  ; 8.801  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[4]  ; iCLK_50    ; 9.119  ; 9.119  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[5]  ; iCLK_50    ; 9.779  ; 9.779  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[6]  ; iCLK_50    ; 10.018 ; 10.018 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[7]  ; iCLK_50    ; 10.105 ; 10.105 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[8]  ; iCLK_50    ; 10.287 ; 10.287 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[9]  ; iCLK_50    ; 10.254 ; 10.254 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[10] ; iCLK_50    ; 10.013 ; 10.013 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[11] ; iCLK_50    ; 9.574  ; 9.574  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[12] ; iCLK_50    ; 10.154 ; 10.154 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[13] ; iCLK_50    ; 10.105 ; 10.105 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; DAC_DB[*]   ; iCLK_50    ; 9.770  ; 9.770  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[0]  ; iCLK_50    ; 9.126  ; 9.126  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[1]  ; iCLK_50    ; 8.205  ; 8.205  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[2]  ; iCLK_50    ; 8.809  ; 8.809  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[3]  ; iCLK_50    ; 8.957  ; 8.957  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[4]  ; iCLK_50    ; 8.711  ; 8.711  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[5]  ; iCLK_50    ; 9.524  ; 9.524  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[6]  ; iCLK_50    ; 8.021  ; 8.021  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[7]  ; iCLK_50    ; 9.651  ; 9.651  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[8]  ; iCLK_50    ; 9.182  ; 9.182  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[9]  ; iCLK_50    ; 9.770  ; 9.770  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[10] ; iCLK_50    ; 8.592  ; 8.592  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[11] ; iCLK_50    ; 9.447  ; 9.447  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[12] ; iCLK_50    ; 8.611  ; 8.611  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[13] ; iCLK_50    ; 8.671  ; 8.671  ; Rise       ; P0|altpll_component|pll|clk[0] ;
; LEDG[*]     ; iCLK_50    ; 8.109  ; 8.109  ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  LEDG[7]    ; iCLK_50    ; 8.109  ; 8.109  ; Rise       ; P0|altpll_component|pll|clk[0] ;
; DAC_CLK_A   ; iCLK_50    ; 2.796  ;        ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_B   ; iCLK_50    ; 0.638  ;        ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_A   ; iCLK_50    ; 2.580  ;        ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_B   ; iCLK_50    ; 2.565  ;        ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_A   ; iCLK_50    ;        ; 2.796  ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_B   ; iCLK_50    ;        ; 0.638  ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_A   ; iCLK_50    ;        ; 2.580  ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_B   ; iCLK_50    ;        ; 2.565  ; Fall       ; P0|altpll_component|pll|clk[1] ;
; ADC_CLK_A   ; iCLK_50    ; 2.766  ;        ; Rise       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_B   ; iCLK_50    ; 2.766  ;        ; Rise       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_A   ; iCLK_50    ;        ; 2.766  ; Fall       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_B   ; iCLK_50    ;        ; 2.766  ; Fall       ; P0|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-------------+------------+-------+-------+------------+--------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-------------+------------+-------+-------+------------+--------------------------------+
; DAC_DA[*]   ; iCLK_50    ; 2.645 ; 2.645 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[0]  ; iCLK_50    ; 2.819 ; 2.819 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[1]  ; iCLK_50    ; 3.113 ; 3.113 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[2]  ; iCLK_50    ; 2.645 ; 2.645 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[3]  ; iCLK_50    ; 2.739 ; 2.739 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[4]  ; iCLK_50    ; 2.806 ; 2.806 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[5]  ; iCLK_50    ; 2.974 ; 2.974 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[6]  ; iCLK_50    ; 3.144 ; 3.144 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[7]  ; iCLK_50    ; 3.183 ; 3.183 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[8]  ; iCLK_50    ; 3.375 ; 3.375 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[9]  ; iCLK_50    ; 3.328 ; 3.328 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[10] ; iCLK_50    ; 3.384 ; 3.384 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[11] ; iCLK_50    ; 3.200 ; 3.200 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[12] ; iCLK_50    ; 3.343 ; 3.343 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DA[13] ; iCLK_50    ; 3.422 ; 3.422 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; DAC_DB[*]   ; iCLK_50    ; 2.500 ; 2.500 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[0]  ; iCLK_50    ; 2.953 ; 2.953 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[1]  ; iCLK_50    ; 2.548 ; 2.548 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[2]  ; iCLK_50    ; 2.722 ; 2.722 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[3]  ; iCLK_50    ; 2.683 ; 2.683 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[4]  ; iCLK_50    ; 2.647 ; 2.647 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[5]  ; iCLK_50    ; 3.012 ; 3.012 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[6]  ; iCLK_50    ; 2.500 ; 2.500 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[7]  ; iCLK_50    ; 3.073 ; 3.073 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[8]  ; iCLK_50    ; 2.967 ; 2.967 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[9]  ; iCLK_50    ; 3.005 ; 3.005 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[10] ; iCLK_50    ; 2.500 ; 2.500 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[11] ; iCLK_50    ; 2.949 ; 2.949 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[12] ; iCLK_50    ; 2.635 ; 2.635 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  DAC_DB[13] ; iCLK_50    ; 2.679 ; 2.679 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; LEDG[*]     ; iCLK_50    ; 4.145 ; 4.145 ; Rise       ; P0|altpll_component|pll|clk[0] ;
;  LEDG[7]    ; iCLK_50    ; 4.145 ; 4.145 ; Rise       ; P0|altpll_component|pll|clk[0] ;
; DAC_CLK_A   ; iCLK_50    ; 1.489 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_B   ; iCLK_50    ; 0.057 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_A   ; iCLK_50    ; 1.316 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_B   ; iCLK_50    ; 1.299 ;       ; Rise       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_A   ; iCLK_50    ;       ; 1.489 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_CLK_B   ; iCLK_50    ;       ; 0.057 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_A   ; iCLK_50    ;       ; 1.316 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; DAC_WRT_B   ; iCLK_50    ;       ; 1.299 ; Fall       ; P0|altpll_component|pll|clk[1] ;
; ADC_CLK_A   ; iCLK_50    ; 1.460 ;       ; Rise       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_B   ; iCLK_50    ; 1.460 ;       ; Rise       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_A   ; iCLK_50    ;       ; 1.460 ; Fall       ; P0|altpll_component|pll|clk[2] ;
; ADC_CLK_B   ; iCLK_50    ;       ; 1.460 ; Fall       ; P0|altpll_component|pll|clk[2] ;
+-------------+------------+-------+-------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 37069    ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; P0|altpll_component|pll|clk[0] ; P0|altpll_component|pll|clk[0] ; 37069    ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 332   ; 332  ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 595   ; 595  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 27 14:45:37 2014
Info: Command: quartus_sta electraudio_modem -c electraudio_modem
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE2_70_ADDA_GPIO" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_70_ADDA_GPIO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_70_ADDA_GPIO -section_id Top was ignored
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'electraudio_modem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {P0|altpll_component|pll|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {P0|altpll_component|pll|clk[0]} {P0|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {P0|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {P0|altpll_component|pll|clk[1]} {P0|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {P0|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {P0|altpll_component|pll|clk[2]} {P0|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 93.100
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    93.100         0.000 P0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 P0|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    47.873         0.000 P0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 96.260
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    96.260         0.000 P0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 P0|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    47.873         0.000 P0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 527 megabytes
    Info: Processing ended: Thu Feb 27 14:45:40 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


