# ALU on Basys3 (Artix-7)

## Overview

This project is a project on the Basys 3 FPGA board.

---

## Features

* **Incredible** feature
* **Yep**, another one

---

## Hardware Mapping (**Basys3**)

* **Clock**: 100 MHz onboard oscillator (`i_clk`).

---

## Usage Instructions


1. **Prepare the project in Vivado**:

   * 
   *

2. **Build the bitstream**:

   * Run **Synthesis** → **Implementation** → **Generate Bitstream**.

3. **Program the board**:

   * Connect the Basys3 via USB and power it on.
   * Open **Hardware Manager** in Vivado, connect to the board, and program with the generated `.bit` file.

4. **Test the design**:

   *
   *

---

## Example Walkthrough

1. 
2.

---

## Project Structure

```Python
ComputerArchitecture/UART
├── UART.srcs
```

---

## Notes
