# compile vhdl design source files
vhdl xbip_utils_v3_0_10  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl c_reg_fd_v12_0_6  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_6  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_6  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_addsub_v3_0_6  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_14  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/c_addsub_0/sim/c_addsub_0.vhd" \

vhdl xbip_bram18k_v3_0_6  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_18  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/multiply_18bit/sim/multiply_18bit.vhd" \

# Do not sort compile order
nosort
