<div id="pf296" class="pf w0 h0" data-page-no="296"><div class="pc pc296 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg296.png"/><div class="t m0 xdc h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">SPI0_C1 field descriptions (continued)</div><div class="t m0 x12c h10 y1fd1 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x83 h7 y21b7 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Interrupts from SPRF and MODF are inhibited—use polling</div><div class="t m0 x83 h7 y21b8 ff2 fs4 fc0 sc0 ls1f4">1<span class="ls0 ws0 v18">Request a hardware interrupt when SPRF or MODF is 1</span></div><div class="t m0 x97 h7 y3a6b ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x12c h7 y3a6c ff2 fs4 fc0 sc0 ls0">SPE</div><div class="t m0 x83 h7 y3a6b ff2 fs4 fc0 sc0 ls0 ws0">SPI system enable</div><div class="t m0 x83 h7 y3a6d ff2 fs4 fc0 sc0 ls0 ws0">This bit enables the SPI system and dedicates the SPI port pins to SPI system functions. If SPE is</div><div class="t m0 x83 h7 y3a6e ff2 fs4 fc0 sc0 ls0 ws0">cleared, the SPI is disabled and forced into an idle state, and all status bits in the S register are reset.</div><div class="t m0 x83 h7 y3a6f ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>SPI system inactive</div><div class="t m0 x83 h7 y3a70 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>SPI system enabled</div><div class="t m0 x97 h7 y2632 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x34 h7 y3a71 ff2 fs4 fc0 sc0 ls0">SPTIE</div><div class="t m0 x83 h7 y2632 ff2 fs4 fc0 sc0 ls0 ws0">SPI transmit interrupt enable</div><div class="t m0 x83 h7 y3a72 ff2 fs4 fc0 sc0 ls0 ws0">This is the interrupt enable bit for SPI transmit buffer empty (SPTEF). An interrupt occurs when the SPI</div><div class="t m0 x83 h7 y3a73 ff2 fs4 fc0 sc0 ls0 ws0">transmit buffer is empty (SPTEF is set).</div><div class="t m0 x83 h7 y3a74 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Interrupts from SPTEF inhibited (use polling)</div><div class="t m0 x83 h7 y3a75 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>When SPTEF is 1, hardware interrupt requested</div><div class="t m0 x97 h7 y3a76 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x95 h7 y3a77 ff2 fs4 fc0 sc0 ls0">MSTR</div><div class="t m0 x83 h7 y3a76 ff2 fs4 fc0 sc0 ls0 ws0">Master/slave mode select</div><div class="t m0 x83 h7 y3a78 ff2 fs4 fc0 sc0 ls0 ws0">This bit selects master or slave mode operation.</div><div class="t m0 x83 h7 y3a79 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>SPI module configured as a slave SPI device</div><div class="t m0 x83 h7 y3a7a ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>SPI module configured as a master SPI device</div><div class="t m0 x97 h7 y30ca ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x95 h7 y30cb ff2 fs4 fc0 sc0 ls0">CPOL</div><div class="t m0 x83 h7 y30ca ff2 fs4 fc0 sc0 ls0 ws0">Clock polarity</div><div class="t m0 x83 h7 y3a7b ff2 fs4 fc0 sc0 ls0 ws0">This bit selects an inverted or non-inverted SPI clock. To transmit data between SPI modules, the SPI</div><div class="t m0 x83 h7 y3a7c ff2 fs4 fc0 sc0 ls0 ws0">modules must have identical CPOL values.</div><div class="t m0 x83 h7 y2007 ff2 fs4 fc0 sc0 ls0 ws0">This bit effectively places an inverter in series with the clock signal either from a master SPI device or to a</div><div class="t m0 x83 h7 y2008 ff2 fs4 fc0 sc0 ls0 ws0">slave SPI device. Refer to the description of “SPI Clock Formats” for details.</div><div class="t m0 x83 h7 y3a7d ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Active-high SPI clock (idles low)</div><div class="t m0 x83 h7 y3a7e ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Active-low SPI clock (idles high)</div><div class="t m0 x97 h7 y3a7f ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x95 h7 y200d ff2 fs4 fc0 sc0 ls0">CPHA</div><div class="t m0 x83 h7 y3a7f ff2 fs4 fc0 sc0 ls0 ws0">Clock phase</div><div class="t m0 x83 h7 y3a80 ff2 fs4 fc0 sc0 ls0 ws0">This bit selects one of two clock formats for different kinds of synchronous serial peripheral devices. Refer</div><div class="t m0 x83 h7 y3a81 ff2 fs4 fc0 sc0 ls0 ws0">to the description of “SPI Clock Formats” for details.</div><div class="t m0 x83 h7 y3a82 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>First edge on SPSCK occurs at the middle of the first cycle of a data transfer</div><div class="t m0 x83 h7 y3a83 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>First edge on SPSCK occurs at the start of the first cycle of a data transfer</div><div class="t m0 x97 h7 y3a84 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x95 h7 y3a85 ff2 fs4 fc0 sc0 ls0">SSOE</div><div class="t m0 x83 h7 y3a84 ff2 fs4 fc0 sc0 ls0 ws0">Slave select output enable</div><div class="t m0 x83 h7 y3a86 ff2 fs4 fc0 sc0 ls0 ws0">This bit is used in combination with the mode fault enable (MODFEN) bit in the C2 register and the master/</div><div class="t m0 x83 h7 y3a87 ff2 fs4 fc0 sc0 ls0 ws0">slave (MSTR) control bit to determine the function of the SS pin.</div><div class="t m0 x83 h7 y3a88 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode,</div><div class="t m0 x5 h7 y3a89 ff2 fs4 fc0 sc0 ls0 ws0">SS pin function is slave select input.</div><div class="t m0 x5 h7 y3a8a ff2 fs4 fc0 sc0 ls0 ws0">When MODFEN is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS</div><div class="t m0 x5 h7 y3a8b ff2 fs4 fc0 sc0 ls0 ws0">pin function is slave select input.</div><div class="t m0 x83 h7 y3a8c ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode,</div><div class="t m0 x5 h7 y3a8d ff2 fs4 fc0 sc0 ls0 ws0">SS pin function is slave select input.</div><div class="t m0 x5 h7 y3a8e ff2 fs4 fc0 sc0 ls0 ws0">When MODFEN is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin</div><div class="t m0 x5 h7 y3a8f ff2 fs4 fc0 sc0 ls0 ws0">function is slave select input.</div><div class="t m0 x1b h7 y3a90 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map and Register Descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">662<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
