set_min_delay 10 -rise -from adder1 -rise_from core_clock -fall_from [get_ports clk1] -rise_through [get_ports {clk0}] -fall_through adder1 -to adder1 -rise_to [get_ports clk*] -ignore_clock_latency -probe -reset_path
