<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 2.1.00.02.49.20 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  isp_lab14
Project Path         :  D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab14
Project Fitted on    :  Mon May 29 16:22:36 2023

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -7.5
Part Number          :  LC4256V-75T144I
Source Format        :  Schematic_Verilog_HDL


<font color=green size=4><span class=blink><strong><B>Project 'isp_lab14' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.06 secs
Partition Time                  0.03 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                3
Total Logic Functions           57
  Total Output Pins             6
  Total Bidir I/O Pins          0
  Total Buried Nodes            51
Total Flip-Flops                33
  Total D Flip-Flops            19
  Total T Flip-Flops            14
  Total Latches                 0
Total Product Terms             446

Total Reserved Pins             0
Total Locked Pins               8
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      2
Total Unique Resets             0
Total Unique Presets            0

Fmax Logic Levels               2


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        1      1    -->    50
I/O Pins                           94        7     87    -->     7
Logic Functions                   256       57    199    -->    22
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      283    293    -->    49
Logical Product Terms            1280      406    874    -->    31
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256       57    199    -->    22

Control Product Terms:
  GLB Clock/Clock Enables          16        6     10    -->    37
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        0    256    -->     0
  Macrocell Clock Enables         256        3    253    -->     1
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        0    256    -->     0
  Macrocell Presets               256        0    256    -->     0

Global Routing Pool               356       53    303    -->    14
  GRP from IFB                     ..        2     ..    -->    ..
    (from input signals)           ..        2     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       51     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A     12     0    12      0/6      0    2      0             14       19        5
  GLB    B      2    15    17      1/6      0    4      1             11       37        9
  GLB    C     13    10    23      2/6      0    6      0             10       26        9
  GLB    D      8    17    25      3/6      0    3      1             12       27        6
-------------------------------------------------------------------------------------------
  GLB    E     10     7    17      0/6      0    2      0             14       21        5
  GLB    F      7    10    17      0/6      0    3      0             13       27        6
  GLB    G      0    17    17      0/6      0    4      1             11       25        6
  GLB    H      9     8    17      0/6      0    2      0             14       22        5
-------------------------------------------------------------------------------------------
  GLB    I      4    11    15      0/6      0    5      0             11       21        6
  GLB    J      1    19    20      1/6      0    4      0             12       31        8
  GLB    K     10     7    17      0/6      0    4      0             12       23        7
  GLB    L      8     7    15      0/6      0    3      0             13       20        5
-------------------------------------------------------------------------------------------
  GLB    M      1    15    16      0/6      0    2      0             14       25        5
  GLB    N      8     8    16      0/6      0    3      0             13       17        5
  GLB    O      7    10    17      0/6      0    4      0             12       27        7
  GLB    P      6    16    22      0/6      0    6      3              7       38       10
-------------------------------------------------------------------------------------------
TOTALS:       106   177   283      7/96     0   57      6            193      406      104

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   1      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   1      0         0      0      0      0      0
  GLB    F   1      0         0      1      0      0      0
  GLB    G   1      0         0      1      0      0      0
  GLB    H   1      0         0      1      0      0      0
------------------------------------------------------------------------------
  GLB    I   0      0         0      0      0      0      0
  GLB    J   0      0         0      0      0      0      0
  GLB    K   0      0         0      0      0      0      0
  GLB    L   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   0      0         0      0      0      0      0
  GLB    N   0      0         0      0      0      0      0
  GLB    O   1      0         0      0      0      0      0
  GLB    P   0      0         0      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
</B>---------------------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |
2     | TDI   |   -  |    |        |                 |       |
3     |VCCIO0 |   -  |    |        |                 |       |
4     |  I_O  |   0  |C12 |        |                 |       |
5     |  I_O  |   0  |C10 |        |                 |       |
6     |  I_O  |   0  |C8  |    *   |LVCMOS18         | Output|<A href=#13>vsync</A>
7     |  I_O  |   0  |C6  |        |                 |       |
8     |  I_O  |   0  |C4  |    *   |LVCMOS18         | Output|<A href=#11>hsync</A>
9     |  I_O  |   0  |C2  |        |                 |       |
10    |GNDIO0 |   -  |    |        |                 |       |
11    |  I_O  |   0  |D14 |    *   |LVCMOS18         | Output|<A href=#6>vga_d_2_</A>
12    |  I_O  |   0  |D12 |        |                 |       |
13    |  I_O  |   0  |D10 |    *   |LVCMOS18         | Output|<A href=#10>vga_d_1_</A>
14    |  I_O  |   0  |D8  |        |                 |       |
15    |  I_O  |   0  |D6  |    *   |LVCMOS18         | Output|<A href=#12>vga_d_0_</A>
16    |  I_O  |   0  |D4  |        |                 |       |
17    | IN0   |   0  |    |        |                 |       |
18    | NC    |   -  |    |        |                 |       |
19    |VCCIO0 |   -  |    |        |                 |       |
20    | IN1   |   0  |    |        |                 |       |
21    |  I_O  |   0  |E2  |        |                 |       |
22    |  I_O  |   0  |E4  |        |                 |       |
23    |  I_O  |   0  |E6  |        |                 |       |
24    |  I_O  |   0  |E8  |        |                 |       |
25    |  I_O  |   0  |E10 |        |                 |       |
26    |  I_O  |   0  |E12 |        |                 |       |
27    |GNDIO0 |   -  |    |        |                 |       |
28    |  I_O  |   0  |F2  |        |                 |       |
29    |  I_O  |   0  |F4  |        |                 |       |
30    |  I_O  |   0  |F6  |        |                 |       |
31    |  I_O  |   0  |F8  |        |                 |       |
32    |  I_O  |   0  |F10 |        |                 |       |
33    |  I_O  |   0  |F12 |        |                 |       |
34    |VCCIO0 |   -  |    |        |                 |       |
35    | TCK   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    | IN2   |   0  |    |        |                 |       |
39    |  I_O  |   0  |G12 |        |                 |       |
40    |  I_O  |   0  |G10 |        |                 |       |
41    |  I_O  |   0  |G8  |        |                 |       |
42    |  I_O  |   0  |G6  |        |                 |       |
43    |  I_O  |   0  |G4  |        |                 |       |
44    |  I_O  |   0  |G2  |        |                 |       |
45    | IN3   |   0  |    |        |                 |       |
46    |GNDIO0 |   -  |    |        |                 |       |
47    |VCCIO0 |   -  |    |        |                 |       |
48    |  I_O  |   0  |H12 |        |                 |       |
49    |  I_O  |   0  |H10 |        |                 |       |
50    |  I_O  |   0  |H8  |        |                 |       |
51    |  I_O  |   0  |H6  |        |                 |       |
52    |  I_O  |   0  |H4  |        |                 |       |
53    |  I_O  |   0  |H2  |        |                 |       |
54    |INCLK1 |   0  |    |        |                 |       |
55    |GNDIO1 |   -  |    |        |                 |       |
56    |INCLK2 |   1  |    |        |                 |       |
57    | VCC   |   -  |    |        |                 |       |
58    |  I_O  |   1  |I2  |        |                 |       |
59    |  I_O  |   1  |I4  |        |                 |       |
60    |  I_O  |   1  |I6  |        |                 |       |
61    |  I_O  |   1  |I8  |        |                 |       |
62    |  I_O  |   1  |I10 |        |                 |       |
63    |  I_O  |   1  |I12 |        |                 |       |
64    |VCCIO1 |   -  |    |        |                 |       |
65    |GNDIO1 |   -  |    |        |                 |       |
66    |  I_O  |   1  |J2  |        |                 |       |
67    |  I_O  |   1  |J4  |        |                 |       |
68    |  I_O  |   1  |J6  |    *   |LVCMOS18         | Input |<A href=#7>reset_n</A>
69    |  I_O  |   1  |J8  |        |                 |       |
70    |  I_O  |   1  |J10 |        |                 |       |
71    |  I_O  |   1  |J12 |        |                 |       |
72    | IN4   |   0  |    |        |                 |       |
73    | GND   |   -  |    |        |                 |       |
74    | TMS   |   -  |    |        |                 |       |
75    |VCCIO1 |   -  |    |        |                 |       |
76    |  I_O  |   1  |K12 |        |                 |       |
77    |  I_O  |   1  |K10 |        |                 |       |
78    |  I_O  |   1  |K8  |        |                 |       |
79    |  I_O  |   1  |K6  |        |                 |       |
80    |  I_O  |   1  |K4  |        |                 |       |
81    |  I_O  |   1  |K2  |        |                 |       |
82    |GNDIO1 |   -  |    |        |                 |       |
83    |  I_O  |   1  |L14 |        |                 |       |
84    |  I_O  |   1  |L12 |        |                 |       |
85    |  I_O  |   1  |L10 |        |                 |       |
86    |  I_O  |   1  |L8  |        |                 |       |
87    |  I_O  |   1  |L6  |        |                 |       |
88    |  I_O  |   1  |L4  |        |                 |       |
89    | IN5   |   1  |    |        |                 |       |
90    | NC    |   -  |    |        |                 |       |
91    |VCCIO1 |   -  |    |        |                 |       |
92    | IN6   |   1  |    |        |                 |       |
93    |  I_O  |   1  |M2  |        |                 |       |
94    |  I_O  |   1  |M4  |        |                 |       |
95    |  I_O  |   1  |M6  |        |                 |       |
96    |  I_O  |   1  |M8  |        |                 |       |
97    |  I_O  |   1  |M10 |        |                 |       |
98    |  I_O  |   1  |M12 |        |                 |       |
99    |GNDIO1 |   -  |    |        |                 |       |
100   |  I_O  |   1  |N2  |        |                 |       |
101   |  I_O  |   1  |N4  |        |                 |       |
102   |  I_O  |   1  |N6  |        |                 |       |
103   |  I_O  |   1  |N8  |        |                 |       |
104   |  I_O  |   1  |N10 |        |                 |       |
105   |  I_O  |   1  |N12 |        |                 |       |
106   |VCCIO1 |   -  |    |        |                 |       |
107   | TDO   |   -  |    |        |                 |       |
108   | VCC   |   -  |    |        |                 |       |
109   | GND   |   -  |    |        |                 |       |
110   | IN7   |   1  |    |        |                 |       |
111   |  I_O  |   1  |O12 |        |                 |       |
112   |  I_O  |   1  |O10 |        |                 |       |
113   |  I_O  |   1  |O8  |        |                 |       |
114   |  I_O  |   1  |O6  |        |                 |       |
115   |  I_O  |   1  |O4  |        |                 |       |
116   |  I_O  |   1  |O2  |        |                 |       |
117   | IN8   |   1  |    |        |                 |       |
118   |GNDIO1 |   -  |    |        |                 |       |
119   |VCCIO1 |   -  |    |        |                 |       |
120   |  I_O  |   1  |P12 |        |                 |       |
121   |  I_O  |   1  |P10 |        |                 |       |
122   |  I_O  |   1  |P8  |        |                 |       |
123   |  I_O  |   1  |P6  |        |                 |       |
124   |  I_O  |   1  |P4  |        |                 |       |
125   | I_O/OE|   1  |P2  |        |LVCMOS18         | Output|<A href=#14>EndFrame</A>
126   |INCLK3 |   1  |    |        |                 |       |
127   |GNDIO0 |   -  |    |        |                 |       |
128   |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |<A href=#8>sys_clk</A>
129   | VCC   |   -  |    |        |                 |       |
130   | I_O/OE|   0  |A2  |        |                 |       |
131   |  I_O  |   0  |A4  |        |                 |       |
132   |  I_O  |   0  |A6  |        |                 |       |
133   |  I_O  |   0  |A8  |        |                 |       |
134   |  I_O  |   0  |A10 |        |                 |       |
135   |  I_O  |   0  |A12 |        |                 |       |
136   |VCCIO0 |   -  |    |        |                 |       |
137   |GNDIO0 |   -  |    |        |                 |       |
138   |  I_O  |   0  |B2  |        |                 |       |
139   |  I_O  |   0  |B4  |        |                 |       |
140   |  I_O  |   0  |B6  |        |                 |       |
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         | Input |<A href=#9>orient</A>
142   |  I_O  |   0  |B10 |        |                 |       |
143   |  I_O  |   0  |B12 |        |                 |       |
144   | IN9   |   0  |    |        |                 |       |
---------------------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
</B>--------------------------------------------------
 141   B  I/O   2  --CD------------      Up <A name=9>orient</A>
  68   J  I/O   14 ABC-EFGHIJKLM-OP      Up <A name=7>reset_n</A>
 128  -- INCLK     ----------------      Up <A name=8>sys_clk</A>
--------------------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>---------------------------------------------------------------------------------
 125   P  5  -   1  1 COM                   ----------------  Fast     Up <A href=#14>EndFrame</A>
   8   C  2  -   1  1 COM                   ----------------  Fast     Up <A href=#11>hsync</A>
  15   D 24  2  13  3 COM                   ----------------  Fast     Up <A href=#12>vga_d_0_</A>
  13   D 17  1   9  2 COM                   ----------------  Fast     Up <A href=#10>vga_d_1_</A>
  11   D 11  1   5  1 COM                   ----------------  Fast     Up <A href=#6>vga_d_2_</A>
   6   C  2  -   1  1 COM                   ----------------  Fast     Up <A href=#13>vsync</A>
---------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
</B>---------------------------------------------------------------------------------------
12   P  4  -   1  1 COM              1  ---D------------  <A href=#59>nblank</A>
 9   J 20  2  19  4 TFF      R       4  --C------J---N-P  <A href=#38>vga_ctrl_FrameScan_q2_1_0_</A>
 7   P 18  2   8  2 DFF      R       4  --C------J---N-P  <A href=#39>vga_ctrl_FrameScan_q2_1_1_</A>
 3   K  2  1   2  1 DFF      R       7  -B------IJKLMN--  <A href=#54>vga_ctrl_HCounter_cnt_4_</A>
 6   K  2  1   1  1 DFF      R       7  -B------IJKLMN--  <A href=#55>vga_ctrl_HCounter_cnt_6_</A>
 9   P  2  1   1  1 DFF      R       7  -B------IJKLMN--  <A href=#57>vga_ctrl_HCounter_cnt_7_</A>
 6   J  2  1   1  1 DFF      R       7  -B------IJKLMN--  <A href=#58>vga_ctrl_HCounter_cnt_8_</A>
 6   B  2  1   1  1 DFF      R       8  AB------IJKLMN--  <A href=#15>vga_ctrl_HCounter_hcnt_0_</A>
 3   A  3  1   2  1 DFF      R       8  AB------IJKLMN--  <A href=#16>vga_ctrl_HCounter_hcnt_1_</A>
 3   I  4  1   3  1 DFF      R       7  -B------IJKLMN--  <A href=#17>vga_ctrl_HCounter_hcnt_2_</A>
 1   K  5  1   4  1 DFF      R       7  -B------IJKLMN--  <A href=#18>vga_ctrl_HCounter_hcnt_3_</A>
 2   L 15  1  13  3 DFF      R       8  -B-D----IJKLMN--  <A href=#19>vga_ctrl_HCounter_hcnt_4_</A>
 6   M 15  1  10  2 TFF      R       8  -B-D----IJKLMN--  <A href=#20>vga_ctrl_HCounter_hcnt_5_</A>
 1   B 15  1  10  2 TFF      R       8  -B-D----IJKLMN--  <A href=#21>vga_ctrl_HCounter_hcnt_6_</A>
 1   I 15  1  10  2 TFF      R       8  -B-D----IJKLMN--  <A href=#22>vga_ctrl_HCounter_hcnt_7_</A>
 1   J 15  1  10  2 TFF      R       8  -B-D----IJKLMN--  <A href=#23>vga_ctrl_HCounter_hcnt_8_</A>
 3   B 15  1  10  2 TFF      R       8  -B-D----IJKLMN--  <A href=#24>vga_ctrl_HCounter_hcnt_9_</A>
 2   M 16  1  15  3 TFF      R       6  -BC------JK-M--P  <A href=#35>vga_ctrl_LineScan_q1_1_0_</A>
12   B 17  1  16  4 TFF      R       5  -BC------JK----P  <A href=#36>vga_ctrl_LineScan_q1_1_1_</A>
 8   P  2  1   1  1 DFF      R       8  A-C-EFGH------OP  <A href=#44>vga_ctrl_VCounter_cnt_0_</A>
 3   C  2  1   1  1 DFF      R       8  A-C-EFGH------OP  <A href=#45>vga_ctrl_VCounter_cnt_1_</A>
 3   J  2  1   1  1 DFF      R       8  A-C-EFGH------OP  <A href=#46>vga_ctrl_VCounter_cnt_2_</A>
 7   C  2  1   1  1 DFF      R       8  A-C-EFGH------OP  <A href=#47>vga_ctrl_VCounter_cnt_3_</A>
10   N  2  1   2  1 DFF      R       8  A-C-EFGH------OP  <A href=#49>vga_ctrl_VCounter_cnt_4_</A>
 1   G 17  1  14  3 DFF      R *     8  A-C-EFGH------OP  <A href=#25>vga_ctrl_VCounter_vcnt_0_</A>
 9   O 17  1  19  4 DFF      R *     8  A-C-EFGH------OP  <A href=#26>vga_ctrl_VCounter_vcnt_1_</A>
10   F 17  1  20  4 DFF      R *     8  A-C-EFGH------OP  <A href=#27>vga_ctrl_VCounter_vcnt_2_</A>
 3   G 17  1   6  2 DFF      R *     7  --C-EFGH------OP  <A href=#28>vga_ctrl_VCounter_vcnt_3_</A>
12   C 17  1  18  4 TFF      R *     8  A-C-EFGH------OP  <A href=#29>vga_ctrl_VCounter_vcnt_4_</A>
 3   H  8  1   3  1 TFF      R *     7  --C-EFGH------OP  <A href=#30>vga_ctrl_VCounter_vcnt_5_</A>
 9   E 17  1  19  4 TFF      R *     8  --CDEFGH------OP  <A href=#31>vga_ctrl_VCounter_vcnt_6_</A>
 5   F 10  1   3  1 TFF      R *     8  --CDEFGH------OP  <A href=#32>vga_ctrl_VCounter_vcnt_7_</A>
 6   G 11  1   3  1 TFF      R *     8  --CDEFGH------OP  <A href=#33>vga_ctrl_VCounter_vcnt_8_</A>
 9   H 17  1  19  4 TFF      R *     8  --CDEFGH------OP  <A href=#34>vga_ctrl_VCounter_vcnt_9_</A>
 2   N 14  -  12  3 COM              1  ---------------P  <A href=#37>vga_ctrl_co1_n</A>
12   A  9  -  17  4 COM              1  ---------------P  <A href=#64>vga_ctrl_vcounter_un7_co2_11_n</A>
 5   P 15  -  26  6 COM              1  ---------J------  <A href=#43>vga_ctrl_vcounter_un7_co2_n</A>
12   K 17  -  16  4 COM              6  --C-EFGH------O-  <A href=#50>vga_ctrl_vcounter_vcnte_n</A>
 3   O  6  -   3  1 COM              1  ---D------------  <A href=#60>vga_data_n_134_n</A>
10   G  6  -   2  1 COM              2  --CD------------  <A href=#65>vga_data_n_174_0_1_n</A>
 1   C 10  -   4  1 COM              1  ---D------------  <A href=#62>vga_data_n_18_n</A>
 3   E  7  -   2  1 COM              1  ---D------------  <A href=#48>vga_data_n_246_0_n</A>
 6   O  5  -   1  1 COM              1  ---D------------  <A href=#61>vga_data_n_280_n</A>
10   L  5  -   3  1 COM              1  ---D------------  <A href=#52>vga_data_n_357_0_n</A>
 7   I  5  -   3  1 COM              1  ---D------------  <A href=#53>vga_data_n_396_0_n</A>
 5   L  7  -   4  1 COM              1  ---D------------  <A href=#40>vga_data_n_435_0_n</A>
11   I  3  -   2  1 COM              1  ---D------------  <A href=#63>vga_data_n_539_n</A>
 2   F  7  -   4  1 COM              1  ---D------------  <A href=#56>vga_data_n_98_0_n</A>
 5   I  8  -   3  1 COM              1  ---D------------  <A href=#41>vga_data_un1_hcnt_4_n</A>
 5   N  8  -   3  1 COM              1  ---D------------  <A href=#42>vga_data_un1_hcnt_6_i_n</A>
 1   O 10  -   4  1 COM              1  ---D------------  <A href=#51>vga_data_un1_vcnt_5_i_n</A>
---------------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>
<A name=14>EndFrame</A> = <A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A> & <A href=#36>vga_ctrl_LineScan_q1_1_1_.Q</A>
       & <A href=#37>vga_ctrl_co1_n</A> & <A href=#38>vga_ctrl_FrameScan_q2_1_0_.Q</A>
       & <A href=#39>vga_ctrl_FrameScan_q2_1_1_.Q</A> ; (1 pterm, 5 signals)

<A name=11>hsync</A> = !( !<A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A> & !<A href=#36>vga_ctrl_LineScan_q1_1_1_.Q</A> ) ; (1 pterm, 2 signals)

<A name=59>nblank</A> = !<A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A> & <A href=#36>vga_ctrl_LineScan_q1_1_1_.Q</A>
       & !<A href=#38>vga_ctrl_FrameScan_q2_1_0_.Q</A> & <A href=#39>vga_ctrl_FrameScan_q2_1_1_.Q</A> ; (1 pterm, 4 signals)

<A name=38>vga_ctrl_FrameScan_q2_1_0_.T</A> = !( <A href=#7>reset_n</A> & <A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A>
       & !<A href=#58>vga_ctrl_HCounter_cnt_8_.Q</A>
    # reset_n & !<A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A> & vga_ctrl_HCounter_cnt_8_.Q
    # reset_n & vga_ctrl_HCounter_hcnt_8_.Q & !vga_ctrl_HCounter_hcnt_9_.Q
    # reset_n & <A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A> & !<A href=#57>vga_ctrl_HCounter_cnt_7_.Q</A>
    # reset_n & !vga_ctrl_HCounter_hcnt_7_.Q & vga_ctrl_HCounter_cnt_7_.Q
    # reset_n & <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A> & !<A href=#55>vga_ctrl_HCounter_cnt_6_.Q</A>
    # reset_n & !vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_cnt_6_.Q
    # reset_n & !<A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A> & !<A href=#54>vga_ctrl_HCounter_cnt_4_.Q</A>
    # reset_n & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_cnt_4_.Q
    # reset_n & !<A href=#39>vga_ctrl_FrameScan_q2_1_1_.Q</A> & !<A href=#43>vga_ctrl_vcounter_un7_co2_n</A>
    # !reset_n & !<A href=#38>vga_ctrl_FrameScan_q2_1_0_.Q</A>
    # !vga_ctrl_FrameScan_q2_1_0_.Q & !vga_ctrl_vcounter_un7_co2_n
    # reset_n & !<A href=#36>vga_ctrl_LineScan_q1_1_1_.Q</A>
    # reset_n & !<A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A>
    # reset_n & <A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A>
    # reset_n & !<A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A>
    # reset_n & !<A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
    # reset_n & !<A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A>
    # reset_n & !<A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A> ) ; (19 pterms, 20 signals)
vga_ctrl_FrameScan_q2_1_0_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=39>vga_ctrl_FrameScan_q2_1_1_.D.X1</A> = <A href=#7>reset_n</A> & !<A href=#38>vga_ctrl_FrameScan_q2_1_0_.Q</A>
       & <A href=#39>vga_ctrl_FrameScan_q2_1_1_.Q</A>
    # reset_n & !<A href=#37>vga_ctrl_co1_n</A> & vga_ctrl_FrameScan_q2_1_1_.Q
    # reset_n & !<A href=#36>vga_ctrl_LineScan_q1_1_1_.Q</A> & vga_ctrl_FrameScan_q2_1_1_.Q
    # reset_n & !<A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A> & vga_ctrl_FrameScan_q2_1_1_.Q
    # reset_n & !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & !<A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A>
       & !<A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A> & !<A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A>
       & !<A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A> & !<A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A>
       & vga_ctrl_LineScan_q1_1_0_.Q & vga_ctrl_LineScan_q1_1_1_.Q
       & vga_ctrl_co1_n & vga_ctrl_FrameScan_q2_1_0_.Q
       & !vga_ctrl_FrameScan_q2_1_1_.Q & !<A href=#47>vga_ctrl_VCounter_cnt_3_.Q</A>
       & <A href=#64>vga_ctrl_vcounter_un7_co2_11_n</A>
    # reset_n & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_LineScan_q1_1_0_.Q & vga_ctrl_LineScan_q1_1_1_.Q
       & vga_ctrl_co1_n & vga_ctrl_FrameScan_q2_1_0_.Q
       & !vga_ctrl_FrameScan_q2_1_1_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_vcounter_un7_co2_11_n
    # reset_n & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_LineScan_q1_1_0_.Q
       & vga_ctrl_LineScan_q1_1_1_.Q & vga_ctrl_co1_n
       & vga_ctrl_FrameScan_q2_1_0_.Q & !vga_ctrl_FrameScan_q2_1_1_.Q
       & !<A href=#44>vga_ctrl_VCounter_cnt_0_.Q</A> & !<A href=#45>vga_ctrl_VCounter_cnt_1_.Q</A>
       & !<A href=#46>vga_ctrl_VCounter_cnt_2_.Q</A> & !vga_ctrl_VCounter_cnt_3_.Q
       & !<A href=#49>vga_ctrl_VCounter_cnt_4_.Q</A> & vga_ctrl_vcounter_un7_co2_11_n ; (7 pterms, 18 signals)
vga_ctrl_FrameScan_q2_1_1_.D.X2 = <A href=#7>reset_n</A> & !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A>
       & !<A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & !<A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
       & !<A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A> & !<A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A>
       & <A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A> & <A href=#36>vga_ctrl_LineScan_q1_1_1_.Q</A>
       & <A href=#37>vga_ctrl_co1_n</A> & <A href=#38>vga_ctrl_FrameScan_q2_1_0_.Q</A>
       & !<A href=#39>vga_ctrl_FrameScan_q2_1_1_.Q</A> & !<A href=#44>vga_ctrl_VCounter_cnt_0_.Q</A>
       & !<A href=#45>vga_ctrl_VCounter_cnt_1_.Q</A> & !<A href=#46>vga_ctrl_VCounter_cnt_2_.Q</A>
       & !<A href=#47>vga_ctrl_VCounter_cnt_3_.Q</A> & !<A href=#49>vga_ctrl_VCounter_cnt_4_.Q</A>
       & <A href=#64>vga_ctrl_vcounter_un7_co2_11_n</A> ; (1 pterm, 17 signals)
vga_ctrl_FrameScan_q2_1_1_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=54>vga_ctrl_HCounter_cnt_4_.D</A> = !<A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A>
       & !<A href=#36>vga_ctrl_LineScan_q1_1_1_.Q</A>
    # vga_ctrl_LineScan_q1_1_0_.Q & vga_ctrl_LineScan_q1_1_1_.Q ; (2 pterms, 2 signals)
vga_ctrl_HCounter_cnt_4_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=55>vga_ctrl_HCounter_cnt_6_.D</A> = !<A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A>
       & !<A href=#36>vga_ctrl_LineScan_q1_1_1_.Q</A> ; (1 pterm, 2 signals)
vga_ctrl_HCounter_cnt_6_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=57>vga_ctrl_HCounter_cnt_7_.D</A> = <A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A>
       & !<A href=#36>vga_ctrl_LineScan_q1_1_1_.Q</A> ; (1 pterm, 2 signals)
vga_ctrl_HCounter_cnt_7_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=58>vga_ctrl_HCounter_cnt_8_.D</A> = !<A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A>
       & <A href=#36>vga_ctrl_LineScan_q1_1_1_.Q</A> ; (1 pterm, 2 signals)
vga_ctrl_HCounter_cnt_8_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=15>vga_ctrl_HCounter_hcnt_0_.D</A> = <A href=#7>reset_n</A> & !<A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A> ; (1 pterm, 2 signals)
vga_ctrl_HCounter_hcnt_0_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=16>vga_ctrl_HCounter_hcnt_1_.D</A> = <A href=#7>reset_n</A> & <A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A>
       & !<A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A>
    # reset_n & !vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q ; (2 pterms, 3 signals)
vga_ctrl_HCounter_hcnt_1_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=17>vga_ctrl_HCounter_hcnt_2_.D</A> = <A href=#7>reset_n</A> & <A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A>
       & <A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A> & !<A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
    # reset_n & !vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_2_.Q
    # reset_n & !vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_2_.Q ; (3 pterms, 4 signals)
vga_ctrl_HCounter_hcnt_2_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=18>vga_ctrl_HCounter_hcnt_3_.D</A> = <A href=#7>reset_n</A> & <A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A>
       & <A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A> & <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
       & !<A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A>
    # reset_n & !vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
    # reset_n & !vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_3_.Q
    # reset_n & !vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_3_.Q ; (4 pterms, 5 signals)
vga_ctrl_HCounter_hcnt_3_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=19>vga_ctrl_HCounter_hcnt_4_.D</A> = <A href=#7>reset_n</A> & <A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A>
       & <A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A> & <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
       & <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A> & !<A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A>
       & <A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A> & !<A href=#58>vga_ctrl_HCounter_cnt_8_.Q</A>
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !<A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
       & vga_ctrl_HCounter_cnt_8_.Q
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_8_.Q
       & !vga_ctrl_HCounter_hcnt_9_.Q
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & <A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A>
       & !<A href=#57>vga_ctrl_HCounter_cnt_7_.Q</A>
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_cnt_7_.Q
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A>
       & !<A href=#55>vga_ctrl_HCounter_cnt_6_.Q</A>
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_6_.Q
       & vga_ctrl_HCounter_cnt_6_.Q
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !<A href=#54>vga_ctrl_HCounter_cnt_4_.Q</A>
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & <A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A>
    # reset_n & !vga_ctrl_HCounter_hcnt_3_.Q & vga_ctrl_HCounter_hcnt_4_.Q
    # reset_n & !vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_4_.Q
    # reset_n & !vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_4_.Q
    # reset_n & !vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_4_.Q ; (13 pterms, 15 signals)
vga_ctrl_HCounter_hcnt_4_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=20>vga_ctrl_HCounter_hcnt_5_.T</A> = <A href=#7>reset_n</A> & <A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A>
       & <A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A> & <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
       & <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A> & <A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A>
       & <A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A> & !<A href=#58>vga_ctrl_HCounter_cnt_8_.Q</A>
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & !<A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
       & vga_ctrl_HCounter_cnt_8_.Q
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_8_.Q
       & !vga_ctrl_HCounter_hcnt_9_.Q
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & <A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A>
       & !<A href=#57>vga_ctrl_HCounter_cnt_7_.Q</A>
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_cnt_7_.Q
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A>
       & !<A href=#55>vga_ctrl_HCounter_cnt_6_.Q</A>
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_6_.Q
       & vga_ctrl_HCounter_cnt_6_.Q
    # reset_n & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & <A href=#54>vga_ctrl_HCounter_cnt_4_.Q</A>
    # !reset_n & <A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A>
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_5_.Q ; (10 pterms, 15 signals)
vga_ctrl_HCounter_hcnt_5_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=21>vga_ctrl_HCounter_hcnt_6_.T</A> = <A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A>
       & <A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A> & <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
       & <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A> & !<A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A>
       & !<A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A> & <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A>
       & !<A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A> & !<A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
       & !<A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A> & <A href=#54>vga_ctrl_HCounter_cnt_4_.Q</A>
       & <A href=#55>vga_ctrl_HCounter_cnt_6_.Q</A> & !<A href=#57>vga_ctrl_HCounter_cnt_7_.Q</A>
       & !<A href=#58>vga_ctrl_HCounter_cnt_8_.Q</A>
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & !vga_ctrl_HCounter_hcnt_8_.Q & !vga_ctrl_HCounter_hcnt_9_.Q
       & vga_ctrl_HCounter_cnt_4_.Q & vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & !vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & !vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & vga_ctrl_HCounter_cnt_4_.Q & vga_ctrl_HCounter_cnt_6_.Q
       & !vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & vga_ctrl_HCounter_cnt_4_.Q & vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_6_.Q
       & !vga_ctrl_HCounter_hcnt_7_.Q & !vga_ctrl_HCounter_hcnt_8_.Q
       & !vga_ctrl_HCounter_hcnt_9_.Q & !vga_ctrl_HCounter_cnt_4_.Q
       & vga_ctrl_HCounter_cnt_6_.Q & !vga_ctrl_HCounter_cnt_7_.Q
       & !vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_6_.Q
       & vga_ctrl_HCounter_hcnt_7_.Q & !vga_ctrl_HCounter_hcnt_8_.Q
       & !vga_ctrl_HCounter_hcnt_9_.Q & !vga_ctrl_HCounter_cnt_4_.Q
       & vga_ctrl_HCounter_cnt_6_.Q & vga_ctrl_HCounter_cnt_7_.Q
       & !vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_6_.Q
       & !vga_ctrl_HCounter_hcnt_7_.Q & vga_ctrl_HCounter_hcnt_8_.Q
       & vga_ctrl_HCounter_hcnt_9_.Q & !vga_ctrl_HCounter_cnt_4_.Q
       & vga_ctrl_HCounter_cnt_6_.Q & !vga_ctrl_HCounter_cnt_7_.Q
       & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_6_.Q
       & vga_ctrl_HCounter_hcnt_7_.Q & vga_ctrl_HCounter_hcnt_8_.Q
       & vga_ctrl_HCounter_hcnt_9_.Q & !vga_ctrl_HCounter_cnt_4_.Q
       & vga_ctrl_HCounter_cnt_6_.Q & vga_ctrl_HCounter_cnt_7_.Q
       & vga_ctrl_HCounter_cnt_8_.Q
    # <A href=#7>reset_n</A> & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_5_.Q
    # !reset_n & vga_ctrl_HCounter_hcnt_6_.Q ; (10 pterms, 15 signals)
vga_ctrl_HCounter_hcnt_6_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=22>vga_ctrl_HCounter_hcnt_7_.T</A> = <A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A>
       & <A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A> & <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
       & <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A> & !<A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A>
       & !<A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A> & !<A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A>
       & <A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A> & !<A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
       & !<A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A> & <A href=#54>vga_ctrl_HCounter_cnt_4_.Q</A>
       & !<A href=#55>vga_ctrl_HCounter_cnt_6_.Q</A> & <A href=#57>vga_ctrl_HCounter_cnt_7_.Q</A>
       & !<A href=#58>vga_ctrl_HCounter_cnt_8_.Q</A>
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & !vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & vga_ctrl_HCounter_cnt_4_.Q & !vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & !vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & !vga_ctrl_HCounter_hcnt_8_.Q & !vga_ctrl_HCounter_hcnt_9_.Q
       & !vga_ctrl_HCounter_cnt_4_.Q & !vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & !vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & !vga_ctrl_HCounter_hcnt_8_.Q & !vga_ctrl_HCounter_hcnt_9_.Q
       & vga_ctrl_HCounter_cnt_4_.Q & vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & !vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & !vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & !vga_ctrl_HCounter_cnt_4_.Q & !vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & vga_ctrl_HCounter_cnt_4_.Q & vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_6_.Q
       & vga_ctrl_HCounter_hcnt_7_.Q & !vga_ctrl_HCounter_hcnt_8_.Q
       & !vga_ctrl_HCounter_hcnt_9_.Q & !vga_ctrl_HCounter_cnt_4_.Q
       & vga_ctrl_HCounter_cnt_6_.Q & vga_ctrl_HCounter_cnt_7_.Q
       & !vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_6_.Q
       & vga_ctrl_HCounter_hcnt_7_.Q & vga_ctrl_HCounter_hcnt_8_.Q
       & vga_ctrl_HCounter_hcnt_9_.Q & !vga_ctrl_HCounter_cnt_4_.Q
       & vga_ctrl_HCounter_cnt_6_.Q & vga_ctrl_HCounter_cnt_7_.Q
       & vga_ctrl_HCounter_cnt_8_.Q
    # <A href=#7>reset_n</A> & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q
    # !reset_n & vga_ctrl_HCounter_hcnt_7_.Q ; (10 pterms, 15 signals)
vga_ctrl_HCounter_hcnt_7_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=23>vga_ctrl_HCounter_hcnt_8_.T</A> = <A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A>
       & <A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A> & <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
       & <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A> & !<A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A>
       & !<A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A> & !<A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A>
       & !<A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A> & <A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
       & <A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A> & <A href=#54>vga_ctrl_HCounter_cnt_4_.Q</A>
       & !<A href=#55>vga_ctrl_HCounter_cnt_6_.Q</A> & !<A href=#57>vga_ctrl_HCounter_cnt_7_.Q</A>
       & <A href=#58>vga_ctrl_HCounter_cnt_8_.Q</A>
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & !vga_ctrl_HCounter_hcnt_6_.Q & !vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & !vga_ctrl_HCounter_cnt_4_.Q & !vga_ctrl_HCounter_cnt_6_.Q
       & !vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & !vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & vga_ctrl_HCounter_cnt_4_.Q & vga_ctrl_HCounter_cnt_6_.Q
       & !vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & !vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & vga_ctrl_HCounter_cnt_4_.Q & !vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & !vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & !vga_ctrl_HCounter_cnt_4_.Q & vga_ctrl_HCounter_cnt_6_.Q
       & !vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & !vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & !vga_ctrl_HCounter_cnt_4_.Q & !vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & vga_ctrl_HCounter_cnt_4_.Q & vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_6_.Q
       & vga_ctrl_HCounter_hcnt_7_.Q & vga_ctrl_HCounter_hcnt_8_.Q
       & vga_ctrl_HCounter_hcnt_9_.Q & !vga_ctrl_HCounter_cnt_4_.Q
       & vga_ctrl_HCounter_cnt_6_.Q & vga_ctrl_HCounter_cnt_7_.Q
       & vga_ctrl_HCounter_cnt_8_.Q
    # <A href=#7>reset_n</A> & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
    # !reset_n & vga_ctrl_HCounter_hcnt_8_.Q ; (10 pterms, 15 signals)
vga_ctrl_HCounter_hcnt_8_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=24>vga_ctrl_HCounter_hcnt_9_.T</A> = <A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A>
       & <A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A> & <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
       & <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A> & !<A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A>
       & !<A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A> & !<A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A>
       & !<A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A> & <A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
       & <A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A> & <A href=#54>vga_ctrl_HCounter_cnt_4_.Q</A>
       & !<A href=#55>vga_ctrl_HCounter_cnt_6_.Q</A> & !<A href=#57>vga_ctrl_HCounter_cnt_7_.Q</A>
       & <A href=#58>vga_ctrl_HCounter_cnt_8_.Q</A>
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & !vga_ctrl_HCounter_hcnt_6_.Q & !vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & !vga_ctrl_HCounter_cnt_4_.Q & !vga_ctrl_HCounter_cnt_6_.Q
       & !vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & !vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & vga_ctrl_HCounter_cnt_4_.Q & vga_ctrl_HCounter_cnt_6_.Q
       & !vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & !vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & vga_ctrl_HCounter_cnt_4_.Q & !vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & !vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & !vga_ctrl_HCounter_cnt_4_.Q & vga_ctrl_HCounter_cnt_6_.Q
       & !vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & !vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & !vga_ctrl_HCounter_cnt_4_.Q & !vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & !vga_ctrl_HCounter_hcnt_4_.Q & !vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & vga_ctrl_HCounter_cnt_4_.Q & vga_ctrl_HCounter_cnt_6_.Q
       & vga_ctrl_HCounter_cnt_7_.Q & vga_ctrl_HCounter_cnt_8_.Q
    # <A href=#7>reset_n</A> & vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q
    # vga_ctrl_HCounter_hcnt_0_.Q & vga_ctrl_HCounter_hcnt_1_.Q
       & vga_ctrl_HCounter_hcnt_2_.Q & vga_ctrl_HCounter_hcnt_3_.Q
       & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_hcnt_6_.Q
       & vga_ctrl_HCounter_hcnt_7_.Q & vga_ctrl_HCounter_hcnt_8_.Q
       & vga_ctrl_HCounter_hcnt_9_.Q & !vga_ctrl_HCounter_cnt_4_.Q
       & vga_ctrl_HCounter_cnt_6_.Q & vga_ctrl_HCounter_cnt_7_.Q
       & vga_ctrl_HCounter_cnt_8_.Q
    # !reset_n & vga_ctrl_HCounter_hcnt_9_.Q ; (10 pterms, 15 signals)
vga_ctrl_HCounter_hcnt_9_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=35>vga_ctrl_LineScan_q1_1_0_.T</A> = !( <A href=#7>reset_n</A> & <A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A>
       & !<A href=#58>vga_ctrl_HCounter_cnt_8_.Q</A>
    # reset_n & !<A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A> & vga_ctrl_HCounter_cnt_8_.Q
    # reset_n & vga_ctrl_HCounter_hcnt_8_.Q & !vga_ctrl_HCounter_hcnt_9_.Q
    # reset_n & <A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A> & !<A href=#57>vga_ctrl_HCounter_cnt_7_.Q</A>
    # reset_n & !vga_ctrl_HCounter_hcnt_7_.Q & vga_ctrl_HCounter_cnt_7_.Q
    # reset_n & <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A> & !<A href=#55>vga_ctrl_HCounter_cnt_6_.Q</A>
    # reset_n & !vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_cnt_6_.Q
    # reset_n & !<A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A> & !<A href=#54>vga_ctrl_HCounter_cnt_4_.Q</A>
    # reset_n & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_cnt_4_.Q
    # !reset_n & !<A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A>
    # reset_n & <A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A>
    # reset_n & !<A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A>
    # reset_n & !<A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
    # reset_n & !<A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A>
    # reset_n & !<A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A> ) ; (15 pterms, 16 signals)
vga_ctrl_LineScan_q1_1_0_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=36>vga_ctrl_LineScan_q1_1_1_.T</A> = !( <A href=#7>reset_n</A> & <A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
       & !<A href=#58>vga_ctrl_HCounter_cnt_8_.Q</A>
    # reset_n & !<A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A> & vga_ctrl_HCounter_cnt_8_.Q
    # reset_n & !vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
    # reset_n & <A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A> & !<A href=#57>vga_ctrl_HCounter_cnt_7_.Q</A>
    # reset_n & !vga_ctrl_HCounter_hcnt_7_.Q & vga_ctrl_HCounter_cnt_7_.Q
    # reset_n & <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A> & !<A href=#55>vga_ctrl_HCounter_cnt_6_.Q</A>
    # reset_n & !vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_cnt_6_.Q
    # reset_n & !<A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A> & !<A href=#54>vga_ctrl_HCounter_cnt_4_.Q</A>
    # reset_n & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_cnt_4_.Q
    # !reset_n & !<A href=#36>vga_ctrl_LineScan_q1_1_1_.Q</A>
    # reset_n & !<A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A>
    # reset_n & <A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A>
    # reset_n & !<A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A>
    # reset_n & !<A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
    # reset_n & !<A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A>
    # reset_n & !<A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A> ) ; (16 pterms, 17 signals)
vga_ctrl_LineScan_q1_1_1_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=44>vga_ctrl_VCounter_cnt_0_.D</A> = !( !<A href=#38>vga_ctrl_FrameScan_q2_1_0_.Q</A>
       & <A href=#39>vga_ctrl_FrameScan_q2_1_1_.Q</A> ) ; (1 pterm, 2 signals)
vga_ctrl_VCounter_cnt_0_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=45>vga_ctrl_VCounter_cnt_1_.D</A> = !<A href=#38>vga_ctrl_FrameScan_q2_1_0_.Q</A>
       & !<A href=#39>vga_ctrl_FrameScan_q2_1_1_.Q</A> ; (1 pterm, 2 signals)
vga_ctrl_VCounter_cnt_1_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=46>vga_ctrl_VCounter_cnt_2_.D</A> = <A href=#38>vga_ctrl_FrameScan_q2_1_0_.Q</A>
       & !<A href=#39>vga_ctrl_FrameScan_q2_1_1_.Q</A> ; (1 pterm, 2 signals)
vga_ctrl_VCounter_cnt_2_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=47>vga_ctrl_VCounter_cnt_3_.D</A> = !<A href=#38>vga_ctrl_FrameScan_q2_1_0_.Q</A>
       & <A href=#39>vga_ctrl_FrameScan_q2_1_1_.Q</A> ; (1 pterm, 2 signals)
vga_ctrl_VCounter_cnt_3_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=49>vga_ctrl_VCounter_cnt_4_.D</A> = <A href=#38>vga_ctrl_FrameScan_q2_1_0_.Q</A>
       & !<A href=#39>vga_ctrl_FrameScan_q2_1_1_.Q</A>
    # !vga_ctrl_FrameScan_q2_1_0_.Q & vga_ctrl_FrameScan_q2_1_1_.Q ; (2 pterms, 2 signals)
vga_ctrl_VCounter_cnt_4_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)

<A name=25>vga_ctrl_VCounter_vcnt_0_.D</A> = <A href=#7>reset_n</A> & !<A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A>
       & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A> & !<A href=#47>vga_ctrl_VCounter_cnt_3_.Q</A>
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & !<A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A>
       & vga_ctrl_VCounter_cnt_3_.Q
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & <A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A>
       & !<A href=#46>vga_ctrl_VCounter_cnt_2_.Q</A>
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_2_.Q
       & vga_ctrl_VCounter_cnt_2_.Q
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & <A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A>
       & !<A href=#45>vga_ctrl_VCounter_cnt_1_.Q</A>
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_cnt_1_.Q
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & <A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & !<A href=#49>vga_ctrl_VCounter_cnt_4_.Q</A>
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & !<A href=#44>vga_ctrl_VCounter_cnt_0_.Q</A>
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & <A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A>
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & <A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A>
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & <A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A>
    # reset_n & !vga_ctrl_VCounter_vcnt_0_.Q & <A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> ; (14 pterms, 16 signals)
vga_ctrl_VCounter_vcnt_0_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)
vga_ctrl_VCounter_vcnt_0_.CE = <A href=#50>vga_ctrl_vcounter_vcnte_n</A> ; (1 pterm, 1 signal)

<A name=26>vga_ctrl_VCounter_vcnt_1_.D</A> = !( !<A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A>
       & !<A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A> & !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A>
       & !<A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A> & !<A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A>
       & !<A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A> & !<A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A>
       & !<A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A> & !<A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A>
       & !<A href=#44>vga_ctrl_VCounter_cnt_0_.Q</A> & <A href=#45>vga_ctrl_VCounter_cnt_1_.Q</A>
       & !<A href=#46>vga_ctrl_VCounter_cnt_2_.Q</A> & !<A href=#47>vga_ctrl_VCounter_cnt_3_.Q</A>
       & !<A href=#49>vga_ctrl_VCounter_cnt_4_.Q</A>
    # !<A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A> & !vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & !vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_1_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_1_.Q & !vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & !vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & !vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_1_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_1_.Q & !vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & !vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & !vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_1_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_1_.Q & !vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & !vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & !vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_1_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
    # !<A href=#7>reset_n</A> ) ; (19 pterms, 16 signals)
vga_ctrl_VCounter_vcnt_1_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)
vga_ctrl_VCounter_vcnt_1_.CE = <A href=#50>vga_ctrl_vcounter_vcnte_n</A> ; (1 pterm, 1 signal)

<A name=27>vga_ctrl_VCounter_vcnt_2_.D</A> = !( !<A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A>
       & !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & !<A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & !<A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & !<A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
       & !<A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A> & !<A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A>
       & !<A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A> & !<A href=#44>vga_ctrl_VCounter_cnt_0_.Q</A>
       & !<A href=#45>vga_ctrl_VCounter_cnt_1_.Q</A> & <A href=#46>vga_ctrl_VCounter_cnt_2_.Q</A>
       & !<A href=#47>vga_ctrl_VCounter_cnt_3_.Q</A> & !<A href=#49>vga_ctrl_VCounter_cnt_4_.Q</A>
    # <A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_1_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & !vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & !vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_1_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_1_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # <A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A> & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & !vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & !vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & !vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & !vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_2_.Q
    # !vga_ctrl_VCounter_vcnt_1_.Q & !vga_ctrl_VCounter_vcnt_2_.Q
    # !<A href=#7>reset_n</A> ) ; (20 pterms, 16 signals)
vga_ctrl_VCounter_vcnt_2_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)
vga_ctrl_VCounter_vcnt_2_.CE = <A href=#50>vga_ctrl_vcounter_vcnte_n</A> ; (1 pterm, 1 signal)

<A name=28>vga_ctrl_VCounter_vcnt_3_.D.X1</A> = <A href=#7>reset_n</A> & <A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A>
    # reset_n & <A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A> & <A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A>
       & <A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A> & !vga_ctrl_VCounter_vcnt_3_.Q
       & <A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A> & !<A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A>
       & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A> & !<A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A>
       & !<A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A> & <A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A>
       & !<A href=#44>vga_ctrl_VCounter_cnt_0_.Q</A> & !<A href=#45>vga_ctrl_VCounter_cnt_1_.Q</A>
       & !<A href=#46>vga_ctrl_VCounter_cnt_2_.Q</A> & !<A href=#47>vga_ctrl_VCounter_cnt_3_.Q</A>
       & !<A href=#49>vga_ctrl_VCounter_cnt_4_.Q</A>
    # reset_n & vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # reset_n & vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # reset_n & vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & !vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & !vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q ; (5 pterms, 16 signals)
vga_ctrl_VCounter_vcnt_3_.D.X2 = <A href=#7>reset_n</A> & <A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A>
       & <A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & <A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A> ; (1 pterm, 4 signals)
vga_ctrl_VCounter_vcnt_3_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)
vga_ctrl_VCounter_vcnt_3_.CE = <A href=#50>vga_ctrl_vcounter_vcnte_n</A> ; (1 pterm, 1 signal)

<A name=29>vga_ctrl_VCounter_vcnt_4_.T</A> = !<A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A>
       & !<A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & !<A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A>
       & !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & <A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & !<A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & !<A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
       & !<A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A> & !<A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A>
       & !<A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A> & <A href=#44>vga_ctrl_VCounter_cnt_0_.Q</A>
       & !<A href=#45>vga_ctrl_VCounter_cnt_1_.Q</A> & !<A href=#46>vga_ctrl_VCounter_cnt_2_.Q</A>
       & !<A href=#47>vga_ctrl_VCounter_cnt_3_.Q</A> & <A href=#49>vga_ctrl_VCounter_cnt_4_.Q</A>
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & !vga_ctrl_VCounter_cnt_1_.Q & !vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & !vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & !vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & !vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & !vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & !vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & !vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & !vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & !vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & !vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & !vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & !vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & !vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & !vga_ctrl_VCounter_cnt_1_.Q & !vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_3_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # <A href=#7>reset_n</A> & vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & vga_ctrl_VCounter_vcnt_3_.Q
    # !reset_n & vga_ctrl_VCounter_vcnt_4_.Q ; (18 pterms, 16 signals)
vga_ctrl_VCounter_vcnt_4_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)
vga_ctrl_VCounter_vcnt_4_.CE = <A href=#50>vga_ctrl_vcounter_vcnte_n</A> ; (1 pterm, 1 signal)

<A name=30>vga_ctrl_VCounter_vcnt_5_.T</A> = <A href=#7>reset_n</A> & <A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A>
       & <A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & <A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A>
       & <A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & <A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
    # !reset_n & <A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> ; (2 pterms, 7 signals)
vga_ctrl_VCounter_vcnt_5_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)
vga_ctrl_VCounter_vcnt_5_.CE = !( !<A href=#50>vga_ctrl_vcounter_vcnte_n</A> ) ; (1 pterm, 1 signal)

<A name=31>vga_ctrl_VCounter_vcnt_6_.T</A> = <A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A>
       & <A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & <A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A>
       & !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & <A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & !<A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
       & !<A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A> & !<A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A>
       & <A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A> & !<A href=#44>vga_ctrl_VCounter_cnt_0_.Q</A>
       & !<A href=#45>vga_ctrl_VCounter_cnt_1_.Q</A> & !<A href=#46>vga_ctrl_VCounter_cnt_2_.Q</A>
       & !<A href=#47>vga_ctrl_VCounter_cnt_3_.Q</A> & !<A href=#49>vga_ctrl_VCounter_cnt_4_.Q</A>
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # <A href=#7>reset_n</A> & vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & vga_ctrl_VCounter_vcnt_5_.Q
    # !reset_n & vga_ctrl_VCounter_vcnt_6_.Q ; (19 pterms, 16 signals)
vga_ctrl_VCounter_vcnt_6_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)
vga_ctrl_VCounter_vcnt_6_.CE = <A href=#50>vga_ctrl_vcounter_vcnte_n</A> ; (1 pterm, 1 signal)

<A name=32>vga_ctrl_VCounter_vcnt_7_.T</A> = <A href=#7>reset_n</A> & <A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A>
       & <A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & <A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A>
       & <A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & <A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & <A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
    # !reset_n & <A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A> ; (2 pterms, 9 signals)
vga_ctrl_VCounter_vcnt_7_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)
vga_ctrl_VCounter_vcnt_7_.CE = !( !<A href=#50>vga_ctrl_vcounter_vcnte_n</A> ) ; (1 pterm, 1 signal)

<A name=33>vga_ctrl_VCounter_vcnt_8_.T</A> = <A href=#7>reset_n</A> & <A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A>
       & <A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & <A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A>
       & <A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & <A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & <A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
       & <A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A>
    # !reset_n & <A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A> ; (2 pterms, 10 signals)
vga_ctrl_VCounter_vcnt_8_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)
vga_ctrl_VCounter_vcnt_8_.CE = !( !<A href=#50>vga_ctrl_vcounter_vcnte_n</A> ) ; (1 pterm, 1 signal)

<A name=34>vga_ctrl_VCounter_vcnt_9_.T</A> = <A href=#7>reset_n</A> & <A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A>
       & <A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & <A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A>
       & <A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & <A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & <A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
       & <A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A> & <A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A>
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & <A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A>
       & !<A href=#44>vga_ctrl_VCounter_cnt_0_.Q</A> & !<A href=#45>vga_ctrl_VCounter_cnt_1_.Q</A>
       & !<A href=#46>vga_ctrl_VCounter_cnt_2_.Q</A> & !<A href=#47>vga_ctrl_VCounter_cnt_3_.Q</A>
       & !<A href=#49>vga_ctrl_VCounter_cnt_4_.Q</A>
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_5_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_vcnt_8_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !reset_n & vga_ctrl_VCounter_vcnt_9_.Q ; (19 pterms, 16 signals)
vga_ctrl_VCounter_vcnt_9_.C = <A href=#8>sys_clk</A> ; (1 pterm, 1 signal)
vga_ctrl_VCounter_vcnt_9_.CE = <A href=#50>vga_ctrl_vcounter_vcnte_n</A> ; (1 pterm, 1 signal)

<A name=37>vga_ctrl_co1_n.X1</A> = !<A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A> & <A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A>
       & <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A> & <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A>
    # vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_2_.Q
       & vga_ctrl_HCounter_hcnt_3_.Q & <A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A>
    # vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_2_.Q
       & vga_ctrl_HCounter_hcnt_3_.Q & <A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
       & !<A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A>
    # vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_2_.Q
       & vga_ctrl_HCounter_hcnt_3_.Q & !<A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A>
       & !<A href=#54>vga_ctrl_HCounter_cnt_4_.Q</A>
    # vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_2_.Q
       & vga_ctrl_HCounter_hcnt_3_.Q & !<A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A>
       & <A href=#55>vga_ctrl_HCounter_cnt_6_.Q</A>
    # vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_2_.Q
       & vga_ctrl_HCounter_hcnt_3_.Q & !<A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A>
       & <A href=#57>vga_ctrl_HCounter_cnt_7_.Q</A>
    # vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_2_.Q
       & vga_ctrl_HCounter_hcnt_3_.Q & !vga_ctrl_HCounter_hcnt_8_.Q
       & <A href=#58>vga_ctrl_HCounter_cnt_8_.Q</A>
    # vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_2_.Q
       & vga_ctrl_HCounter_hcnt_3_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & !vga_ctrl_HCounter_cnt_8_.Q
    # vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_2_.Q
       & vga_ctrl_HCounter_hcnt_3_.Q & vga_ctrl_HCounter_hcnt_7_.Q
       & !vga_ctrl_HCounter_cnt_7_.Q
    # vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_2_.Q
       & vga_ctrl_HCounter_hcnt_3_.Q & vga_ctrl_HCounter_hcnt_6_.Q
       & !vga_ctrl_HCounter_cnt_6_.Q
    # vga_ctrl_HCounter_hcnt_1_.Q & vga_ctrl_HCounter_hcnt_2_.Q
       & vga_ctrl_HCounter_hcnt_3_.Q & vga_ctrl_HCounter_hcnt_4_.Q
       & vga_ctrl_HCounter_cnt_4_.Q ; (11 pterms, 14 signals)
vga_ctrl_co1_n.X2 = <A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A> & <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
       & <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A> ; (1 pterm, 3 signals)

<A name=64>vga_ctrl_vcounter_un7_co2_11_n.X1</A> = !<A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A>
       & !<A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & <A href=#44>vga_ctrl_VCounter_cnt_0_.Q</A>
       & <A href=#45>vga_ctrl_VCounter_cnt_1_.Q</A>
    # !vga_ctrl_VCounter_vcnt_0_.Q & !<A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A>
       & vga_ctrl_VCounter_cnt_0_.Q & <A href=#46>vga_ctrl_VCounter_cnt_2_.Q</A>
    # !vga_ctrl_VCounter_vcnt_0_.Q & !<A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & vga_ctrl_VCounter_cnt_0_.Q & <A href=#49>vga_ctrl_VCounter_cnt_4_.Q</A>
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_2_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & !<A href=#47>vga_ctrl_VCounter_cnt_3_.Q</A>
       & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & !vga_ctrl_VCounter_vcnt_2_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_0_.Q & vga_ctrl_VCounter_vcnt_1_.Q
       & vga_ctrl_VCounter_vcnt_2_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q ; (16 pterms, 9 signals)
vga_ctrl_vcounter_un7_co2_11_n.X2 = !<A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A>
       & <A href=#44>vga_ctrl_VCounter_cnt_0_.Q</A> ; (1 pterm, 2 signals)

<A name=43>vga_ctrl_vcounter_un7_co2_n.X1</A> = !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A>
       & <A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & !<A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A>
    # !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & <A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A>
    # !vga_ctrl_VCounter_vcnt_3_.Q & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
       & !vga_ctrl_VCounter_vcnt_7_.Q & !<A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A>
    # <A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A> & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & <A href=#44>vga_ctrl_VCounter_cnt_0_.Q</A>
    # !vga_ctrl_VCounter_vcnt_0_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_cnt_0_.Q
    # !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & <A href=#47>vga_ctrl_VCounter_cnt_3_.Q</A>
    # !<A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & <A href=#45>vga_ctrl_VCounter_cnt_1_.Q</A>
    # vga_ctrl_VCounter_vcnt_1_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_1_.Q
    # !vga_ctrl_VCounter_vcnt_1_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_cnt_0_.Q
       & !vga_ctrl_VCounter_cnt_1_.Q
    # <A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A> & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & !<A href=#46>vga_ctrl_VCounter_cnt_2_.Q</A>
    # vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q
    # !vga_ctrl_VCounter_vcnt_3_.Q & !<A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_3_.Q
    # !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & <A href=#49>vga_ctrl_VCounter_cnt_4_.Q</A>
    # !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & vga_ctrl_VCounter_vcnt_9_.Q & !vga_ctrl_VCounter_cnt_3_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_4_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_cnt_3_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_1_.Q & !vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_cnt_1_.Q & !vga_ctrl_VCounter_cnt_2_.Q
    # vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q & !vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_9_.Q
       & !vga_ctrl_VCounter_cnt_0_.Q & !vga_ctrl_VCounter_cnt_1_.Q
       & !vga_ctrl_VCounter_cnt_2_.Q
    # !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_cnt_0_.Q
       & vga_ctrl_VCounter_cnt_2_.Q
    # !vga_ctrl_VCounter_vcnt_2_.Q & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_cnt_1_.Q
       & vga_ctrl_VCounter_cnt_2_.Q
    # !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & vga_ctrl_VCounter_cnt_4_.Q
    # !vga_ctrl_VCounter_vcnt_3_.Q & vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_cnt_2_.Q
       & !vga_ctrl_VCounter_cnt_4_.Q
    # vga_ctrl_VCounter_vcnt_1_.Q & vga_ctrl_VCounter_vcnt_2_.Q
       & !vga_ctrl_VCounter_vcnt_3_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & !vga_ctrl_VCounter_cnt_1_.Q & vga_ctrl_VCounter_cnt_2_.Q ; (25 pterms, 15 signals)
vga_ctrl_vcounter_un7_co2_n.X2 = !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A>
       & !<A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A> ; (1 pterm, 2 signals)

<A name=50>vga_ctrl_vcounter_vcnte_n</A> = !( <A href=#7>reset_n</A> & <A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
       & !<A href=#58>vga_ctrl_HCounter_cnt_8_.Q</A>
    # reset_n & !<A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A> & vga_ctrl_HCounter_cnt_8_.Q
    # reset_n & !vga_ctrl_HCounter_hcnt_8_.Q & vga_ctrl_HCounter_hcnt_9_.Q
    # reset_n & <A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A> & !<A href=#57>vga_ctrl_HCounter_cnt_7_.Q</A>
    # reset_n & !vga_ctrl_HCounter_hcnt_7_.Q & vga_ctrl_HCounter_cnt_7_.Q
    # reset_n & <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A> & !<A href=#55>vga_ctrl_HCounter_cnt_6_.Q</A>
    # reset_n & !vga_ctrl_HCounter_hcnt_6_.Q & vga_ctrl_HCounter_cnt_6_.Q
    # reset_n & !<A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A> & !<A href=#54>vga_ctrl_HCounter_cnt_4_.Q</A>
    # reset_n & vga_ctrl_HCounter_hcnt_4_.Q & vga_ctrl_HCounter_cnt_4_.Q
    # reset_n & !<A href=#36>vga_ctrl_LineScan_q1_1_1_.Q</A>
    # reset_n & !<A href=#35>vga_ctrl_LineScan_q1_1_0_.Q</A>
    # reset_n & <A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A>
    # reset_n & !<A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A>
    # reset_n & !<A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
    # reset_n & !<A href=#16>vga_ctrl_HCounter_hcnt_1_.Q</A>
    # reset_n & !<A href=#15>vga_ctrl_HCounter_hcnt_0_.Q</A> ) ; (16 pterms, 17 signals)

<A name=12>vga_d_0_.X1</A> = <A href=#9>orient</A> & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
       & <A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A> & <A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A>
       & !<A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A> & !<A href=#51>vga_data_un1_vcnt_5_i_n</A> & <A href=#59>nblank</A>
       & !<A href=#61>vga_data_n_280_n</A> & !<A href=#62>vga_data_n_18_n</A>
    # !orient & <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A> & !<A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A>
       & <A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A> & !<A href=#41>vga_data_un1_hcnt_4_n</A>
       & !<A href=#42>vga_data_un1_hcnt_6_i_n</A> & nblank & !vga_data_n_18_n
       & !<A href=#63>vga_data_n_539_n</A>
    # !orient & vga_ctrl_HCounter_hcnt_7_.Q & <A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
       & !vga_ctrl_HCounter_hcnt_9_.Q & <A href=#40>vga_data_n_435_0_n</A>
       & vga_data_un1_hcnt_4_n & nblank & !vga_data_n_18_n
    # !orient & vga_ctrl_HCounter_hcnt_7_.Q & vga_ctrl_HCounter_hcnt_9_.Q
       & !vga_data_un1_hcnt_4_n & !vga_data_un1_hcnt_6_i_n & nblank
       & !vga_data_n_18_n
    # orient & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & !<A href=#48>vga_data_n_246_0_n</A> & nblank
       & !vga_data_n_18_n
    # orient & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & !<A href=#56>vga_data_n_98_0_n</A> & nblank
       & !vga_data_n_18_n
    # orient & vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & nblank & !<A href=#60>vga_data_n_134_n</A>
       & !vga_data_n_18_n
    # !orient & vga_ctrl_HCounter_hcnt_9_.Q & vga_data_un1_hcnt_4_n & nblank
       & !vga_data_n_18_n
    # orient & vga_ctrl_VCounter_vcnt_9_.Q & !vga_data_un1_vcnt_5_i_n & nblank
       & !vga_data_n_18_n
    # !orient & !vga_ctrl_HCounter_hcnt_9_.Q & !vga_data_n_435_0_n
       & <A href=#53>vga_data_n_396_0_n</A> & nblank & !vga_data_n_18_n
    # !orient & vga_ctrl_HCounter_hcnt_8_.Q & !vga_ctrl_HCounter_hcnt_9_.Q
       & !vga_data_n_435_0_n & nblank & !vga_data_n_18_n
    # !orient & !vga_ctrl_HCounter_hcnt_7_.Q & !vga_ctrl_HCounter_hcnt_9_.Q
       & !vga_data_n_435_0_n & !<A href=#52>vga_data_n_357_0_n</A> & nblank & !vga_data_n_18_n ; (12 pterms, 22 signals)
vga_d_0_.X2 = !<A href=#9>orient</A> & !<A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A>
       & !<A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A> & !<A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A>
       & <A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A> & <A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
       & !<A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A> & <A href=#40>vga_data_n_435_0_n</A>
       & <A href=#41>vga_data_un1_hcnt_4_n</A> & <A href=#59>nblank</A> & !<A href=#62>vga_data_n_18_n</A> ; (1 pterm, 11 signals)

<A name=10>vga_d_1_</A> = !( !<A href=#9>orient</A> & !<A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A>
       & !<A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A> & !<A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A>
       & !<A href=#52>vga_data_n_357_0_n</A>
    # orient & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A> & <A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A>
       & !<A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A> & !<A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A>
       & <A href=#65>vga_data_n_174_0_1_n</A>
    # orient & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & !<A href=#48>vga_data_n_246_0_n</A>
    # orient & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q & !<A href=#56>vga_data_n_98_0_n</A>
    # !orient & <A href=#40>vga_data_n_435_0_n</A> & <A href=#41>vga_data_un1_hcnt_4_n</A>
    # !orient & vga_ctrl_HCounter_hcnt_9_.Q & vga_data_un1_hcnt_4_n
    # orient & <A href=#51>vga_data_un1_vcnt_5_i_n</A>
    # !orient & <A href=#42>vga_data_un1_hcnt_6_i_n</A>
    # !<A href=#59>nblank</A> ) ; (9 pterms, 17 signals)

<A name=6>vga_d_2_</A> = <A href=#9>orient</A> & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A> & <A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A>
       & !<A href=#51>vga_data_un1_vcnt_5_i_n</A> & <A href=#59>nblank</A> & <A href=#65>vga_data_n_174_0_1_n</A>
    # !orient & <A href=#40>vga_data_n_435_0_n</A> & !<A href=#42>vga_data_un1_hcnt_6_i_n</A> & nblank
    # !orient & <A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A> & !vga_data_un1_hcnt_6_i_n
       & nblank
    # orient & <A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A> & !vga_data_un1_vcnt_5_i_n & nblank
    # orient & <A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A> & !vga_data_un1_vcnt_5_i_n & nblank ; (5 pterms, 11 signals)

<A name=60>vga_data_n_134_n</A> = !<A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A> & !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A>
       & !<A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & !<A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
    # !<A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & !vga_ctrl_VCounter_vcnt_3_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
    # !<A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A> & !vga_ctrl_VCounter_vcnt_5_.Q
       & !vga_ctrl_VCounter_vcnt_6_.Q ; (3 pterms, 6 signals)

<A name=65>vga_data_n_174_0_1_n</A> = !( !<A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A>
       & !<A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & !<A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A>
       & !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & !<A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
    # !<A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> ) ; (2 pterms, 6 signals)

<A name=62>vga_data_n_18_n</A> = <A href=#9>orient</A> & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
       & <A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A> & !<A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A>
       & !<A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A> & <A href=#65>vga_data_n_174_0_1_n</A>
    # orient & !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & !<A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & !vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & vga_ctrl_VCounter_vcnt_8_.Q & !vga_ctrl_VCounter_vcnt_9_.Q
    # orient & !<A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A> & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_6_.Q & !vga_ctrl_VCounter_vcnt_7_.Q
       & vga_ctrl_VCounter_vcnt_8_.Q & !vga_ctrl_VCounter_vcnt_9_.Q
    # orient & !<A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & vga_ctrl_VCounter_vcnt_8_.Q
       & !vga_ctrl_VCounter_vcnt_9_.Q ; (4 pterms, 10 signals)

<A name=48>vga_data_n_246_0_n</A> = <A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A> & <A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A>
       & <A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A> & <A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & <A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
    # <A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & vga_ctrl_VCounter_vcnt_4_.Q
       & vga_ctrl_VCounter_vcnt_5_.Q & vga_ctrl_VCounter_vcnt_6_.Q ; (2 pterms, 7 signals)

<A name=61>vga_data_n_280_n</A> = !<A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & !<A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A>
       & !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & !<A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & !<A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> ; (1 pterm, 5 signals)

<A name=52>vga_data_n_357_0_n</A> = <A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A> & <A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A>
       & <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A>
    # <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A> & vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q
    # <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A> & vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_6_.Q ; (3 pterms, 5 signals)

<A name=53>vga_data_n_396_0_n</A> = <A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A> & <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A>
       & <A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A>
    # <A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A> & vga_ctrl_HCounter_hcnt_6_.Q
       & vga_ctrl_HCounter_hcnt_7_.Q
    # <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A> & vga_ctrl_HCounter_hcnt_6_.Q
       & vga_ctrl_HCounter_hcnt_7_.Q ; (3 pterms, 5 signals)

<A name=40>vga_data_n_435_0_n</A> = <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A> & <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A>
       & <A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A> & <A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
    # <A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A> & vga_ctrl_HCounter_hcnt_5_.Q
       & vga_ctrl_HCounter_hcnt_8_.Q
    # <A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A> & vga_ctrl_HCounter_hcnt_8_.Q
    # <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A> & vga_ctrl_HCounter_hcnt_8_.Q ; (4 pterms, 7 signals)

<A name=63>vga_data_n_539_n</A> = !<A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A> & !<A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A>
    # !<A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A> & !vga_ctrl_HCounter_hcnt_5_.Q ; (2 pterms, 3 signals)

<A name=56>vga_data_n_98_0_n</A> = <A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A> & <A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A>
       & <A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & <A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
    # <A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A> & vga_ctrl_VCounter_vcnt_3_.Q
       & vga_ctrl_VCounter_vcnt_6_.Q
    # <A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & vga_ctrl_VCounter_vcnt_6_.Q
    # <A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A> & vga_ctrl_VCounter_vcnt_6_.Q ; (4 pterms, 7 signals)

<A name=41>vga_data_un1_hcnt_4_n</A> = !( <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A>
       & <A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A> & <A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A>
       & <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A> & <A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A>
       & <A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A>
    # <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A> & vga_ctrl_HCounter_hcnt_4_.Q
       & vga_ctrl_HCounter_hcnt_5_.Q & vga_ctrl_HCounter_hcnt_6_.Q
       & vga_ctrl_HCounter_hcnt_7_.Q & vga_ctrl_HCounter_hcnt_8_.Q
    # <A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A> ) ; (3 pterms, 8 signals)

<A name=42>vga_data_un1_hcnt_6_i_n</A> = <A href=#17>vga_ctrl_HCounter_hcnt_2_.Q</A>
       & <A href=#18>vga_ctrl_HCounter_hcnt_3_.Q</A> & <A href=#19>vga_ctrl_HCounter_hcnt_4_.Q</A>
       & <A href=#20>vga_ctrl_HCounter_hcnt_5_.Q</A> & <A href=#22>vga_ctrl_HCounter_hcnt_7_.Q</A>
       & <A href=#24>vga_ctrl_HCounter_hcnt_9_.Q</A>
    # <A href=#21>vga_ctrl_HCounter_hcnt_6_.Q</A> & vga_ctrl_HCounter_hcnt_7_.Q
       & vga_ctrl_HCounter_hcnt_9_.Q
    # <A href=#23>vga_ctrl_HCounter_hcnt_8_.Q</A> & vga_ctrl_HCounter_hcnt_9_.Q ; (3 pterms, 8 signals)

<A name=51>vga_data_un1_vcnt_5_i_n</A> = !( !<A href=#25>vga_ctrl_VCounter_vcnt_0_.Q</A>
       & !<A href=#26>vga_ctrl_VCounter_vcnt_1_.Q</A> & !<A href=#29>vga_ctrl_VCounter_vcnt_4_.Q</A>
       & !<A href=#30>vga_ctrl_VCounter_vcnt_5_.Q</A> & !<A href=#31>vga_ctrl_VCounter_vcnt_6_.Q</A>
       & !<A href=#32>vga_ctrl_VCounter_vcnt_7_.Q</A> & !<A href=#33>vga_ctrl_VCounter_vcnt_8_.Q</A>
    # !<A href=#28>vga_ctrl_VCounter_vcnt_3_.Q</A> & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
    # !<A href=#27>vga_ctrl_VCounter_vcnt_2_.Q</A> & !vga_ctrl_VCounter_vcnt_4_.Q
       & !vga_ctrl_VCounter_vcnt_5_.Q & !vga_ctrl_VCounter_vcnt_6_.Q
       & !vga_ctrl_VCounter_vcnt_7_.Q & !vga_ctrl_VCounter_vcnt_8_.Q
    # !<A href=#34>vga_ctrl_VCounter_vcnt_9_.Q</A> ) ; (4 pterms, 10 signals)

<A name=13>vsync</A> = !( !<A href=#38>vga_ctrl_FrameScan_q2_1_0_.Q</A> & !<A href=#39>vga_ctrl_FrameScan_q2_1_1_.Q</A> ) ; (1 pterm, 2 signals)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


