###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       400928   # Number of WRITE/WRITEP commands
num_reads_done                 =       989745   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       711849   # Number of read row buffer hits
num_read_cmds                  =       989741   # Number of READ/READP commands
num_writes_done                =       400947   # Number of read requests issued
num_write_row_hits             =       331095   # Number of write row buffer hits
num_act_cmds                   =       349721   # Number of ACT commands
num_pre_cmds                   =       349692   # Number of PRE commands
num_ondemand_pres              =       324253   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9563486   # Cyles of rank active rank.0
rank_active_cycles.1           =      9334199   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       436514   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       665801   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1324087   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14310   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6572   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9556   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6685   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1804   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2443   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          881   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          539   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          704   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23125   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           56   # Write cmd latency (cycles)
write_latency[20-39]           =          830   # Write cmd latency (cycles)
write_latency[40-59]           =         1230   # Write cmd latency (cycles)
write_latency[60-79]           =         2014   # Write cmd latency (cycles)
write_latency[80-99]           =         3399   # Write cmd latency (cycles)
write_latency[100-119]         =         4767   # Write cmd latency (cycles)
write_latency[120-139]         =         6851   # Write cmd latency (cycles)
write_latency[140-159]         =         9556   # Write cmd latency (cycles)
write_latency[160-179]         =        12076   # Write cmd latency (cycles)
write_latency[180-199]         =        14867   # Write cmd latency (cycles)
write_latency[200-]            =       345282   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       278128   # Read request latency (cycles)
read_latency[40-59]            =       102397   # Read request latency (cycles)
read_latency[60-79]            =       136925   # Read request latency (cycles)
read_latency[80-99]            =        67617   # Read request latency (cycles)
read_latency[100-119]          =        54350   # Read request latency (cycles)
read_latency[120-139]          =        45889   # Read request latency (cycles)
read_latency[140-159]          =        32470   # Read request latency (cycles)
read_latency[160-179]          =        25766   # Read request latency (cycles)
read_latency[180-199]          =        20884   # Read request latency (cycles)
read_latency[200-]             =       225311   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.00143e+09   # Write energy
read_energy                    =  3.99064e+09   # Read energy
act_energy                     =  9.56837e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.09527e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.19584e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96762e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82454e+09   # Active standby energy rank.1
average_read_latency           =      170.583   # Average read request latency (cycles)
average_interarrival           =      7.19057   # Average request interarrival latency (cycles)
total_energy                   =  1.99748e+10   # Total energy (pJ)
average_power                  =      1997.48   # Average power (mW)
average_bandwidth              =      11.8672   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       379068   # Number of WRITE/WRITEP commands
num_reads_done                 =       935310   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       663966   # Number of read row buffer hits
num_read_cmds                  =       935303   # Number of READ/READP commands
num_writes_done                =       379083   # Number of read requests issued
num_write_row_hits             =       301611   # Number of write row buffer hits
num_act_cmds                   =       350402   # Number of ACT commands
num_pre_cmds                   =       350374   # Number of PRE commands
num_ondemand_pres              =       325488   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9470685   # Cyles of rank active rank.0
rank_active_cycles.1           =      9437507   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       529315   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       562493   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1243696   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18122   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6704   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9347   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6986   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1847   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2398   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          921   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          547   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          704   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23126   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           74   # Write cmd latency (cycles)
write_latency[20-39]           =          723   # Write cmd latency (cycles)
write_latency[40-59]           =         1049   # Write cmd latency (cycles)
write_latency[60-79]           =         1860   # Write cmd latency (cycles)
write_latency[80-99]           =         3185   # Write cmd latency (cycles)
write_latency[100-119]         =         4809   # Write cmd latency (cycles)
write_latency[120-139]         =         7485   # Write cmd latency (cycles)
write_latency[140-159]         =        10687   # Write cmd latency (cycles)
write_latency[160-179]         =        14017   # Write cmd latency (cycles)
write_latency[180-199]         =        17049   # Write cmd latency (cycles)
write_latency[200-]            =       318130   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       285163   # Read request latency (cycles)
read_latency[40-59]            =       101697   # Read request latency (cycles)
read_latency[60-79]            =       146538   # Read request latency (cycles)
read_latency[80-99]            =        66497   # Read request latency (cycles)
read_latency[100-119]          =        52542   # Read request latency (cycles)
read_latency[120-139]          =        44772   # Read request latency (cycles)
read_latency[140-159]          =        29062   # Read request latency (cycles)
read_latency[160-179]          =        22496   # Read request latency (cycles)
read_latency[180-199]          =        17967   # Read request latency (cycles)
read_latency[200-]             =       168569   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.89231e+09   # Write energy
read_energy                    =  3.77114e+09   # Read energy
act_energy                     =    9.587e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.54071e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.69997e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90971e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.889e+09   # Active standby energy rank.1
average_read_latency           =      138.663   # Average read request latency (cycles)
average_interarrival           =      7.60803   # Average request interarrival latency (cycles)
total_energy                   =  1.96496e+10   # Total energy (pJ)
average_power                  =      1964.96   # Average power (mW)
average_bandwidth              =      11.2162   # Average bandwidth
