---
title: MyHDL
layout: home
content:
    - start
    - docs
    - support
    - users
    - info
tagline:
    From Python to Silicon!
---

<div class="row text-center">
    <div class="col-md-8 col-md-offset-2">
<h1> Design hardware with Python</h1>
<p class="lead">
MyHDL turns Python into a hardware description and verification
language, providing hardware engineers with the power of the Python ecosystem.
</p>
    </div>
</div>


<div class="row text-center">

    <div class="col-md-4">
<h3><i class="fa fa-cogs"></i> Integrates seamlessly</h3>
<p>
MyHDL designs can be converted to Verilog or VHDL automatically, and
implemented using a standard tool flow.
</p>  
    </div>

    <div class="col-md-4">
<h3><i class="fa fa-check-square-o"></i> Silicon proven</h3>
<p>
Many MyHDL designs have been implemented in ASICs and FPGAs,
including some high volume applications.
</p>
    </div>

    <div class="col-md-4">
<h3><i class="fa fa-github"></i> Open source</h3>
<p>
MyHDL is an open source, pure Python package.  
<a href="start/installation.html">Install with pip</a>
and enjoy the Python ecosystem immediately.
<a href="https://github.com/jandecaluwe/myhdl">Visit the project on Github.</a>
</p>
    </div>

</div>

<hr class="half-rule">
