# (OPEN DESIGN)

open_design "C:/D3120005043_zjh/designer/impl1/zjh_CE2.adb"
export -format "PDB" \
    -feature "prog_fpga"  \
    {C:/D3120005043_zjh/designer/impl1/zjh_CE2.pdb}
save_design "C:/D3120005043_zjh/designer/impl1/zjh_CE2.adb"

