library ieee;
use ieee.std_logic_1164.all;

package cpulib is
    -- Component για την ALU Control [cite: 36-41]
    component alus
        port (rbus,acload,zload,andop : in std_logic;
              orop,notop,xorop,aczero : in std_logic;
              acinc,plus,minus,drbus  : in std_logic;
              alus                    : out std_logic_vector(6 downto 0));
    end component;

    -- Component για τη Μνήμη [cite: 114]
    component extRAM
        port (address : in std_logic_vector(7 downto 0);
              clock   : in std_logic;
              data    : in std_logic_vector(7 downto 0);
              wren    : in std_logic;
              q       : out std_logic_vector(7 downto 0));
    end component;

    -- Εδώ προσθέτετε και τα υπόλοιπα components (Registers, Control Unit, Bus)
end cpulib;