<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___d_m_a___group4" xml:lang="en-US">
<title>Interrupts and flags management functions</title>
<indexterm><primary>Interrupts and flags management functions</primary></indexterm>
<para>

<para>Interrupts and flags management functions. </para>
 
</para>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para>FunctionalState <link linkend="_group___d_m_a___group4_1gaa4d631cdd6cd020106435f30c0c6fb15">DMA_GetCmdStatus</link> (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *DMAy_Streamx)</para>

<para>Returns the status of EN bit for the specified DMAy Streamx. </para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___d_m_a___group4_1ga9893809a7067861ec111f7d712ebf28d">DMA_GetFIFOStatus</link> (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *DMAy_Streamx)</para>

<para>Returns the current DMAy Streamx FIFO filled level. </para>
</listitem>
            <listitem><para>FlagStatus <link linkend="_group___d_m_a___group4_1ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</link> (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *DMAy_Streamx, uint32_t DMA_FLAG)</para>

<para>Checks whether the specified DMAy Streamx flag is set or not. </para>
</listitem>
            <listitem><para>void <link linkend="_group___d_m_a___group4_1ga510d62b4051f5a5de164e84b266b851d">DMA_ClearFlag</link> (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *DMAy_Streamx, uint32_t DMA_FLAG)</para>

<para>Clears the DMAy Streamx&apos;s pending flags. </para>
</listitem>
            <listitem><para>void <link linkend="_group___d_m_a___group4_1gab9c469a3f5d4aca5c97dee798ffc2f05">DMA_ITConfig</link> (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)</para>

<para>Enables or disables the specified DMAy Streamx interrupts. </para>
</listitem>
            <listitem><para>ITStatus <link linkend="_group___d_m_a___group4_1gad0ccf5f6548bd7cf8f2cae30393bb716">DMA_GetITStatus</link> (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *DMAy_Streamx, uint32_t DMA_IT)</para>

<para>Checks whether the specified DMAy Streamx interrupt has occurred or not. </para>
</listitem>
            <listitem><para>void <link linkend="_group___d_m_a___group4_1gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</link> (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *DMAy_Streamx, uint32_t DMA_IT)</para>

<para>Clears the DMAy Streamx&apos;s interrupt pending bits. </para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Interrupts and flags management functions. </para>

<para><literallayout><computeroutput> ===============================================================================
                  Interrupts and flags management functions
 ===============================================================================  

  This subsection provides functions allowing to
   - Check the DMA enable status
   - Check the FIFO status 
   - Configure the DMA Interrupts sources and check or clear the flags or pending bits status.   
   
 1. DMA Enable status:
   After configuring the DMA Stream (DMA_Init() function) and enabling the stream,
   it is recommended to check (or wait until) the DMA Stream is effectively enabled.
   A Stream may remain disabled if a configuration parameter is wrong.
   After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA
   Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, 
   the current data will be transferred and the Stream will be effectively disabled only after
   this data transfer completion.
   To monitor this state it is possible to use the following function:
     - FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
 
 2. FIFO Status:
   It is possible to monitor the FIFO status when a transfer is ongoing using the following 
   function:
     - uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
 
 3. DMA Interrupts and Flags:
  The user should identify which mode will be used in his application to manage the
  DMA controller events: Polling mode or Interrupt mode. 
    
  Polling Mode
  =============
    Each DMA stream can be managed through 4 event Flags:
    (x : DMA Stream number )
       1. DMA_FLAG_FEIFx  : to indicate that a FIFO Mode Transfer Error event occurred.
       2. DMA_FLAG_DMEIFx : to indicate that a Direct Mode Transfer Error event occurred.
       3. DMA_FLAG_TEIFx  : to indicate that a Transfer Error event occurred.
       4. DMA_FLAG_HTIFx  : to indicate that a Half-Transfer Complete event occurred.
       5. DMA_FLAG_TCIFx  : to indicate that a Transfer Complete event occurred .       

   In this Mode it is advised to use the following functions:
      - FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
      - void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);

  Interrupt Mode
  ===============
    Each DMA Stream can be managed through 4 Interrupts:

    Interrupt Source
    ----------------
       1. DMA_IT_FEIFx  : specifies the interrupt source for the  FIFO Mode Transfer Error event.
       2. DMA_IT_DMEIFx : specifies the interrupt source for the Direct Mode Transfer Error event.
       3. DMA_IT_TEIFx  : specifies the interrupt source for the Transfer Error event.
       4. DMA_IT_HTIFx  : specifies the interrupt source for the Half-Transfer Complete event.
       5. DMA_IT_TCIFx  : specifies the interrupt source for the a Transfer Complete event. 
     
  In this Mode it is advised to use the following functions:
     - void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState);
     - ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
     - void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);</computeroutput></literallayout> </para>
</section>
<section>
<title>Function Documentation</title>
<anchor xml:id="_group___d_m_a___group4_1ga510d62b4051f5a5de164e84b266b851d"/><section>
    <title>DMA_ClearFlag()</title>
<indexterm><primary>DMA_ClearFlag</primary><secondary>Interrupts and flags management functions</secondary></indexterm>
<indexterm><primary>Interrupts and flags management functions</primary><secondary>DMA_ClearFlag</secondary></indexterm>
<para><computeroutput>void DMA_ClearFlag (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> * DMAy_Streamx, uint32_t DMA_FLAG)</computeroutput></para><para>

<para>Clears the DMAy Streamx&apos;s pending flags. </para>
</para>

<para>
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>DMAy_Streamx</entry><entry>
<para>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </para>
</entry>
                            </row>
                            <row>
<entry>DMA_FLAG</entry><entry>
<para>specifies the flag to clear. This parameter can be any combination of the following values: <itemizedlist>
<listitem>
<para>DMA_FLAG_TCIFx: Streamx transfer complete flag </para>
</listitem>
<listitem>
<para>DMA_FLAG_HTIFx: Streamx half transfer complete flag </para>
</listitem>
<listitem>
<para>DMA_FLAG_TEIFx: Streamx transfer error flag </para>
</listitem>
<listitem>
<para>DMA_FLAG_DMEIFx: Streamx direct mode error flag </para>
</listitem>
<listitem>
<para>DMA_FLAG_FEIFx: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream. <?linebreak?> </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                
                <formalpara>
                    <title>
Return values</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>None</entry><entry>
<para></para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
</section>
<anchor xml:id="_group___d_m_a___group4_1gad5433018889cd36140d98bb380c4e76e"/><section>
    <title>DMA_ClearITPendingBit()</title>
<indexterm><primary>DMA_ClearITPendingBit</primary><secondary>Interrupts and flags management functions</secondary></indexterm>
<indexterm><primary>Interrupts and flags management functions</primary><secondary>DMA_ClearITPendingBit</secondary></indexterm>
<para><computeroutput>void DMA_ClearITPendingBit (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> * DMAy_Streamx, uint32_t DMA_IT)</computeroutput></para><para>

<para>Clears the DMAy Streamx&apos;s interrupt pending bits. </para>
</para>

<para>
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>DMAy_Streamx</entry><entry>
<para>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </para>
</entry>
                            </row>
                            <row>
<entry>DMA_IT</entry><entry>
<para>specifies the DMA interrupt pending bit to clear. This parameter can be any combination of the following values: <itemizedlist>
<listitem>
<para>DMA_IT_TCIFx: Streamx transfer complete interrupt </para>
</listitem>
<listitem>
<para>DMA_IT_HTIFx: Streamx half transfer complete interrupt </para>
</listitem>
<listitem>
<para>DMA_IT_TEIFx: Streamx transfer error interrupt </para>
</listitem>
<listitem>
<para>DMA_IT_DMEIFx: Streamx direct mode error interrupt </para>
</listitem>
<listitem>
<para>DMA_IT_FEIFx: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream. </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                
                <formalpara>
                    <title>
Return values</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>None</entry><entry>
<para></para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
</section>
<anchor xml:id="_group___d_m_a___group4_1gaa4d631cdd6cd020106435f30c0c6fb15"/><section>
    <title>DMA_GetCmdStatus()</title>
<indexterm><primary>DMA_GetCmdStatus</primary><secondary>Interrupts and flags management functions</secondary></indexterm>
<indexterm><primary>Interrupts and flags management functions</primary><secondary>DMA_GetCmdStatus</secondary></indexterm>
<para><computeroutput>FunctionalState DMA_GetCmdStatus (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> * DMAy_Streamx)</computeroutput></para><para>

<para>Returns the status of EN bit for the specified DMAy Streamx. </para>
</para>

<para>
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>DMAy_Streamx</entry><entry>
<para>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                <note><title>Note</title>

<para>After configuring the DMA Stream (<link linkend="_group___d_m_a___group1_1gaced8a4149acfb0a50b50e63273a87148">DMA_Init()</link> function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong. After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after the transfer of this single data is finished. <?linebreak?></para>
</note>

                <formalpara>
                    <title>
Return values</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>Current</entry><entry>
<para>state of the DMAy Streamx (ENABLE or DISABLE). </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
</section>
<anchor xml:id="_group___d_m_a___group4_1ga9893809a7067861ec111f7d712ebf28d"/><section>
    <title>DMA_GetFIFOStatus()</title>
<indexterm><primary>DMA_GetFIFOStatus</primary><secondary>Interrupts and flags management functions</secondary></indexterm>
<indexterm><primary>Interrupts and flags management functions</primary><secondary>DMA_GetFIFOStatus</secondary></indexterm>
<para><computeroutput>uint32_t DMA_GetFIFOStatus (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> * DMAy_Streamx)</computeroutput></para><para>

<para>Returns the current DMAy Streamx FIFO filled level. </para>
</para>

<para>
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>DMAy_Streamx</entry><entry>
<para>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                
                <formalpara>
                    <title>
Return values</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>The</entry><entry>
<para>FIFO filling state.<itemizedlist>
<listitem>
<para>DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full and not empty.</para>
</listitem><listitem>
<para>DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.</para>
</listitem><listitem>
<para>DMA_FIFOStatus_HalfFull: if more than 1 half-full.</para>
</listitem><listitem>
<para>DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.</para>
</listitem><listitem>
<para>DMA_FIFOStatus_Empty: when FIFO is empty</para>
</listitem><listitem>
<para>DMA_FIFOStatus_Full: when FIFO is full </para>
</listitem></itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
</section>
<anchor xml:id="_group___d_m_a___group4_1ga10cfc0fe31d64a1fd8fb3efb4ae2a411"/><section>
    <title>DMA_GetFlagStatus()</title>
<indexterm><primary>DMA_GetFlagStatus</primary><secondary>Interrupts and flags management functions</secondary></indexterm>
<indexterm><primary>Interrupts and flags management functions</primary><secondary>DMA_GetFlagStatus</secondary></indexterm>
<para><computeroutput>FlagStatus DMA_GetFlagStatus (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> * DMAy_Streamx, uint32_t DMA_FLAG)</computeroutput></para><para>

<para>Checks whether the specified DMAy Streamx flag is set or not. </para>
</para>

<para>
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>DMAy_Streamx</entry><entry>
<para>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </para>
</entry>
                            </row>
                            <row>
<entry>DMA_FLAG</entry><entry>
<para>specifies the flag to check. This parameter can be one of the following values: <itemizedlist>
<listitem>
<para>DMA_FLAG_TCIFx: Streamx transfer complete flag </para>
</listitem>
<listitem>
<para>DMA_FLAG_HTIFx: Streamx half transfer complete flag </para>
</listitem>
<listitem>
<para>DMA_FLAG_TEIFx: Streamx transfer error flag </para>
</listitem>
<listitem>
<para>DMA_FLAG_DMEIFx: Streamx direct mode error flag </para>
</listitem>
<listitem>
<para>DMA_FLAG_FEIFx: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream. </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                
                <formalpara>
                    <title>
Return values</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>The</entry><entry>
<para>new state of DMA_FLAG (SET or RESET). </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
</section>
<anchor xml:id="_group___d_m_a___group4_1gad0ccf5f6548bd7cf8f2cae30393bb716"/><section>
    <title>DMA_GetITStatus()</title>
<indexterm><primary>DMA_GetITStatus</primary><secondary>Interrupts and flags management functions</secondary></indexterm>
<indexterm><primary>Interrupts and flags management functions</primary><secondary>DMA_GetITStatus</secondary></indexterm>
<para><computeroutput>ITStatus DMA_GetITStatus (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> * DMAy_Streamx, uint32_t DMA_IT)</computeroutput></para><para>

<para>Checks whether the specified DMAy Streamx interrupt has occurred or not. </para>
</para>

<para>
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>DMAy_Streamx</entry><entry>
<para>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </para>
</entry>
                            </row>
                            <row>
<entry>DMA_IT</entry><entry>
<para>specifies the DMA interrupt source to check. This parameter can be one of the following values: <itemizedlist>
<listitem>
<para>DMA_IT_TCIFx: Streamx transfer complete interrupt </para>
</listitem>
<listitem>
<para>DMA_IT_HTIFx: Streamx half transfer complete interrupt </para>
</listitem>
<listitem>
<para>DMA_IT_TEIFx: Streamx transfer error interrupt </para>
</listitem>
<listitem>
<para>DMA_IT_DMEIFx: Streamx direct mode error interrupt </para>
</listitem>
<listitem>
<para>DMA_IT_FEIFx: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream. </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                
                <formalpara>
                    <title>
Return values</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>The</entry><entry>
<para>new state of DMA_IT (SET or RESET). </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
</section>
<anchor xml:id="_group___d_m_a___group4_1gab9c469a3f5d4aca5c97dee798ffc2f05"/><section>
    <title>DMA_ITConfig()</title>
<indexterm><primary>DMA_ITConfig</primary><secondary>Interrupts and flags management functions</secondary></indexterm>
<indexterm><primary>Interrupts and flags management functions</primary><secondary>DMA_ITConfig</secondary></indexterm>
<para><computeroutput>void DMA_ITConfig (<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> * DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)</computeroutput></para><para>

<para>Enables or disables the specified DMAy Streamx interrupts. </para>
</para>

<para>
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>DMAy_Streamx</entry><entry>
<para>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </para>
</entry>
                            </row>
                            <row>
<entry>DMA_IT</entry><entry>
<para>specifies the DMA interrupt sources to be enabled or disabled. This parameter can be any combination of the following values: <itemizedlist>
<listitem>
<para>DMA_IT_TC: Transfer complete interrupt mask </para>
</listitem>
<listitem>
<para>DMA_IT_HT: Half transfer complete interrupt mask </para>
</listitem>
<listitem>
<para>DMA_IT_TE: Transfer error interrupt mask </para>
</listitem>
<listitem>
<para>DMA_IT_FE: FIFO error interrupt mask </para>
</listitem>
</itemizedlist>
</para>
</entry>
                            </row>
                            <row>
<entry>NewState</entry><entry>
<para>new state of the specified DMA interrupts. This parameter can be: ENABLE or DISABLE. </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                
                <formalpara>
                    <title>
Return values</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="2" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>None</entry><entry>
<para></para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
</section>
</section>
</section>
