
BMX055.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a20  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08008bc0  08008bc0  00018bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c64  08008c64  00020180  2**0
                  CONTENTS
  4 .ARM          00000008  08008c64  08008c64  00018c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c6c  08008c6c  00020180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c6c  08008c6c  00018c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c70  08008c70  00018c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000180  20000000  08008c74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c94  20000180  08008df4  00020180  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001e14  08008df4  00021e14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ab9  00000000  00000000  000201b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fa7  00000000  00000000  00031c69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e48  00000000  00000000  00034c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cf8  00000000  00000000  00035a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019383  00000000  00000000  00036750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000138ac  00000000  00000000  0004fad3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008aa77  00000000  00000000  0006337f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eddf6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e1c  00000000  00000000  000ede48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000180 	.word	0x20000180
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008ba8 	.word	0x08008ba8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000184 	.word	0x20000184
 80001dc:	08008ba8 	.word	0x08008ba8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b086      	sub	sp, #24
 8000588:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint32_t debug = 0;
 800058a:	2300      	movs	r3, #0
 800058c:	60fb      	str	r3, [r7, #12]
	uint8_t size = 0;
 800058e:	2300      	movs	r3, #0
 8000590:	72fb      	strb	r3, [r7, #11]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000592:	f000 fa2b 	bl	80009ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000596:	f000 f833 	bl	8000600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059a:	f000 f8c7 	bl	800072c <MX_GPIO_Init>
  MX_I2C1_Init();
 800059e:	f000 f897 	bl	80006d0 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 80005a2:	f007 f951 	bl	8007848 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

//  SearchDevice(&hi2c1);


  if(BMX055_Init(&hi2c1) != 0 ){
 80005a6:	4813      	ldr	r0, [pc, #76]	; (80005f4 <main+0x70>)
 80005a8:	f006 ffe2 	bl	8007570 <BMX055_Init>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d000      	beq.n	80005b4 <main+0x30>
	  while(1);
 80005b2:	e7fe      	b.n	80005b2 <main+0x2e>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(100);
 80005b4:	2064      	movs	r0, #100	; 0x64
 80005b6:	f000 fa8b 	bl	8000ad0 <HAL_Delay>
//	  size = sprintf((char *)buffer, "WHO IAM 0x%X Shall be 0x%X\n\r", (int)readData, (int)0x32);
//	  CDC_Transmit_FS(buffer, size);
//	  debug= 0;

	  int16_t destination[3];
	  readAccelData(destination, &hi2c1);
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	490d      	ldr	r1, [pc, #52]	; (80005f4 <main+0x70>)
 80005be:	4618      	mov	r0, r3
 80005c0:	f007 f8f8 	bl	80077b4 <readAccelData>

	  size = sprintf((char *)buffer, "Acc: %d %d %d\n\r", (int)destination[0], (int)destination[1], (int)destination[2]);
 80005c4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80005c8:	461a      	mov	r2, r3
 80005ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005ce:	4619      	mov	r1, r3
 80005d0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80005d4:	9300      	str	r3, [sp, #0]
 80005d6:	460b      	mov	r3, r1
 80005d8:	4907      	ldr	r1, [pc, #28]	; (80005f8 <main+0x74>)
 80005da:	4808      	ldr	r0, [pc, #32]	; (80005fc <main+0x78>)
 80005dc:	f007 fe76 	bl	80082cc <siprintf>
 80005e0:	4603      	mov	r3, r0
 80005e2:	72fb      	strb	r3, [r7, #11]
	  CDC_Transmit_FS(buffer, size);
 80005e4:	7afb      	ldrb	r3, [r7, #11]
 80005e6:	b29b      	uxth	r3, r3
 80005e8:	4619      	mov	r1, r3
 80005ea:	4804      	ldr	r0, [pc, #16]	; (80005fc <main+0x78>)
 80005ec:	f007 f9ea 	bl	80079c4 <CDC_Transmit_FS>
  {
 80005f0:	e7e0      	b.n	80005b4 <main+0x30>
 80005f2:	bf00      	nop
 80005f4:	2000019c 	.word	0x2000019c
 80005f8:	08008bc0 	.word	0x08008bc0
 80005fc:	20000000 	.word	0x20000000

08000600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b094      	sub	sp, #80	; 0x50
 8000604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000606:	f107 0320 	add.w	r3, r7, #32
 800060a:	2230      	movs	r2, #48	; 0x30
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f007 fe54 	bl	80082bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000614:	f107 030c 	add.w	r3, r7, #12
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
 8000622:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000624:	2300      	movs	r3, #0
 8000626:	60bb      	str	r3, [r7, #8]
 8000628:	4b27      	ldr	r3, [pc, #156]	; (80006c8 <SystemClock_Config+0xc8>)
 800062a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800062c:	4a26      	ldr	r2, [pc, #152]	; (80006c8 <SystemClock_Config+0xc8>)
 800062e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000632:	6413      	str	r3, [r2, #64]	; 0x40
 8000634:	4b24      	ldr	r3, [pc, #144]	; (80006c8 <SystemClock_Config+0xc8>)
 8000636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800063c:	60bb      	str	r3, [r7, #8]
 800063e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000640:	2300      	movs	r3, #0
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	4b21      	ldr	r3, [pc, #132]	; (80006cc <SystemClock_Config+0xcc>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a20      	ldr	r2, [pc, #128]	; (80006cc <SystemClock_Config+0xcc>)
 800064a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800064e:	6013      	str	r3, [r2, #0]
 8000650:	4b1e      	ldr	r3, [pc, #120]	; (80006cc <SystemClock_Config+0xcc>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800065c:	2301      	movs	r3, #1
 800065e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000660:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000664:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000666:	2302      	movs	r3, #2
 8000668:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800066a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800066e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000670:	2319      	movs	r3, #25
 8000672:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000674:	23c0      	movs	r3, #192	; 0xc0
 8000676:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000678:	2302      	movs	r3, #2
 800067a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800067c:	2304      	movs	r3, #4
 800067e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000680:	f107 0320 	add.w	r3, r7, #32
 8000684:	4618      	mov	r0, r3
 8000686:	f002 ff19 	bl	80034bc <HAL_RCC_OscConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000690:	f000 f890 	bl	80007b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000694:	230f      	movs	r3, #15
 8000696:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000698:	2302      	movs	r3, #2
 800069a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006aa:	f107 030c 	add.w	r3, r7, #12
 80006ae:	2103      	movs	r1, #3
 80006b0:	4618      	mov	r0, r3
 80006b2:	f003 f97b 	bl	80039ac <HAL_RCC_ClockConfig>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006bc:	f000 f87a 	bl	80007b4 <Error_Handler>
  }
}
 80006c0:	bf00      	nop
 80006c2:	3750      	adds	r7, #80	; 0x50
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40007000 	.word	0x40007000

080006d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006d4:	4b12      	ldr	r3, [pc, #72]	; (8000720 <MX_I2C1_Init+0x50>)
 80006d6:	4a13      	ldr	r2, [pc, #76]	; (8000724 <MX_I2C1_Init+0x54>)
 80006d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006da:	4b11      	ldr	r3, [pc, #68]	; (8000720 <MX_I2C1_Init+0x50>)
 80006dc:	4a12      	ldr	r2, [pc, #72]	; (8000728 <MX_I2C1_Init+0x58>)
 80006de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006e0:	4b0f      	ldr	r3, [pc, #60]	; (8000720 <MX_I2C1_Init+0x50>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <MX_I2C1_Init+0x50>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006ec:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <MX_I2C1_Init+0x50>)
 80006ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <MX_I2C1_Init+0x50>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006fa:	4b09      	ldr	r3, [pc, #36]	; (8000720 <MX_I2C1_Init+0x50>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000700:	4b07      	ldr	r3, [pc, #28]	; (8000720 <MX_I2C1_Init+0x50>)
 8000702:	2200      	movs	r2, #0
 8000704:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000706:	4b06      	ldr	r3, [pc, #24]	; (8000720 <MX_I2C1_Init+0x50>)
 8000708:	2200      	movs	r2, #0
 800070a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800070c:	4804      	ldr	r0, [pc, #16]	; (8000720 <MX_I2C1_Init+0x50>)
 800070e:	f000 fc99 	bl	8001044 <HAL_I2C_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000718:	f000 f84c 	bl	80007b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}
 8000720:	2000019c 	.word	0x2000019c
 8000724:	40005400 	.word	0x40005400
 8000728:	000186a0 	.word	0x000186a0

0800072c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800072c:	b480      	push	{r7}
 800072e:	b085      	sub	sp, #20
 8000730:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	60fb      	str	r3, [r7, #12]
 8000736:	4b1e      	ldr	r3, [pc, #120]	; (80007b0 <MX_GPIO_Init+0x84>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	4a1d      	ldr	r2, [pc, #116]	; (80007b0 <MX_GPIO_Init+0x84>)
 800073c:	f043 0304 	orr.w	r3, r3, #4
 8000740:	6313      	str	r3, [r2, #48]	; 0x30
 8000742:	4b1b      	ldr	r3, [pc, #108]	; (80007b0 <MX_GPIO_Init+0x84>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	f003 0304 	and.w	r3, r3, #4
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	60bb      	str	r3, [r7, #8]
 8000752:	4b17      	ldr	r3, [pc, #92]	; (80007b0 <MX_GPIO_Init+0x84>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	4a16      	ldr	r2, [pc, #88]	; (80007b0 <MX_GPIO_Init+0x84>)
 8000758:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800075c:	6313      	str	r3, [r2, #48]	; 0x30
 800075e:	4b14      	ldr	r3, [pc, #80]	; (80007b0 <MX_GPIO_Init+0x84>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000766:	60bb      	str	r3, [r7, #8]
 8000768:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	607b      	str	r3, [r7, #4]
 800076e:	4b10      	ldr	r3, [pc, #64]	; (80007b0 <MX_GPIO_Init+0x84>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	4a0f      	ldr	r2, [pc, #60]	; (80007b0 <MX_GPIO_Init+0x84>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	6313      	str	r3, [r2, #48]	; 0x30
 800077a:	4b0d      	ldr	r3, [pc, #52]	; (80007b0 <MX_GPIO_Init+0x84>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	607b      	str	r3, [r7, #4]
 8000784:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	603b      	str	r3, [r7, #0]
 800078a:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <MX_GPIO_Init+0x84>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a08      	ldr	r2, [pc, #32]	; (80007b0 <MX_GPIO_Init+0x84>)
 8000790:	f043 0302 	orr.w	r3, r3, #2
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <MX_GPIO_Init+0x84>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0302 	and.w	r3, r3, #2
 800079e:	603b      	str	r3, [r7, #0]
 80007a0:	683b      	ldr	r3, [r7, #0]

}
 80007a2:	bf00      	nop
 80007a4:	3714      	adds	r7, #20
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	40023800 	.word	0x40023800

080007b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b8:	b672      	cpsid	i
}
 80007ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007bc:	e7fe      	b.n	80007bc <Error_Handler+0x8>
	...

080007c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	4b10      	ldr	r3, [pc, #64]	; (800080c <HAL_MspInit+0x4c>)
 80007cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ce:	4a0f      	ldr	r2, [pc, #60]	; (800080c <HAL_MspInit+0x4c>)
 80007d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007d4:	6453      	str	r3, [r2, #68]	; 0x44
 80007d6:	4b0d      	ldr	r3, [pc, #52]	; (800080c <HAL_MspInit+0x4c>)
 80007d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	603b      	str	r3, [r7, #0]
 80007e6:	4b09      	ldr	r3, [pc, #36]	; (800080c <HAL_MspInit+0x4c>)
 80007e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ea:	4a08      	ldr	r2, [pc, #32]	; (800080c <HAL_MspInit+0x4c>)
 80007ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f0:	6413      	str	r3, [r2, #64]	; 0x40
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <HAL_MspInit+0x4c>)
 80007f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007fa:	603b      	str	r3, [r7, #0]
 80007fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007fe:	bf00      	nop
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800

08000810 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08a      	sub	sp, #40	; 0x28
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000818:	f107 0314 	add.w	r3, r7, #20
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a19      	ldr	r2, [pc, #100]	; (8000894 <HAL_I2C_MspInit+0x84>)
 800082e:	4293      	cmp	r3, r2
 8000830:	d12b      	bne.n	800088a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	613b      	str	r3, [r7, #16]
 8000836:	4b18      	ldr	r3, [pc, #96]	; (8000898 <HAL_I2C_MspInit+0x88>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	4a17      	ldr	r2, [pc, #92]	; (8000898 <HAL_I2C_MspInit+0x88>)
 800083c:	f043 0302 	orr.w	r3, r3, #2
 8000840:	6313      	str	r3, [r2, #48]	; 0x30
 8000842:	4b15      	ldr	r3, [pc, #84]	; (8000898 <HAL_I2C_MspInit+0x88>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	f003 0302 	and.w	r3, r3, #2
 800084a:	613b      	str	r3, [r7, #16]
 800084c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800084e:	23c0      	movs	r3, #192	; 0xc0
 8000850:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000852:	2312      	movs	r3, #18
 8000854:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800085a:	2303      	movs	r3, #3
 800085c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800085e:	2304      	movs	r3, #4
 8000860:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000862:	f107 0314 	add.w	r3, r7, #20
 8000866:	4619      	mov	r1, r3
 8000868:	480c      	ldr	r0, [pc, #48]	; (800089c <HAL_I2C_MspInit+0x8c>)
 800086a:	f000 fa67 	bl	8000d3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	60fb      	str	r3, [r7, #12]
 8000872:	4b09      	ldr	r3, [pc, #36]	; (8000898 <HAL_I2C_MspInit+0x88>)
 8000874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000876:	4a08      	ldr	r2, [pc, #32]	; (8000898 <HAL_I2C_MspInit+0x88>)
 8000878:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800087c:	6413      	str	r3, [r2, #64]	; 0x40
 800087e:	4b06      	ldr	r3, [pc, #24]	; (8000898 <HAL_I2C_MspInit+0x88>)
 8000880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000882:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800088a:	bf00      	nop
 800088c:	3728      	adds	r7, #40	; 0x28
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40005400 	.word	0x40005400
 8000898:	40023800 	.word	0x40023800
 800089c:	40020400 	.word	0x40020400

080008a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008a4:	e7fe      	b.n	80008a4 <NMI_Handler+0x4>

080008a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a6:	b480      	push	{r7}
 80008a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008aa:	e7fe      	b.n	80008aa <HardFault_Handler+0x4>

080008ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b0:	e7fe      	b.n	80008b0 <MemManage_Handler+0x4>

080008b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b2:	b480      	push	{r7}
 80008b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b6:	e7fe      	b.n	80008b6 <BusFault_Handler+0x4>

080008b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008bc:	e7fe      	b.n	80008bc <UsageFault_Handler+0x4>

080008be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr

080008cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr

080008da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008de:	bf00      	nop
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr

080008e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ec:	f000 f8d0 	bl	8000a90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80008f8:	4802      	ldr	r0, [pc, #8]	; (8000904 <OTG_FS_IRQHandler+0x10>)
 80008fa:	f001 fcb2 	bl	8002262 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	200016d8 	.word	0x200016d8

08000908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000910:	4a14      	ldr	r2, [pc, #80]	; (8000964 <_sbrk+0x5c>)
 8000912:	4b15      	ldr	r3, [pc, #84]	; (8000968 <_sbrk+0x60>)
 8000914:	1ad3      	subs	r3, r2, r3
 8000916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800091c:	4b13      	ldr	r3, [pc, #76]	; (800096c <_sbrk+0x64>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d102      	bne.n	800092a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000924:	4b11      	ldr	r3, [pc, #68]	; (800096c <_sbrk+0x64>)
 8000926:	4a12      	ldr	r2, [pc, #72]	; (8000970 <_sbrk+0x68>)
 8000928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800092a:	4b10      	ldr	r3, [pc, #64]	; (800096c <_sbrk+0x64>)
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4413      	add	r3, r2
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	429a      	cmp	r2, r3
 8000936:	d207      	bcs.n	8000948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000938:	f007 fc96 	bl	8008268 <__errno>
 800093c:	4603      	mov	r3, r0
 800093e:	220c      	movs	r2, #12
 8000940:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000942:	f04f 33ff 	mov.w	r3, #4294967295
 8000946:	e009      	b.n	800095c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000948:	4b08      	ldr	r3, [pc, #32]	; (800096c <_sbrk+0x64>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800094e:	4b07      	ldr	r3, [pc, #28]	; (800096c <_sbrk+0x64>)
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4413      	add	r3, r2
 8000956:	4a05      	ldr	r2, [pc, #20]	; (800096c <_sbrk+0x64>)
 8000958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800095a:	68fb      	ldr	r3, [r7, #12]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3718      	adds	r7, #24
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20020000 	.word	0x20020000
 8000968:	00000400 	.word	0x00000400
 800096c:	200001f0 	.word	0x200001f0
 8000970:	20001e18 	.word	0x20001e18

08000974 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000978:	4b06      	ldr	r3, [pc, #24]	; (8000994 <SystemInit+0x20>)
 800097a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800097e:	4a05      	ldr	r2, [pc, #20]	; (8000994 <SystemInit+0x20>)
 8000980:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000984:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000988:	bf00      	nop
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	e000ed00 	.word	0xe000ed00

08000998 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000998:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009d0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800099c:	480d      	ldr	r0, [pc, #52]	; (80009d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800099e:	490e      	ldr	r1, [pc, #56]	; (80009d8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80009a0:	4a0e      	ldr	r2, [pc, #56]	; (80009dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a4:	e002      	b.n	80009ac <LoopCopyDataInit>

080009a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009aa:	3304      	adds	r3, #4

080009ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b0:	d3f9      	bcc.n	80009a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009b2:	4a0b      	ldr	r2, [pc, #44]	; (80009e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80009b4:	4c0b      	ldr	r4, [pc, #44]	; (80009e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80009b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009b8:	e001      	b.n	80009be <LoopFillZerobss>

080009ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009bc:	3204      	adds	r2, #4

080009be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c0:	d3fb      	bcc.n	80009ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80009c2:	f7ff ffd7 	bl	8000974 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009c6:	f007 fc55 	bl	8008274 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009ca:	f7ff fddb 	bl	8000584 <main>
  bx  lr    
 80009ce:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80009d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d8:	20000180 	.word	0x20000180
  ldr r2, =_sidata
 80009dc:	08008c74 	.word	0x08008c74
  ldr r2, =_sbss
 80009e0:	20000180 	.word	0x20000180
  ldr r4, =_ebss
 80009e4:	20001e14 	.word	0x20001e14

080009e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009e8:	e7fe      	b.n	80009e8 <ADC_IRQHandler>
	...

080009ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009f0:	4b0e      	ldr	r3, [pc, #56]	; (8000a2c <HAL_Init+0x40>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a0d      	ldr	r2, [pc, #52]	; (8000a2c <HAL_Init+0x40>)
 80009f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009fc:	4b0b      	ldr	r3, [pc, #44]	; (8000a2c <HAL_Init+0x40>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a0a      	ldr	r2, [pc, #40]	; (8000a2c <HAL_Init+0x40>)
 8000a02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a08:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <HAL_Init+0x40>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a07      	ldr	r2, [pc, #28]	; (8000a2c <HAL_Init+0x40>)
 8000a0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a14:	2003      	movs	r0, #3
 8000a16:	f000 f94f 	bl	8000cb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a1a:	200f      	movs	r0, #15
 8000a1c:	f000 f808 	bl	8000a30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a20:	f7ff fece 	bl	80007c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a24:	2300      	movs	r3, #0
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	40023c00 	.word	0x40023c00

08000a30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a38:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <HAL_InitTick+0x54>)
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	4b12      	ldr	r3, [pc, #72]	; (8000a88 <HAL_InitTick+0x58>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	4619      	mov	r1, r3
 8000a42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f000 f967 	bl	8000d22 <HAL_SYSTICK_Config>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	e00e      	b.n	8000a7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2b0f      	cmp	r3, #15
 8000a62:	d80a      	bhi.n	8000a7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a64:	2200      	movs	r2, #0
 8000a66:	6879      	ldr	r1, [r7, #4]
 8000a68:	f04f 30ff 	mov.w	r0, #4294967295
 8000a6c:	f000 f92f 	bl	8000cce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a70:	4a06      	ldr	r2, [pc, #24]	; (8000a8c <HAL_InitTick+0x5c>)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a76:	2300      	movs	r3, #0
 8000a78:	e000      	b.n	8000a7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	20000020 	.word	0x20000020
 8000a88:	20000028 	.word	0x20000028
 8000a8c:	20000024 	.word	0x20000024

08000a90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a94:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <HAL_IncTick+0x20>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	461a      	mov	r2, r3
 8000a9a:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <HAL_IncTick+0x24>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	4a04      	ldr	r2, [pc, #16]	; (8000ab4 <HAL_IncTick+0x24>)
 8000aa2:	6013      	str	r3, [r2, #0]
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	20000028 	.word	0x20000028
 8000ab4:	200001f4 	.word	0x200001f4

08000ab8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  return uwTick;
 8000abc:	4b03      	ldr	r3, [pc, #12]	; (8000acc <HAL_GetTick+0x14>)
 8000abe:	681b      	ldr	r3, [r3, #0]
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	200001f4 	.word	0x200001f4

08000ad0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ad8:	f7ff ffee 	bl	8000ab8 <HAL_GetTick>
 8000adc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ae8:	d005      	beq.n	8000af6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aea:	4b0a      	ldr	r3, [pc, #40]	; (8000b14 <HAL_Delay+0x44>)
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	461a      	mov	r2, r3
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	4413      	add	r3, r2
 8000af4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000af6:	bf00      	nop
 8000af8:	f7ff ffde 	bl	8000ab8 <HAL_GetTick>
 8000afc:	4602      	mov	r2, r0
 8000afe:	68bb      	ldr	r3, [r7, #8]
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	68fa      	ldr	r2, [r7, #12]
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d8f7      	bhi.n	8000af8 <HAL_Delay+0x28>
  {
  }
}
 8000b08:	bf00      	nop
 8000b0a:	bf00      	nop
 8000b0c:	3710      	adds	r7, #16
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	20000028 	.word	0x20000028

08000b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b085      	sub	sp, #20
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <__NVIC_SetPriorityGrouping+0x44>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b2e:	68ba      	ldr	r2, [r7, #8]
 8000b30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b34:	4013      	ands	r3, r2
 8000b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b4a:	4a04      	ldr	r2, [pc, #16]	; (8000b5c <__NVIC_SetPriorityGrouping+0x44>)
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	60d3      	str	r3, [r2, #12]
}
 8000b50:	bf00      	nop
 8000b52:	3714      	adds	r7, #20
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	e000ed00 	.word	0xe000ed00

08000b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b64:	4b04      	ldr	r3, [pc, #16]	; (8000b78 <__NVIC_GetPriorityGrouping+0x18>)
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	0a1b      	lsrs	r3, r3, #8
 8000b6a:	f003 0307 	and.w	r3, r3, #7
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	db0b      	blt.n	8000ba6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	f003 021f 	and.w	r2, r3, #31
 8000b94:	4907      	ldr	r1, [pc, #28]	; (8000bb4 <__NVIC_EnableIRQ+0x38>)
 8000b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9a:	095b      	lsrs	r3, r3, #5
 8000b9c:	2001      	movs	r0, #1
 8000b9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ba6:	bf00      	nop
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	e000e100 	.word	0xe000e100

08000bb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	6039      	str	r1, [r7, #0]
 8000bc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	db0a      	blt.n	8000be2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	b2da      	uxtb	r2, r3
 8000bd0:	490c      	ldr	r1, [pc, #48]	; (8000c04 <__NVIC_SetPriority+0x4c>)
 8000bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd6:	0112      	lsls	r2, r2, #4
 8000bd8:	b2d2      	uxtb	r2, r2
 8000bda:	440b      	add	r3, r1
 8000bdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000be0:	e00a      	b.n	8000bf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	b2da      	uxtb	r2, r3
 8000be6:	4908      	ldr	r1, [pc, #32]	; (8000c08 <__NVIC_SetPriority+0x50>)
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	f003 030f 	and.w	r3, r3, #15
 8000bee:	3b04      	subs	r3, #4
 8000bf0:	0112      	lsls	r2, r2, #4
 8000bf2:	b2d2      	uxtb	r2, r2
 8000bf4:	440b      	add	r3, r1
 8000bf6:	761a      	strb	r2, [r3, #24]
}
 8000bf8:	bf00      	nop
 8000bfa:	370c      	adds	r7, #12
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	e000e100 	.word	0xe000e100
 8000c08:	e000ed00 	.word	0xe000ed00

08000c0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b089      	sub	sp, #36	; 0x24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	f003 0307 	and.w	r3, r3, #7
 8000c1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c20:	69fb      	ldr	r3, [r7, #28]
 8000c22:	f1c3 0307 	rsb	r3, r3, #7
 8000c26:	2b04      	cmp	r3, #4
 8000c28:	bf28      	it	cs
 8000c2a:	2304      	movcs	r3, #4
 8000c2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	3304      	adds	r3, #4
 8000c32:	2b06      	cmp	r3, #6
 8000c34:	d902      	bls.n	8000c3c <NVIC_EncodePriority+0x30>
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	3b03      	subs	r3, #3
 8000c3a:	e000      	b.n	8000c3e <NVIC_EncodePriority+0x32>
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c40:	f04f 32ff 	mov.w	r2, #4294967295
 8000c44:	69bb      	ldr	r3, [r7, #24]
 8000c46:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4a:	43da      	mvns	r2, r3
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	401a      	ands	r2, r3
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c54:	f04f 31ff 	mov.w	r1, #4294967295
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5e:	43d9      	mvns	r1, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c64:	4313      	orrs	r3, r2
         );
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3724      	adds	r7, #36	; 0x24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
	...

08000c74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c84:	d301      	bcc.n	8000c8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c86:	2301      	movs	r3, #1
 8000c88:	e00f      	b.n	8000caa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c8a:	4a0a      	ldr	r2, [pc, #40]	; (8000cb4 <SysTick_Config+0x40>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c92:	210f      	movs	r1, #15
 8000c94:	f04f 30ff 	mov.w	r0, #4294967295
 8000c98:	f7ff ff8e 	bl	8000bb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c9c:	4b05      	ldr	r3, [pc, #20]	; (8000cb4 <SysTick_Config+0x40>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ca2:	4b04      	ldr	r3, [pc, #16]	; (8000cb4 <SysTick_Config+0x40>)
 8000ca4:	2207      	movs	r2, #7
 8000ca6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	e000e010 	.word	0xe000e010

08000cb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff ff29 	bl	8000b18 <__NVIC_SetPriorityGrouping>
}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b086      	sub	sp, #24
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	60b9      	str	r1, [r7, #8]
 8000cd8:	607a      	str	r2, [r7, #4]
 8000cda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ce0:	f7ff ff3e 	bl	8000b60 <__NVIC_GetPriorityGrouping>
 8000ce4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ce6:	687a      	ldr	r2, [r7, #4]
 8000ce8:	68b9      	ldr	r1, [r7, #8]
 8000cea:	6978      	ldr	r0, [r7, #20]
 8000cec:	f7ff ff8e 	bl	8000c0c <NVIC_EncodePriority>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cf6:	4611      	mov	r1, r2
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff ff5d 	bl	8000bb8 <__NVIC_SetPriority>
}
 8000cfe:	bf00      	nop
 8000d00:	3718      	adds	r7, #24
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b082      	sub	sp, #8
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff ff31 	bl	8000b7c <__NVIC_EnableIRQ>
}
 8000d1a:	bf00      	nop
 8000d1c:	3708      	adds	r7, #8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}

08000d22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b082      	sub	sp, #8
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	f7ff ffa2 	bl	8000c74 <SysTick_Config>
 8000d30:	4603      	mov	r3, r0
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
	...

08000d3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b089      	sub	sp, #36	; 0x24
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d52:	2300      	movs	r3, #0
 8000d54:	61fb      	str	r3, [r7, #28]
 8000d56:	e159      	b.n	800100c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d58:	2201      	movs	r2, #1
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	697a      	ldr	r2, [r7, #20]
 8000d68:	4013      	ands	r3, r2
 8000d6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d6c:	693a      	ldr	r2, [r7, #16]
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	f040 8148 	bne.w	8001006 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	f003 0303 	and.w	r3, r3, #3
 8000d7e:	2b01      	cmp	r3, #1
 8000d80:	d005      	beq.n	8000d8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	d130      	bne.n	8000df0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d94:	69fb      	ldr	r3, [r7, #28]
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	2203      	movs	r2, #3
 8000d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	69ba      	ldr	r2, [r7, #24]
 8000da2:	4013      	ands	r3, r2
 8000da4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	68da      	ldr	r2, [r3, #12]
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	fa02 f303 	lsl.w	r3, r2, r3
 8000db2:	69ba      	ldr	r2, [r7, #24]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	69ba      	ldr	r2, [r7, #24]
 8000dbc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	69ba      	ldr	r2, [r7, #24]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	091b      	lsrs	r3, r3, #4
 8000dda:	f003 0201 	and.w	r2, r3, #1
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	fa02 f303 	lsl.w	r3, r2, r3
 8000de4:	69ba      	ldr	r2, [r7, #24]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f003 0303 	and.w	r3, r3, #3
 8000df8:	2b03      	cmp	r3, #3
 8000dfa:	d017      	beq.n	8000e2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	2203      	movs	r2, #3
 8000e08:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0c:	43db      	mvns	r3, r3
 8000e0e:	69ba      	ldr	r2, [r7, #24]
 8000e10:	4013      	ands	r3, r2
 8000e12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	689a      	ldr	r2, [r3, #8]
 8000e18:	69fb      	ldr	r3, [r7, #28]
 8000e1a:	005b      	lsls	r3, r3, #1
 8000e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e20:	69ba      	ldr	r2, [r7, #24]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	69ba      	ldr	r2, [r7, #24]
 8000e2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f003 0303 	and.w	r3, r3, #3
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	d123      	bne.n	8000e80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	08da      	lsrs	r2, r3, #3
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	3208      	adds	r2, #8
 8000e40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	f003 0307 	and.w	r3, r3, #7
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	220f      	movs	r2, #15
 8000e50:	fa02 f303 	lsl.w	r3, r2, r3
 8000e54:	43db      	mvns	r3, r3
 8000e56:	69ba      	ldr	r2, [r7, #24]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	691a      	ldr	r2, [r3, #16]
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	f003 0307 	and.w	r3, r3, #7
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	08da      	lsrs	r2, r3, #3
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	3208      	adds	r2, #8
 8000e7a:	69b9      	ldr	r1, [r7, #24]
 8000e7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	2203      	movs	r2, #3
 8000e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e90:	43db      	mvns	r3, r3
 8000e92:	69ba      	ldr	r2, [r7, #24]
 8000e94:	4013      	ands	r3, r2
 8000e96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f003 0203 	and.w	r2, r3, #3
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	005b      	lsls	r3, r3, #1
 8000ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	f000 80a2 	beq.w	8001006 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60fb      	str	r3, [r7, #12]
 8000ec6:	4b57      	ldr	r3, [pc, #348]	; (8001024 <HAL_GPIO_Init+0x2e8>)
 8000ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eca:	4a56      	ldr	r2, [pc, #344]	; (8001024 <HAL_GPIO_Init+0x2e8>)
 8000ecc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ed0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ed2:	4b54      	ldr	r3, [pc, #336]	; (8001024 <HAL_GPIO_Init+0x2e8>)
 8000ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ede:	4a52      	ldr	r2, [pc, #328]	; (8001028 <HAL_GPIO_Init+0x2ec>)
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	089b      	lsrs	r3, r3, #2
 8000ee4:	3302      	adds	r3, #2
 8000ee6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	f003 0303 	and.w	r3, r3, #3
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	220f      	movs	r2, #15
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	43db      	mvns	r3, r3
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	4013      	ands	r3, r2
 8000f00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4a49      	ldr	r2, [pc, #292]	; (800102c <HAL_GPIO_Init+0x2f0>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d019      	beq.n	8000f3e <HAL_GPIO_Init+0x202>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a48      	ldr	r2, [pc, #288]	; (8001030 <HAL_GPIO_Init+0x2f4>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d013      	beq.n	8000f3a <HAL_GPIO_Init+0x1fe>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4a47      	ldr	r2, [pc, #284]	; (8001034 <HAL_GPIO_Init+0x2f8>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d00d      	beq.n	8000f36 <HAL_GPIO_Init+0x1fa>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a46      	ldr	r2, [pc, #280]	; (8001038 <HAL_GPIO_Init+0x2fc>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d007      	beq.n	8000f32 <HAL_GPIO_Init+0x1f6>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4a45      	ldr	r2, [pc, #276]	; (800103c <HAL_GPIO_Init+0x300>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d101      	bne.n	8000f2e <HAL_GPIO_Init+0x1f2>
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	e008      	b.n	8000f40 <HAL_GPIO_Init+0x204>
 8000f2e:	2307      	movs	r3, #7
 8000f30:	e006      	b.n	8000f40 <HAL_GPIO_Init+0x204>
 8000f32:	2303      	movs	r3, #3
 8000f34:	e004      	b.n	8000f40 <HAL_GPIO_Init+0x204>
 8000f36:	2302      	movs	r3, #2
 8000f38:	e002      	b.n	8000f40 <HAL_GPIO_Init+0x204>
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e000      	b.n	8000f40 <HAL_GPIO_Init+0x204>
 8000f3e:	2300      	movs	r3, #0
 8000f40:	69fa      	ldr	r2, [r7, #28]
 8000f42:	f002 0203 	and.w	r2, r2, #3
 8000f46:	0092      	lsls	r2, r2, #2
 8000f48:	4093      	lsls	r3, r2
 8000f4a:	69ba      	ldr	r2, [r7, #24]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f50:	4935      	ldr	r1, [pc, #212]	; (8001028 <HAL_GPIO_Init+0x2ec>)
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	089b      	lsrs	r3, r3, #2
 8000f56:	3302      	adds	r3, #2
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f5e:	4b38      	ldr	r3, [pc, #224]	; (8001040 <HAL_GPIO_Init+0x304>)
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	43db      	mvns	r3, r3
 8000f68:	69ba      	ldr	r2, [r7, #24]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d003      	beq.n	8000f82 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000f7a:	69ba      	ldr	r2, [r7, #24]
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f82:	4a2f      	ldr	r2, [pc, #188]	; (8001040 <HAL_GPIO_Init+0x304>)
 8000f84:	69bb      	ldr	r3, [r7, #24]
 8000f86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f88:	4b2d      	ldr	r3, [pc, #180]	; (8001040 <HAL_GPIO_Init+0x304>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	43db      	mvns	r3, r3
 8000f92:	69ba      	ldr	r2, [r7, #24]
 8000f94:	4013      	ands	r3, r2
 8000f96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d003      	beq.n	8000fac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fac:	4a24      	ldr	r2, [pc, #144]	; (8001040 <HAL_GPIO_Init+0x304>)
 8000fae:	69bb      	ldr	r3, [r7, #24]
 8000fb0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000fb2:	4b23      	ldr	r3, [pc, #140]	; (8001040 <HAL_GPIO_Init+0x304>)
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fd6:	4a1a      	ldr	r2, [pc, #104]	; (8001040 <HAL_GPIO_Init+0x304>)
 8000fd8:	69bb      	ldr	r3, [r7, #24]
 8000fda:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fdc:	4b18      	ldr	r3, [pc, #96]	; (8001040 <HAL_GPIO_Init+0x304>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d003      	beq.n	8001000 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001000:	4a0f      	ldr	r2, [pc, #60]	; (8001040 <HAL_GPIO_Init+0x304>)
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	3301      	adds	r3, #1
 800100a:	61fb      	str	r3, [r7, #28]
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	2b0f      	cmp	r3, #15
 8001010:	f67f aea2 	bls.w	8000d58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001014:	bf00      	nop
 8001016:	bf00      	nop
 8001018:	3724      	adds	r7, #36	; 0x24
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	40023800 	.word	0x40023800
 8001028:	40013800 	.word	0x40013800
 800102c:	40020000 	.word	0x40020000
 8001030:	40020400 	.word	0x40020400
 8001034:	40020800 	.word	0x40020800
 8001038:	40020c00 	.word	0x40020c00
 800103c:	40021000 	.word	0x40021000
 8001040:	40013c00 	.word	0x40013c00

08001044 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d101      	bne.n	8001056 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e12b      	b.n	80012ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800105c:	b2db      	uxtb	r3, r3
 800105e:	2b00      	cmp	r3, #0
 8001060:	d106      	bne.n	8001070 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2200      	movs	r2, #0
 8001066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff fbd0 	bl	8000810 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2224      	movs	r2, #36	; 0x24
 8001074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f022 0201 	bic.w	r2, r2, #1
 8001086:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001096:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80010a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80010a8:	f002 fe38 	bl	8003d1c <HAL_RCC_GetPCLK1Freq>
 80010ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	4a81      	ldr	r2, [pc, #516]	; (80012b8 <HAL_I2C_Init+0x274>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d807      	bhi.n	80010c8 <HAL_I2C_Init+0x84>
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	4a80      	ldr	r2, [pc, #512]	; (80012bc <HAL_I2C_Init+0x278>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	bf94      	ite	ls
 80010c0:	2301      	movls	r3, #1
 80010c2:	2300      	movhi	r3, #0
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	e006      	b.n	80010d6 <HAL_I2C_Init+0x92>
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	4a7d      	ldr	r2, [pc, #500]	; (80012c0 <HAL_I2C_Init+0x27c>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	bf94      	ite	ls
 80010d0:	2301      	movls	r3, #1
 80010d2:	2300      	movhi	r3, #0
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	e0e7      	b.n	80012ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	4a78      	ldr	r2, [pc, #480]	; (80012c4 <HAL_I2C_Init+0x280>)
 80010e2:	fba2 2303 	umull	r2, r3, r2, r3
 80010e6:	0c9b      	lsrs	r3, r3, #18
 80010e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	68ba      	ldr	r2, [r7, #8]
 80010fa:	430a      	orrs	r2, r1
 80010fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	6a1b      	ldr	r3, [r3, #32]
 8001104:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	4a6a      	ldr	r2, [pc, #424]	; (80012b8 <HAL_I2C_Init+0x274>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d802      	bhi.n	8001118 <HAL_I2C_Init+0xd4>
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	3301      	adds	r3, #1
 8001116:	e009      	b.n	800112c <HAL_I2C_Init+0xe8>
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800111e:	fb02 f303 	mul.w	r3, r2, r3
 8001122:	4a69      	ldr	r2, [pc, #420]	; (80012c8 <HAL_I2C_Init+0x284>)
 8001124:	fba2 2303 	umull	r2, r3, r2, r3
 8001128:	099b      	lsrs	r3, r3, #6
 800112a:	3301      	adds	r3, #1
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	6812      	ldr	r2, [r2, #0]
 8001130:	430b      	orrs	r3, r1
 8001132:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800113e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	495c      	ldr	r1, [pc, #368]	; (80012b8 <HAL_I2C_Init+0x274>)
 8001148:	428b      	cmp	r3, r1
 800114a:	d819      	bhi.n	8001180 <HAL_I2C_Init+0x13c>
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	1e59      	subs	r1, r3, #1
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	fbb1 f3f3 	udiv	r3, r1, r3
 800115a:	1c59      	adds	r1, r3, #1
 800115c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001160:	400b      	ands	r3, r1
 8001162:	2b00      	cmp	r3, #0
 8001164:	d00a      	beq.n	800117c <HAL_I2C_Init+0x138>
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	1e59      	subs	r1, r3, #1
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	fbb1 f3f3 	udiv	r3, r1, r3
 8001174:	3301      	adds	r3, #1
 8001176:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800117a:	e051      	b.n	8001220 <HAL_I2C_Init+0x1dc>
 800117c:	2304      	movs	r3, #4
 800117e:	e04f      	b.n	8001220 <HAL_I2C_Init+0x1dc>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d111      	bne.n	80011ac <HAL_I2C_Init+0x168>
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	1e58      	subs	r0, r3, #1
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6859      	ldr	r1, [r3, #4]
 8001190:	460b      	mov	r3, r1
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	440b      	add	r3, r1
 8001196:	fbb0 f3f3 	udiv	r3, r0, r3
 800119a:	3301      	adds	r3, #1
 800119c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	bf0c      	ite	eq
 80011a4:	2301      	moveq	r3, #1
 80011a6:	2300      	movne	r3, #0
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	e012      	b.n	80011d2 <HAL_I2C_Init+0x18e>
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	1e58      	subs	r0, r3, #1
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6859      	ldr	r1, [r3, #4]
 80011b4:	460b      	mov	r3, r1
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	440b      	add	r3, r1
 80011ba:	0099      	lsls	r1, r3, #2
 80011bc:	440b      	add	r3, r1
 80011be:	fbb0 f3f3 	udiv	r3, r0, r3
 80011c2:	3301      	adds	r3, #1
 80011c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	bf0c      	ite	eq
 80011cc:	2301      	moveq	r3, #1
 80011ce:	2300      	movne	r3, #0
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <HAL_I2C_Init+0x196>
 80011d6:	2301      	movs	r3, #1
 80011d8:	e022      	b.n	8001220 <HAL_I2C_Init+0x1dc>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d10e      	bne.n	8001200 <HAL_I2C_Init+0x1bc>
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	1e58      	subs	r0, r3, #1
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6859      	ldr	r1, [r3, #4]
 80011ea:	460b      	mov	r3, r1
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	440b      	add	r3, r1
 80011f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80011f4:	3301      	adds	r3, #1
 80011f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011fe:	e00f      	b.n	8001220 <HAL_I2C_Init+0x1dc>
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	1e58      	subs	r0, r3, #1
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6859      	ldr	r1, [r3, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	440b      	add	r3, r1
 800120e:	0099      	lsls	r1, r3, #2
 8001210:	440b      	add	r3, r1
 8001212:	fbb0 f3f3 	udiv	r3, r0, r3
 8001216:	3301      	adds	r3, #1
 8001218:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800121c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001220:	6879      	ldr	r1, [r7, #4]
 8001222:	6809      	ldr	r1, [r1, #0]
 8001224:	4313      	orrs	r3, r2
 8001226:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	69da      	ldr	r2, [r3, #28]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6a1b      	ldr	r3, [r3, #32]
 800123a:	431a      	orrs	r2, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	430a      	orrs	r2, r1
 8001242:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800124e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	6911      	ldr	r1, [r2, #16]
 8001256:	687a      	ldr	r2, [r7, #4]
 8001258:	68d2      	ldr	r2, [r2, #12]
 800125a:	4311      	orrs	r1, r2
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	6812      	ldr	r2, [r2, #0]
 8001260:	430b      	orrs	r3, r1
 8001262:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	68db      	ldr	r3, [r3, #12]
 800126a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	695a      	ldr	r2, [r3, #20]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	699b      	ldr	r3, [r3, #24]
 8001276:	431a      	orrs	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	430a      	orrs	r2, r1
 800127e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f042 0201 	orr.w	r2, r2, #1
 800128e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2200      	movs	r2, #0
 8001294:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2220      	movs	r2, #32
 800129a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2200      	movs	r2, #0
 80012a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2200      	movs	r2, #0
 80012a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80012ac:	2300      	movs	r3, #0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	000186a0 	.word	0x000186a0
 80012bc:	001e847f 	.word	0x001e847f
 80012c0:	003d08ff 	.word	0x003d08ff
 80012c4:	431bde83 	.word	0x431bde83
 80012c8:	10624dd3 	.word	0x10624dd3

080012cc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b088      	sub	sp, #32
 80012d0:	af02      	add	r7, sp, #8
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	4608      	mov	r0, r1
 80012d6:	4611      	mov	r1, r2
 80012d8:	461a      	mov	r2, r3
 80012da:	4603      	mov	r3, r0
 80012dc:	817b      	strh	r3, [r7, #10]
 80012de:	460b      	mov	r3, r1
 80012e0:	813b      	strh	r3, [r7, #8]
 80012e2:	4613      	mov	r3, r2
 80012e4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80012e6:	f7ff fbe7 	bl	8000ab8 <HAL_GetTick>
 80012ea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	2b20      	cmp	r3, #32
 80012f6:	f040 80d9 	bne.w	80014ac <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	2319      	movs	r3, #25
 8001300:	2201      	movs	r2, #1
 8001302:	496d      	ldr	r1, [pc, #436]	; (80014b8 <HAL_I2C_Mem_Write+0x1ec>)
 8001304:	68f8      	ldr	r0, [r7, #12]
 8001306:	f000 fc7f 	bl	8001c08 <I2C_WaitOnFlagUntilTimeout>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001310:	2302      	movs	r3, #2
 8001312:	e0cc      	b.n	80014ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800131a:	2b01      	cmp	r3, #1
 800131c:	d101      	bne.n	8001322 <HAL_I2C_Mem_Write+0x56>
 800131e:	2302      	movs	r3, #2
 8001320:	e0c5      	b.n	80014ae <HAL_I2C_Mem_Write+0x1e2>
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	2201      	movs	r2, #1
 8001326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0301 	and.w	r3, r3, #1
 8001334:	2b01      	cmp	r3, #1
 8001336:	d007      	beq.n	8001348 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f042 0201 	orr.w	r2, r2, #1
 8001346:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001356:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	2221      	movs	r2, #33	; 0x21
 800135c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2240      	movs	r2, #64	; 0x40
 8001364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2200      	movs	r2, #0
 800136c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6a3a      	ldr	r2, [r7, #32]
 8001372:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001378:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800137e:	b29a      	uxth	r2, r3
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4a4d      	ldr	r2, [pc, #308]	; (80014bc <HAL_I2C_Mem_Write+0x1f0>)
 8001388:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800138a:	88f8      	ldrh	r0, [r7, #6]
 800138c:	893a      	ldrh	r2, [r7, #8]
 800138e:	8979      	ldrh	r1, [r7, #10]
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	9301      	str	r3, [sp, #4]
 8001394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001396:	9300      	str	r3, [sp, #0]
 8001398:	4603      	mov	r3, r0
 800139a:	68f8      	ldr	r0, [r7, #12]
 800139c:	f000 fab6 	bl	800190c <I2C_RequestMemoryWrite>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d052      	beq.n	800144c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e081      	b.n	80014ae <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80013aa:	697a      	ldr	r2, [r7, #20]
 80013ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80013ae:	68f8      	ldr	r0, [r7, #12]
 80013b0:	f000 fd00 	bl	8001db4 <I2C_WaitOnTXEFlagUntilTimeout>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d00d      	beq.n	80013d6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	2b04      	cmp	r3, #4
 80013c0:	d107      	bne.n	80013d2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80013d0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e06b      	b.n	80014ae <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013da:	781a      	ldrb	r2, [r3, #0]
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e6:	1c5a      	adds	r2, r3, #1
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013f0:	3b01      	subs	r3, #1
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	3b01      	subs	r3, #1
 8001400:	b29a      	uxth	r2, r3
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	695b      	ldr	r3, [r3, #20]
 800140c:	f003 0304 	and.w	r3, r3, #4
 8001410:	2b04      	cmp	r3, #4
 8001412:	d11b      	bne.n	800144c <HAL_I2C_Mem_Write+0x180>
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001418:	2b00      	cmp	r3, #0
 800141a:	d017      	beq.n	800144c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001420:	781a      	ldrb	r2, [r3, #0]
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142c:	1c5a      	adds	r2, r3, #1
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001436:	3b01      	subs	r3, #1
 8001438:	b29a      	uxth	r2, r3
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001442:	b29b      	uxth	r3, r3
 8001444:	3b01      	subs	r3, #1
 8001446:	b29a      	uxth	r2, r3
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001450:	2b00      	cmp	r3, #0
 8001452:	d1aa      	bne.n	80013aa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001454:	697a      	ldr	r2, [r7, #20]
 8001456:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001458:	68f8      	ldr	r0, [r7, #12]
 800145a:	f000 fcec 	bl	8001e36 <I2C_WaitOnBTFFlagUntilTimeout>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d00d      	beq.n	8001480 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001468:	2b04      	cmp	r3, #4
 800146a:	d107      	bne.n	800147c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800147a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e016      	b.n	80014ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800148e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	2220      	movs	r2, #32
 8001494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2200      	movs	r2, #0
 800149c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80014a8:	2300      	movs	r3, #0
 80014aa:	e000      	b.n	80014ae <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80014ac:	2302      	movs	r3, #2
  }
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3718      	adds	r7, #24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	00100002 	.word	0x00100002
 80014bc:	ffff0000 	.word	0xffff0000

080014c0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b08c      	sub	sp, #48	; 0x30
 80014c4:	af02      	add	r7, sp, #8
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	4608      	mov	r0, r1
 80014ca:	4611      	mov	r1, r2
 80014cc:	461a      	mov	r2, r3
 80014ce:	4603      	mov	r3, r0
 80014d0:	817b      	strh	r3, [r7, #10]
 80014d2:	460b      	mov	r3, r1
 80014d4:	813b      	strh	r3, [r7, #8]
 80014d6:	4613      	mov	r3, r2
 80014d8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80014da:	f7ff faed 	bl	8000ab8 <HAL_GetTick>
 80014de:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	2b20      	cmp	r3, #32
 80014ea:	f040 8208 	bne.w	80018fe <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80014ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f0:	9300      	str	r3, [sp, #0]
 80014f2:	2319      	movs	r3, #25
 80014f4:	2201      	movs	r2, #1
 80014f6:	497b      	ldr	r1, [pc, #492]	; (80016e4 <HAL_I2C_Mem_Read+0x224>)
 80014f8:	68f8      	ldr	r0, [r7, #12]
 80014fa:	f000 fb85 	bl	8001c08 <I2C_WaitOnFlagUntilTimeout>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001504:	2302      	movs	r3, #2
 8001506:	e1fb      	b.n	8001900 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800150e:	2b01      	cmp	r3, #1
 8001510:	d101      	bne.n	8001516 <HAL_I2C_Mem_Read+0x56>
 8001512:	2302      	movs	r3, #2
 8001514:	e1f4      	b.n	8001900 <HAL_I2C_Mem_Read+0x440>
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2201      	movs	r2, #1
 800151a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	2b01      	cmp	r3, #1
 800152a:	d007      	beq.n	800153c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f042 0201 	orr.w	r2, r2, #1
 800153a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800154a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2222      	movs	r2, #34	; 0x22
 8001550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2240      	movs	r2, #64	; 0x40
 8001558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2200      	movs	r2, #0
 8001560:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001566:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800156c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001572:	b29a      	uxth	r2, r3
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	4a5b      	ldr	r2, [pc, #364]	; (80016e8 <HAL_I2C_Mem_Read+0x228>)
 800157c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800157e:	88f8      	ldrh	r0, [r7, #6]
 8001580:	893a      	ldrh	r2, [r7, #8]
 8001582:	8979      	ldrh	r1, [r7, #10]
 8001584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001586:	9301      	str	r3, [sp, #4]
 8001588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800158a:	9300      	str	r3, [sp, #0]
 800158c:	4603      	mov	r3, r0
 800158e:	68f8      	ldr	r0, [r7, #12]
 8001590:	f000 fa52 	bl	8001a38 <I2C_RequestMemoryRead>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e1b0      	b.n	8001900 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d113      	bne.n	80015ce <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015a6:	2300      	movs	r3, #0
 80015a8:	623b      	str	r3, [r7, #32]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	695b      	ldr	r3, [r3, #20]
 80015b0:	623b      	str	r3, [r7, #32]
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	623b      	str	r3, [r7, #32]
 80015ba:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	e184      	b.n	80018d8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d11b      	bne.n	800160e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80015e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	695b      	ldr	r3, [r3, #20]
 80015f0:	61fb      	str	r3, [r7, #28]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	61fb      	str	r3, [r7, #28]
 80015fa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	e164      	b.n	80018d8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001612:	2b02      	cmp	r3, #2
 8001614:	d11b      	bne.n	800164e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001624:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001634:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001636:	2300      	movs	r3, #0
 8001638:	61bb      	str	r3, [r7, #24]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	61bb      	str	r3, [r7, #24]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	61bb      	str	r3, [r7, #24]
 800164a:	69bb      	ldr	r3, [r7, #24]
 800164c:	e144      	b.n	80018d8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	695b      	ldr	r3, [r3, #20]
 8001658:	617b      	str	r3, [r7, #20]
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001664:	e138      	b.n	80018d8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800166a:	2b03      	cmp	r3, #3
 800166c:	f200 80f1 	bhi.w	8001852 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001674:	2b01      	cmp	r3, #1
 8001676:	d123      	bne.n	80016c0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800167a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800167c:	68f8      	ldr	r0, [r7, #12]
 800167e:	f000 fc1b 	bl	8001eb8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e139      	b.n	8001900 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	691a      	ldr	r2, [r3, #16]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800169e:	1c5a      	adds	r2, r3, #1
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016a8:	3b01      	subs	r3, #1
 80016aa:	b29a      	uxth	r2, r3
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	3b01      	subs	r3, #1
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80016be:	e10b      	b.n	80018d8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d14e      	bne.n	8001766 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80016c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ca:	9300      	str	r3, [sp, #0]
 80016cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016ce:	2200      	movs	r2, #0
 80016d0:	4906      	ldr	r1, [pc, #24]	; (80016ec <HAL_I2C_Mem_Read+0x22c>)
 80016d2:	68f8      	ldr	r0, [r7, #12]
 80016d4:	f000 fa98 	bl	8001c08 <I2C_WaitOnFlagUntilTimeout>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d008      	beq.n	80016f0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e10e      	b.n	8001900 <HAL_I2C_Mem_Read+0x440>
 80016e2:	bf00      	nop
 80016e4:	00100002 	.word	0x00100002
 80016e8:	ffff0000 	.word	0xffff0000
 80016ec:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	691a      	ldr	r2, [r3, #16]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170a:	b2d2      	uxtb	r2, r2
 800170c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001712:	1c5a      	adds	r2, r3, #1
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800171c:	3b01      	subs	r3, #1
 800171e:	b29a      	uxth	r2, r3
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001728:	b29b      	uxth	r3, r3
 800172a:	3b01      	subs	r3, #1
 800172c:	b29a      	uxth	r2, r3
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	691a      	ldr	r2, [r3, #16]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001744:	1c5a      	adds	r2, r3, #1
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800174e:	3b01      	subs	r3, #1
 8001750:	b29a      	uxth	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800175a:	b29b      	uxth	r3, r3
 800175c:	3b01      	subs	r3, #1
 800175e:	b29a      	uxth	r2, r3
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001764:	e0b8      	b.n	80018d8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001768:	9300      	str	r3, [sp, #0]
 800176a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800176c:	2200      	movs	r2, #0
 800176e:	4966      	ldr	r1, [pc, #408]	; (8001908 <HAL_I2C_Mem_Read+0x448>)
 8001770:	68f8      	ldr	r0, [r7, #12]
 8001772:	f000 fa49 	bl	8001c08 <I2C_WaitOnFlagUntilTimeout>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e0bf      	b.n	8001900 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800178e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	691a      	ldr	r2, [r3, #16]
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800179a:	b2d2      	uxtb	r2, r2
 800179c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a2:	1c5a      	adds	r2, r3, #1
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017ac:	3b01      	subs	r3, #1
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	3b01      	subs	r3, #1
 80017bc:	b29a      	uxth	r2, r3
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80017c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c4:	9300      	str	r3, [sp, #0]
 80017c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017c8:	2200      	movs	r2, #0
 80017ca:	494f      	ldr	r1, [pc, #316]	; (8001908 <HAL_I2C_Mem_Read+0x448>)
 80017cc:	68f8      	ldr	r0, [r7, #12]
 80017ce:	f000 fa1b 	bl	8001c08 <I2C_WaitOnFlagUntilTimeout>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e091      	b.n	8001900 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80017ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	691a      	ldr	r2, [r3, #16]
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fe:	1c5a      	adds	r2, r3, #1
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001808:	3b01      	subs	r3, #1
 800180a:	b29a      	uxth	r2, r3
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001814:	b29b      	uxth	r3, r3
 8001816:	3b01      	subs	r3, #1
 8001818:	b29a      	uxth	r2, r3
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	691a      	ldr	r2, [r3, #16]
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001828:	b2d2      	uxtb	r2, r2
 800182a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001830:	1c5a      	adds	r2, r3, #1
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800183a:	3b01      	subs	r3, #1
 800183c:	b29a      	uxth	r2, r3
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001846:	b29b      	uxth	r3, r3
 8001848:	3b01      	subs	r3, #1
 800184a:	b29a      	uxth	r2, r3
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001850:	e042      	b.n	80018d8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001852:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001854:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001856:	68f8      	ldr	r0, [r7, #12]
 8001858:	f000 fb2e 	bl	8001eb8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e04c      	b.n	8001900 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	691a      	ldr	r2, [r3, #16]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001870:	b2d2      	uxtb	r2, r2
 8001872:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001878:	1c5a      	adds	r2, r3, #1
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001882:	3b01      	subs	r3, #1
 8001884:	b29a      	uxth	r2, r3
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800188e:	b29b      	uxth	r3, r3
 8001890:	3b01      	subs	r3, #1
 8001892:	b29a      	uxth	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	695b      	ldr	r3, [r3, #20]
 800189e:	f003 0304 	and.w	r3, r3, #4
 80018a2:	2b04      	cmp	r3, #4
 80018a4:	d118      	bne.n	80018d8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	691a      	ldr	r2, [r3, #16]
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b0:	b2d2      	uxtb	r2, r2
 80018b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b8:	1c5a      	adds	r2, r3, #1
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018c2:	3b01      	subs	r3, #1
 80018c4:	b29a      	uxth	r2, r3
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	3b01      	subs	r3, #1
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018dc:	2b00      	cmp	r3, #0
 80018de:	f47f aec2 	bne.w	8001666 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2220      	movs	r2, #32
 80018e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2200      	movs	r2, #0
 80018ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	2200      	movs	r2, #0
 80018f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	e000      	b.n	8001900 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80018fe:	2302      	movs	r3, #2
  }
}
 8001900:	4618      	mov	r0, r3
 8001902:	3728      	adds	r7, #40	; 0x28
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	00010004 	.word	0x00010004

0800190c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b088      	sub	sp, #32
 8001910:	af02      	add	r7, sp, #8
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	4608      	mov	r0, r1
 8001916:	4611      	mov	r1, r2
 8001918:	461a      	mov	r2, r3
 800191a:	4603      	mov	r3, r0
 800191c:	817b      	strh	r3, [r7, #10]
 800191e:	460b      	mov	r3, r1
 8001920:	813b      	strh	r3, [r7, #8]
 8001922:	4613      	mov	r3, r2
 8001924:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001934:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001938:	9300      	str	r3, [sp, #0]
 800193a:	6a3b      	ldr	r3, [r7, #32]
 800193c:	2200      	movs	r2, #0
 800193e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001942:	68f8      	ldr	r0, [r7, #12]
 8001944:	f000 f960 	bl	8001c08 <I2C_WaitOnFlagUntilTimeout>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d00d      	beq.n	800196a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001958:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800195c:	d103      	bne.n	8001966 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001964:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e05f      	b.n	8001a2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800196a:	897b      	ldrh	r3, [r7, #10]
 800196c:	b2db      	uxtb	r3, r3
 800196e:	461a      	mov	r2, r3
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001978:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800197a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197c:	6a3a      	ldr	r2, [r7, #32]
 800197e:	492d      	ldr	r1, [pc, #180]	; (8001a34 <I2C_RequestMemoryWrite+0x128>)
 8001980:	68f8      	ldr	r0, [r7, #12]
 8001982:	f000 f998 	bl	8001cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e04c      	b.n	8001a2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001990:	2300      	movs	r3, #0
 8001992:	617b      	str	r3, [r7, #20]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	699b      	ldr	r3, [r3, #24]
 80019a2:	617b      	str	r3, [r7, #20]
 80019a4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80019a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019a8:	6a39      	ldr	r1, [r7, #32]
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	f000 fa02 	bl	8001db4 <I2C_WaitOnTXEFlagUntilTimeout>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d00d      	beq.n	80019d2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	2b04      	cmp	r3, #4
 80019bc:	d107      	bne.n	80019ce <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019cc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e02b      	b.n	8001a2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80019d2:	88fb      	ldrh	r3, [r7, #6]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d105      	bne.n	80019e4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80019d8:	893b      	ldrh	r3, [r7, #8]
 80019da:	b2da      	uxtb	r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	611a      	str	r2, [r3, #16]
 80019e2:	e021      	b.n	8001a28 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80019e4:	893b      	ldrh	r3, [r7, #8]
 80019e6:	0a1b      	lsrs	r3, r3, #8
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80019f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019f4:	6a39      	ldr	r1, [r7, #32]
 80019f6:	68f8      	ldr	r0, [r7, #12]
 80019f8:	f000 f9dc 	bl	8001db4 <I2C_WaitOnTXEFlagUntilTimeout>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d00d      	beq.n	8001a1e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a06:	2b04      	cmp	r3, #4
 8001a08:	d107      	bne.n	8001a1a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a18:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e005      	b.n	8001a2a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001a1e:	893b      	ldrh	r3, [r7, #8]
 8001a20:	b2da      	uxtb	r2, r3
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3718      	adds	r7, #24
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	00010002 	.word	0x00010002

08001a38 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af02      	add	r7, sp, #8
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	4608      	mov	r0, r1
 8001a42:	4611      	mov	r1, r2
 8001a44:	461a      	mov	r2, r3
 8001a46:	4603      	mov	r3, r0
 8001a48:	817b      	strh	r3, [r7, #10]
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	813b      	strh	r3, [r7, #8]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001a60:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a74:	9300      	str	r3, [sp, #0]
 8001a76:	6a3b      	ldr	r3, [r7, #32]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001a7e:	68f8      	ldr	r0, [r7, #12]
 8001a80:	f000 f8c2 	bl	8001c08 <I2C_WaitOnFlagUntilTimeout>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d00d      	beq.n	8001aa6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a98:	d103      	bne.n	8001aa2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aa0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e0aa      	b.n	8001bfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001aa6:	897b      	ldrh	r3, [r7, #10]
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	461a      	mov	r2, r3
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001ab4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab8:	6a3a      	ldr	r2, [r7, #32]
 8001aba:	4952      	ldr	r1, [pc, #328]	; (8001c04 <I2C_RequestMemoryRead+0x1cc>)
 8001abc:	68f8      	ldr	r0, [r7, #12]
 8001abe:	f000 f8fa 	bl	8001cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e097      	b.n	8001bfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	617b      	str	r3, [r7, #20]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	699b      	ldr	r3, [r3, #24]
 8001ade:	617b      	str	r3, [r7, #20]
 8001ae0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ae2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ae4:	6a39      	ldr	r1, [r7, #32]
 8001ae6:	68f8      	ldr	r0, [r7, #12]
 8001ae8:	f000 f964 	bl	8001db4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d00d      	beq.n	8001b0e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	2b04      	cmp	r3, #4
 8001af8:	d107      	bne.n	8001b0a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e076      	b.n	8001bfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001b0e:	88fb      	ldrh	r3, [r7, #6]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d105      	bne.n	8001b20 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001b14:	893b      	ldrh	r3, [r7, #8]
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	611a      	str	r2, [r3, #16]
 8001b1e:	e021      	b.n	8001b64 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001b20:	893b      	ldrh	r3, [r7, #8]
 8001b22:	0a1b      	lsrs	r3, r3, #8
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b30:	6a39      	ldr	r1, [r7, #32]
 8001b32:	68f8      	ldr	r0, [r7, #12]
 8001b34:	f000 f93e 	bl	8001db4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d00d      	beq.n	8001b5a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	2b04      	cmp	r3, #4
 8001b44:	d107      	bne.n	8001b56 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e050      	b.n	8001bfc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001b5a:	893b      	ldrh	r3, [r7, #8]
 8001b5c:	b2da      	uxtb	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b66:	6a39      	ldr	r1, [r7, #32]
 8001b68:	68f8      	ldr	r0, [r7, #12]
 8001b6a:	f000 f923 	bl	8001db4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d00d      	beq.n	8001b90 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b78:	2b04      	cmp	r3, #4
 8001b7a:	d107      	bne.n	8001b8c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b8a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e035      	b.n	8001bfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b9e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	6a3b      	ldr	r3, [r7, #32]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001bac:	68f8      	ldr	r0, [r7, #12]
 8001bae:	f000 f82b 	bl	8001c08 <I2C_WaitOnFlagUntilTimeout>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d00d      	beq.n	8001bd4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001bc6:	d103      	bne.n	8001bd0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e013      	b.n	8001bfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001bd4:	897b      	ldrh	r3, [r7, #10]
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	f043 0301 	orr.w	r3, r3, #1
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be6:	6a3a      	ldr	r2, [r7, #32]
 8001be8:	4906      	ldr	r1, [pc, #24]	; (8001c04 <I2C_RequestMemoryRead+0x1cc>)
 8001bea:	68f8      	ldr	r0, [r7, #12]
 8001bec:	f000 f863 	bl	8001cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e000      	b.n	8001bfc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8001bfa:	2300      	movs	r3, #0
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3718      	adds	r7, #24
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	00010002 	.word	0x00010002

08001c08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	603b      	str	r3, [r7, #0]
 8001c14:	4613      	mov	r3, r2
 8001c16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c18:	e025      	b.n	8001c66 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c20:	d021      	beq.n	8001c66 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c22:	f7fe ff49 	bl	8000ab8 <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	683a      	ldr	r2, [r7, #0]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d302      	bcc.n	8001c38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d116      	bne.n	8001c66 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2220      	movs	r2, #32
 8001c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	f043 0220 	orr.w	r2, r3, #32
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e023      	b.n	8001cae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	0c1b      	lsrs	r3, r3, #16
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d10d      	bne.n	8001c8c <I2C_WaitOnFlagUntilTimeout+0x84>
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	695b      	ldr	r3, [r3, #20]
 8001c76:	43da      	mvns	r2, r3
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	bf0c      	ite	eq
 8001c82:	2301      	moveq	r3, #1
 8001c84:	2300      	movne	r3, #0
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	461a      	mov	r2, r3
 8001c8a:	e00c      	b.n	8001ca6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	43da      	mvns	r2, r3
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	4013      	ands	r3, r2
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	bf0c      	ite	eq
 8001c9e:	2301      	moveq	r3, #1
 8001ca0:	2300      	movne	r3, #0
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	79fb      	ldrb	r3, [r7, #7]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d0b6      	beq.n	8001c1a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b084      	sub	sp, #16
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	60f8      	str	r0, [r7, #12]
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	607a      	str	r2, [r7, #4]
 8001cc2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001cc4:	e051      	b.n	8001d6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	695b      	ldr	r3, [r3, #20]
 8001ccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cd4:	d123      	bne.n	8001d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ce4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001cee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2220      	movs	r2, #32
 8001cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2200      	movs	r2, #0
 8001d02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0a:	f043 0204 	orr.w	r2, r3, #4
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e046      	b.n	8001dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d24:	d021      	beq.n	8001d6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d26:	f7fe fec7 	bl	8000ab8 <HAL_GetTick>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d302      	bcc.n	8001d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d116      	bne.n	8001d6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2220      	movs	r2, #32
 8001d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	f043 0220 	orr.w	r2, r3, #32
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2200      	movs	r2, #0
 8001d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e020      	b.n	8001dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	0c1b      	lsrs	r3, r3, #16
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d10c      	bne.n	8001d8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	695b      	ldr	r3, [r3, #20]
 8001d7a:	43da      	mvns	r2, r3
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	bf14      	ite	ne
 8001d86:	2301      	movne	r3, #1
 8001d88:	2300      	moveq	r3, #0
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	e00b      	b.n	8001da6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	43da      	mvns	r2, r3
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	bf14      	ite	ne
 8001da0:	2301      	movne	r3, #1
 8001da2:	2300      	moveq	r3, #0
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d18d      	bne.n	8001cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3710      	adds	r7, #16
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001dc0:	e02d      	b.n	8001e1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001dc2:	68f8      	ldr	r0, [r7, #12]
 8001dc4:	f000 f8ce 	bl	8001f64 <I2C_IsAcknowledgeFailed>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e02d      	b.n	8001e2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dd8:	d021      	beq.n	8001e1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dda:	f7fe fe6d 	bl	8000ab8 <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	68ba      	ldr	r2, [r7, #8]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d302      	bcc.n	8001df0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d116      	bne.n	8001e1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2200      	movs	r2, #0
 8001df4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2220      	movs	r2, #32
 8001dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	f043 0220 	orr.w	r2, r3, #32
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e007      	b.n	8001e2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	695b      	ldr	r3, [r3, #20]
 8001e24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e28:	2b80      	cmp	r3, #128	; 0x80
 8001e2a:	d1ca      	bne.n	8001dc2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b084      	sub	sp, #16
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	60f8      	str	r0, [r7, #12]
 8001e3e:	60b9      	str	r1, [r7, #8]
 8001e40:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001e42:	e02d      	b.n	8001ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001e44:	68f8      	ldr	r0, [r7, #12]
 8001e46:	f000 f88d 	bl	8001f64 <I2C_IsAcknowledgeFailed>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e02d      	b.n	8001eb0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e5a:	d021      	beq.n	8001ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e5c:	f7fe fe2c 	bl	8000ab8 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	68ba      	ldr	r2, [r7, #8]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d302      	bcc.n	8001e72 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d116      	bne.n	8001ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2200      	movs	r2, #0
 8001e76:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2220      	movs	r2, #32
 8001e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8c:	f043 0220 	orr.w	r2, r3, #32
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2200      	movs	r2, #0
 8001e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e007      	b.n	8001eb0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	695b      	ldr	r3, [r3, #20]
 8001ea6:	f003 0304 	and.w	r3, r3, #4
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	d1ca      	bne.n	8001e44 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001eae:	2300      	movs	r3, #0
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3710      	adds	r7, #16
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001ec4:	e042      	b.n	8001f4c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	695b      	ldr	r3, [r3, #20]
 8001ecc:	f003 0310 	and.w	r3, r3, #16
 8001ed0:	2b10      	cmp	r3, #16
 8001ed2:	d119      	bne.n	8001f08 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f06f 0210 	mvn.w	r2, #16
 8001edc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2220      	movs	r2, #32
 8001ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2200      	movs	r2, #0
 8001f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e029      	b.n	8001f5c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f08:	f7fe fdd6 	bl	8000ab8 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	68ba      	ldr	r2, [r7, #8]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d302      	bcc.n	8001f1e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d116      	bne.n	8001f4c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2200      	movs	r2, #0
 8001f22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2220      	movs	r2, #32
 8001f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f38:	f043 0220 	orr.w	r2, r3, #32
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e007      	b.n	8001f5c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	695b      	ldr	r3, [r3, #20]
 8001f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f56:	2b40      	cmp	r3, #64	; 0x40
 8001f58:	d1b5      	bne.n	8001ec6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3710      	adds	r7, #16
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f7a:	d11b      	bne.n	8001fb4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001f84:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2220      	movs	r2, #32
 8001f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa0:	f043 0204 	orr.w	r2, r3, #4
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e000      	b.n	8001fb6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001fc2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fc4:	b08f      	sub	sp, #60	; 0x3c
 8001fc6:	af0a      	add	r7, sp, #40	; 0x28
 8001fc8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d101      	bne.n	8001fd4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e10f      	b.n	80021f4 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d106      	bne.n	8001ff4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f005 fe30 	bl	8007c54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2203      	movs	r2, #3
 8001ff8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002004:	2b00      	cmp	r3, #0
 8002006:	d102      	bne.n	800200e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4618      	mov	r0, r3
 8002014:	f001 ffab 	bl	8003f6e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	603b      	str	r3, [r7, #0]
 800201e:	687e      	ldr	r6, [r7, #4]
 8002020:	466d      	mov	r5, sp
 8002022:	f106 0410 	add.w	r4, r6, #16
 8002026:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002028:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800202a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800202c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800202e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002032:	e885 0003 	stmia.w	r5, {r0, r1}
 8002036:	1d33      	adds	r3, r6, #4
 8002038:	cb0e      	ldmia	r3, {r1, r2, r3}
 800203a:	6838      	ldr	r0, [r7, #0]
 800203c:	f001 fe82 	bl	8003d44 <USB_CoreInit>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d005      	beq.n	8002052 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2202      	movs	r2, #2
 800204a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e0d0      	b.n	80021f4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2100      	movs	r1, #0
 8002058:	4618      	mov	r0, r3
 800205a:	f001 ff99 	bl	8003f90 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800205e:	2300      	movs	r3, #0
 8002060:	73fb      	strb	r3, [r7, #15]
 8002062:	e04a      	b.n	80020fa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002064:	7bfa      	ldrb	r2, [r7, #15]
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	4613      	mov	r3, r2
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	4413      	add	r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	440b      	add	r3, r1
 8002072:	333d      	adds	r3, #61	; 0x3d
 8002074:	2201      	movs	r2, #1
 8002076:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002078:	7bfa      	ldrb	r2, [r7, #15]
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	4613      	mov	r3, r2
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	4413      	add	r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	440b      	add	r3, r1
 8002086:	333c      	adds	r3, #60	; 0x3c
 8002088:	7bfa      	ldrb	r2, [r7, #15]
 800208a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800208c:	7bfa      	ldrb	r2, [r7, #15]
 800208e:	7bfb      	ldrb	r3, [r7, #15]
 8002090:	b298      	uxth	r0, r3
 8002092:	6879      	ldr	r1, [r7, #4]
 8002094:	4613      	mov	r3, r2
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	4413      	add	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	440b      	add	r3, r1
 800209e:	3344      	adds	r3, #68	; 0x44
 80020a0:	4602      	mov	r2, r0
 80020a2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80020a4:	7bfa      	ldrb	r2, [r7, #15]
 80020a6:	6879      	ldr	r1, [r7, #4]
 80020a8:	4613      	mov	r3, r2
 80020aa:	00db      	lsls	r3, r3, #3
 80020ac:	4413      	add	r3, r2
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	440b      	add	r3, r1
 80020b2:	3340      	adds	r3, #64	; 0x40
 80020b4:	2200      	movs	r2, #0
 80020b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80020b8:	7bfa      	ldrb	r2, [r7, #15]
 80020ba:	6879      	ldr	r1, [r7, #4]
 80020bc:	4613      	mov	r3, r2
 80020be:	00db      	lsls	r3, r3, #3
 80020c0:	4413      	add	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	440b      	add	r3, r1
 80020c6:	3348      	adds	r3, #72	; 0x48
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80020cc:	7bfa      	ldrb	r2, [r7, #15]
 80020ce:	6879      	ldr	r1, [r7, #4]
 80020d0:	4613      	mov	r3, r2
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	4413      	add	r3, r2
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	440b      	add	r3, r1
 80020da:	334c      	adds	r3, #76	; 0x4c
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80020e0:	7bfa      	ldrb	r2, [r7, #15]
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	4613      	mov	r3, r2
 80020e6:	00db      	lsls	r3, r3, #3
 80020e8:	4413      	add	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	440b      	add	r3, r1
 80020ee:	3354      	adds	r3, #84	; 0x54
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020f4:	7bfb      	ldrb	r3, [r7, #15]
 80020f6:	3301      	adds	r3, #1
 80020f8:	73fb      	strb	r3, [r7, #15]
 80020fa:	7bfa      	ldrb	r2, [r7, #15]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	429a      	cmp	r2, r3
 8002102:	d3af      	bcc.n	8002064 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002104:	2300      	movs	r3, #0
 8002106:	73fb      	strb	r3, [r7, #15]
 8002108:	e044      	b.n	8002194 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800210a:	7bfa      	ldrb	r2, [r7, #15]
 800210c:	6879      	ldr	r1, [r7, #4]
 800210e:	4613      	mov	r3, r2
 8002110:	00db      	lsls	r3, r3, #3
 8002112:	4413      	add	r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	440b      	add	r3, r1
 8002118:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800211c:	2200      	movs	r2, #0
 800211e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002120:	7bfa      	ldrb	r2, [r7, #15]
 8002122:	6879      	ldr	r1, [r7, #4]
 8002124:	4613      	mov	r3, r2
 8002126:	00db      	lsls	r3, r3, #3
 8002128:	4413      	add	r3, r2
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	440b      	add	r3, r1
 800212e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002132:	7bfa      	ldrb	r2, [r7, #15]
 8002134:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002136:	7bfa      	ldrb	r2, [r7, #15]
 8002138:	6879      	ldr	r1, [r7, #4]
 800213a:	4613      	mov	r3, r2
 800213c:	00db      	lsls	r3, r3, #3
 800213e:	4413      	add	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	440b      	add	r3, r1
 8002144:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002148:	2200      	movs	r2, #0
 800214a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800214c:	7bfa      	ldrb	r2, [r7, #15]
 800214e:	6879      	ldr	r1, [r7, #4]
 8002150:	4613      	mov	r3, r2
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	4413      	add	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	440b      	add	r3, r1
 800215a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002162:	7bfa      	ldrb	r2, [r7, #15]
 8002164:	6879      	ldr	r1, [r7, #4]
 8002166:	4613      	mov	r3, r2
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	4413      	add	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	440b      	add	r3, r1
 8002170:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002178:	7bfa      	ldrb	r2, [r7, #15]
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	4413      	add	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800218e:	7bfb      	ldrb	r3, [r7, #15]
 8002190:	3301      	adds	r3, #1
 8002192:	73fb      	strb	r3, [r7, #15]
 8002194:	7bfa      	ldrb	r2, [r7, #15]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	429a      	cmp	r2, r3
 800219c:	d3b5      	bcc.n	800210a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	603b      	str	r3, [r7, #0]
 80021a4:	687e      	ldr	r6, [r7, #4]
 80021a6:	466d      	mov	r5, sp
 80021a8:	f106 0410 	add.w	r4, r6, #16
 80021ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021b4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80021b8:	e885 0003 	stmia.w	r5, {r0, r1}
 80021bc:	1d33      	adds	r3, r6, #4
 80021be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021c0:	6838      	ldr	r0, [r7, #0]
 80021c2:	f001 ff31 	bl	8004028 <USB_DevInit>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d005      	beq.n	80021d8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2202      	movs	r2, #2
 80021d0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e00d      	b.n	80021f4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2201      	movs	r2, #1
 80021e4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f003 f880 	bl	80052f2 <USB_DevDisconnect>

  return HAL_OK;
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3714      	adds	r7, #20
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080021fc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002210:	2b01      	cmp	r3, #1
 8002212:	d101      	bne.n	8002218 <HAL_PCD_Start+0x1c>
 8002214:	2302      	movs	r3, #2
 8002216:	e020      	b.n	800225a <HAL_PCD_Start+0x5e>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002224:	2b01      	cmp	r3, #1
 8002226:	d109      	bne.n	800223c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800222c:	2b01      	cmp	r3, #1
 800222e:	d005      	beq.n	800223c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002234:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4618      	mov	r0, r3
 8002242:	f001 fe83 	bl	8003f4c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4618      	mov	r0, r3
 800224c:	f003 f830 	bl	80052b0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002262:	b590      	push	{r4, r7, lr}
 8002264:	b08d      	sub	sp, #52	; 0x34
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002270:	6a3b      	ldr	r3, [r7, #32]
 8002272:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4618      	mov	r0, r3
 800227a:	f003 f8ee 	bl	800545a <USB_GetMode>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	f040 848a 	bne.w	8002b9a <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4618      	mov	r0, r3
 800228c:	f003 f852 	bl	8005334 <USB_ReadInterrupts>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	f000 8480 	beq.w	8002b98 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	0a1b      	lsrs	r3, r3, #8
 80022a2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f003 f83f 	bl	8005334 <USB_ReadInterrupts>
 80022b6:	4603      	mov	r3, r0
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d107      	bne.n	80022d0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	695a      	ldr	r2, [r3, #20]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f002 0202 	and.w	r2, r2, #2
 80022ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f003 f82d 	bl	8005334 <USB_ReadInterrupts>
 80022da:	4603      	mov	r3, r0
 80022dc:	f003 0310 	and.w	r3, r3, #16
 80022e0:	2b10      	cmp	r3, #16
 80022e2:	d161      	bne.n	80023a8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	699a      	ldr	r2, [r3, #24]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f022 0210 	bic.w	r2, r2, #16
 80022f2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80022f4:	6a3b      	ldr	r3, [r7, #32]
 80022f6:	6a1b      	ldr	r3, [r3, #32]
 80022f8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	f003 020f 	and.w	r2, r3, #15
 8002300:	4613      	mov	r3, r2
 8002302:	00db      	lsls	r3, r3, #3
 8002304:	4413      	add	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	4413      	add	r3, r2
 8002310:	3304      	adds	r3, #4
 8002312:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	0c5b      	lsrs	r3, r3, #17
 8002318:	f003 030f 	and.w	r3, r3, #15
 800231c:	2b02      	cmp	r3, #2
 800231e:	d124      	bne.n	800236a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002326:	4013      	ands	r3, r2
 8002328:	2b00      	cmp	r3, #0
 800232a:	d035      	beq.n	8002398 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	091b      	lsrs	r3, r3, #4
 8002334:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002336:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800233a:	b29b      	uxth	r3, r3
 800233c:	461a      	mov	r2, r3
 800233e:	6a38      	ldr	r0, [r7, #32]
 8002340:	f002 fe64 	bl	800500c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	691a      	ldr	r2, [r3, #16]
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	091b      	lsrs	r3, r3, #4
 800234c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002350:	441a      	add	r2, r3
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	6a1a      	ldr	r2, [r3, #32]
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	091b      	lsrs	r3, r3, #4
 800235e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002362:	441a      	add	r2, r3
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	621a      	str	r2, [r3, #32]
 8002368:	e016      	b.n	8002398 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	0c5b      	lsrs	r3, r3, #17
 800236e:	f003 030f 	and.w	r3, r3, #15
 8002372:	2b06      	cmp	r3, #6
 8002374:	d110      	bne.n	8002398 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800237c:	2208      	movs	r2, #8
 800237e:	4619      	mov	r1, r3
 8002380:	6a38      	ldr	r0, [r7, #32]
 8002382:	f002 fe43 	bl	800500c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	6a1a      	ldr	r2, [r3, #32]
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	091b      	lsrs	r3, r3, #4
 800238e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002392:	441a      	add	r2, r3
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	699a      	ldr	r2, [r3, #24]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f042 0210 	orr.w	r2, r2, #16
 80023a6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f002 ffc1 	bl	8005334 <USB_ReadInterrupts>
 80023b2:	4603      	mov	r3, r0
 80023b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023b8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80023bc:	f040 80a7 	bne.w	800250e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80023c0:	2300      	movs	r3, #0
 80023c2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f002 ffc6 	bl	800535a <USB_ReadDevAllOutEpInterrupt>
 80023ce:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80023d0:	e099      	b.n	8002506 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80023d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f000 808e 	beq.w	80024fa <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023e4:	b2d2      	uxtb	r2, r2
 80023e6:	4611      	mov	r1, r2
 80023e8:	4618      	mov	r0, r3
 80023ea:	f002 ffea 	bl	80053c2 <USB_ReadDevOutEPInterrupt>
 80023ee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00c      	beq.n	8002414 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80023fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fc:	015a      	lsls	r2, r3, #5
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	4413      	add	r3, r2
 8002402:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002406:	461a      	mov	r2, r3
 8002408:	2301      	movs	r3, #1
 800240a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800240c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 fec2 	bl	8003198 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	f003 0308 	and.w	r3, r3, #8
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00c      	beq.n	8002438 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800241e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002420:	015a      	lsls	r2, r3, #5
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	4413      	add	r3, r2
 8002426:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800242a:	461a      	mov	r2, r3
 800242c:	2308      	movs	r3, #8
 800242e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002430:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f000 ff98 	bl	8003368 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	f003 0310 	and.w	r3, r3, #16
 800243e:	2b00      	cmp	r3, #0
 8002440:	d008      	beq.n	8002454 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	015a      	lsls	r2, r3, #5
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	4413      	add	r3, r2
 800244a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800244e:	461a      	mov	r2, r3
 8002450:	2310      	movs	r3, #16
 8002452:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	f003 0302 	and.w	r3, r3, #2
 800245a:	2b00      	cmp	r3, #0
 800245c:	d030      	beq.n	80024c0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800245e:	6a3b      	ldr	r3, [r7, #32]
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002466:	2b80      	cmp	r3, #128	; 0x80
 8002468:	d109      	bne.n	800247e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	69fa      	ldr	r2, [r7, #28]
 8002474:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002478:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800247c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800247e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002480:	4613      	mov	r3, r2
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	4413      	add	r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	4413      	add	r3, r2
 8002490:	3304      	adds	r3, #4
 8002492:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	78db      	ldrb	r3, [r3, #3]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d108      	bne.n	80024ae <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	2200      	movs	r2, #0
 80024a0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80024a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	4619      	mov	r1, r3
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f005 fccf 	bl	8007e4c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80024ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b0:	015a      	lsls	r2, r3, #5
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	4413      	add	r3, r2
 80024b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80024ba:	461a      	mov	r2, r3
 80024bc:	2302      	movs	r3, #2
 80024be:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	f003 0320 	and.w	r3, r3, #32
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d008      	beq.n	80024dc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80024ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024cc:	015a      	lsls	r2, r3, #5
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	4413      	add	r3, r2
 80024d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80024d6:	461a      	mov	r2, r3
 80024d8:	2320      	movs	r3, #32
 80024da:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d009      	beq.n	80024fa <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80024e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e8:	015a      	lsls	r2, r3, #5
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	4413      	add	r3, r2
 80024ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80024f2:	461a      	mov	r2, r3
 80024f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024f8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80024fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fc:	3301      	adds	r3, #1
 80024fe:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002502:	085b      	lsrs	r3, r3, #1
 8002504:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002508:	2b00      	cmp	r3, #0
 800250a:	f47f af62 	bne.w	80023d2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4618      	mov	r0, r3
 8002514:	f002 ff0e 	bl	8005334 <USB_ReadInterrupts>
 8002518:	4603      	mov	r3, r0
 800251a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800251e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002522:	f040 80db 	bne.w	80026dc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f002 ff2f 	bl	800538e <USB_ReadDevAllInEpInterrupt>
 8002530:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002532:	2300      	movs	r3, #0
 8002534:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002536:	e0cd      	b.n	80026d4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b00      	cmp	r3, #0
 8002540:	f000 80c2 	beq.w	80026c8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800254a:	b2d2      	uxtb	r2, r2
 800254c:	4611      	mov	r1, r2
 800254e:	4618      	mov	r0, r3
 8002550:	f002 ff55 	bl	80053fe <USB_ReadDevInEPInterrupt>
 8002554:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	2b00      	cmp	r3, #0
 800255e:	d057      	beq.n	8002610 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	2201      	movs	r2, #1
 8002568:	fa02 f303 	lsl.w	r3, r2, r3
 800256c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	43db      	mvns	r3, r3
 800257a:	69f9      	ldr	r1, [r7, #28]
 800257c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002580:	4013      	ands	r3, r2
 8002582:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002586:	015a      	lsls	r2, r3, #5
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	4413      	add	r3, r2
 800258c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002590:	461a      	mov	r2, r3
 8002592:	2301      	movs	r3, #1
 8002594:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	691b      	ldr	r3, [r3, #16]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d132      	bne.n	8002604 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800259e:	6879      	ldr	r1, [r7, #4]
 80025a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025a2:	4613      	mov	r3, r2
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	4413      	add	r3, r2
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	440b      	add	r3, r1
 80025ac:	334c      	adds	r3, #76	; 0x4c
 80025ae:	6819      	ldr	r1, [r3, #0]
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025b4:	4613      	mov	r3, r2
 80025b6:	00db      	lsls	r3, r3, #3
 80025b8:	4413      	add	r3, r2
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	4403      	add	r3, r0
 80025be:	3348      	adds	r3, #72	; 0x48
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4419      	add	r1, r3
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025c8:	4613      	mov	r3, r2
 80025ca:	00db      	lsls	r3, r3, #3
 80025cc:	4413      	add	r3, r2
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	4403      	add	r3, r0
 80025d2:	334c      	adds	r3, #76	; 0x4c
 80025d4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80025d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d113      	bne.n	8002604 <HAL_PCD_IRQHandler+0x3a2>
 80025dc:	6879      	ldr	r1, [r7, #4]
 80025de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025e0:	4613      	mov	r3, r2
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	4413      	add	r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	440b      	add	r3, r1
 80025ea:	3354      	adds	r3, #84	; 0x54
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d108      	bne.n	8002604 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6818      	ldr	r0, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80025fc:	461a      	mov	r2, r3
 80025fe:	2101      	movs	r1, #1
 8002600:	f002 ff5c 	bl	80054bc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002606:	b2db      	uxtb	r3, r3
 8002608:	4619      	mov	r1, r3
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f005 fba3 	bl	8007d56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	f003 0308 	and.w	r3, r3, #8
 8002616:	2b00      	cmp	r3, #0
 8002618:	d008      	beq.n	800262c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800261a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261c:	015a      	lsls	r2, r3, #5
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	4413      	add	r3, r2
 8002622:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002626:	461a      	mov	r2, r3
 8002628:	2308      	movs	r3, #8
 800262a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	f003 0310 	and.w	r3, r3, #16
 8002632:	2b00      	cmp	r3, #0
 8002634:	d008      	beq.n	8002648 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002638:	015a      	lsls	r2, r3, #5
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	4413      	add	r3, r2
 800263e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002642:	461a      	mov	r2, r3
 8002644:	2310      	movs	r3, #16
 8002646:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800264e:	2b00      	cmp	r3, #0
 8002650:	d008      	beq.n	8002664 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002654:	015a      	lsls	r2, r3, #5
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	4413      	add	r3, r2
 800265a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800265e:	461a      	mov	r2, r3
 8002660:	2340      	movs	r3, #64	; 0x40
 8002662:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d023      	beq.n	80026b6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800266e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002670:	6a38      	ldr	r0, [r7, #32]
 8002672:	f001 fe3d 	bl	80042f0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002678:	4613      	mov	r3, r2
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	4413      	add	r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	3338      	adds	r3, #56	; 0x38
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	4413      	add	r3, r2
 8002686:	3304      	adds	r3, #4
 8002688:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	78db      	ldrb	r3, [r3, #3]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d108      	bne.n	80026a4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	2200      	movs	r2, #0
 8002696:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269a:	b2db      	uxtb	r3, r3
 800269c:	4619      	mov	r1, r3
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f005 fbe6 	bl	8007e70 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80026a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a6:	015a      	lsls	r2, r3, #5
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	4413      	add	r3, r2
 80026ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026b0:	461a      	mov	r2, r3
 80026b2:	2302      	movs	r3, #2
 80026b4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80026c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f000 fcdb 	bl	800307e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80026c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ca:	3301      	adds	r3, #1
 80026cc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80026ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026d0:	085b      	lsrs	r3, r3, #1
 80026d2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80026d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f47f af2e 	bne.w	8002538 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f002 fe27 	bl	8005334 <USB_ReadInterrupts>
 80026e6:	4603      	mov	r3, r0
 80026e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80026ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80026f0:	d122      	bne.n	8002738 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	69fa      	ldr	r2, [r7, #28]
 80026fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002700:	f023 0301 	bic.w	r3, r3, #1
 8002704:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800270c:	2b01      	cmp	r3, #1
 800270e:	d108      	bne.n	8002722 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002718:	2100      	movs	r1, #0
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 fec2 	bl	80034a4 <HAL_PCDEx_LPM_Callback>
 8002720:	e002      	b.n	8002728 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f005 fb84 	bl	8007e30 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	695a      	ldr	r2, [r3, #20]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002736:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4618      	mov	r0, r3
 800273e:	f002 fdf9 	bl	8005334 <USB_ReadInterrupts>
 8002742:	4603      	mov	r3, r0
 8002744:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002748:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800274c:	d112      	bne.n	8002774 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f003 0301 	and.w	r3, r3, #1
 800275a:	2b01      	cmp	r3, #1
 800275c:	d102      	bne.n	8002764 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f005 fb40 	bl	8007de4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	695a      	ldr	r2, [r3, #20]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002772:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4618      	mov	r0, r3
 800277a:	f002 fddb 	bl	8005334 <USB_ReadInterrupts>
 800277e:	4603      	mov	r3, r0
 8002780:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002784:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002788:	f040 80b7 	bne.w	80028fa <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	69fa      	ldr	r2, [r7, #28]
 8002796:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800279a:	f023 0301 	bic.w	r3, r3, #1
 800279e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2110      	movs	r1, #16
 80027a6:	4618      	mov	r0, r3
 80027a8:	f001 fda2 	bl	80042f0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027ac:	2300      	movs	r3, #0
 80027ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027b0:	e046      	b.n	8002840 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80027b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027b4:	015a      	lsls	r2, r3, #5
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	4413      	add	r3, r2
 80027ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80027be:	461a      	mov	r2, r3
 80027c0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80027c4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80027c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027c8:	015a      	lsls	r2, r3, #5
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	4413      	add	r3, r2
 80027ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027d6:	0151      	lsls	r1, r2, #5
 80027d8:	69fa      	ldr	r2, [r7, #28]
 80027da:	440a      	add	r2, r1
 80027dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80027e0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80027e4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80027e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027e8:	015a      	lsls	r2, r3, #5
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	4413      	add	r3, r2
 80027ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027f2:	461a      	mov	r2, r3
 80027f4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80027f8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80027fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027fc:	015a      	lsls	r2, r3, #5
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	4413      	add	r3, r2
 8002802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800280a:	0151      	lsls	r1, r2, #5
 800280c:	69fa      	ldr	r2, [r7, #28]
 800280e:	440a      	add	r2, r1
 8002810:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002814:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002818:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800281a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800281c:	015a      	lsls	r2, r3, #5
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	4413      	add	r3, r2
 8002822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800282a:	0151      	lsls	r1, r2, #5
 800282c:	69fa      	ldr	r2, [r7, #28]
 800282e:	440a      	add	r2, r1
 8002830:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002834:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002838:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800283a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800283c:	3301      	adds	r3, #1
 800283e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002846:	429a      	cmp	r2, r3
 8002848:	d3b3      	bcc.n	80027b2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	69fa      	ldr	r2, [r7, #28]
 8002854:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002858:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800285c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002862:	2b00      	cmp	r3, #0
 8002864:	d016      	beq.n	8002894 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800286c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002870:	69fa      	ldr	r2, [r7, #28]
 8002872:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002876:	f043 030b 	orr.w	r3, r3, #11
 800287a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002886:	69fa      	ldr	r2, [r7, #28]
 8002888:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800288c:	f043 030b 	orr.w	r3, r3, #11
 8002890:	6453      	str	r3, [r2, #68]	; 0x44
 8002892:	e015      	b.n	80028c0 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	69fa      	ldr	r2, [r7, #28]
 800289e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028a6:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80028aa:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028b2:	691b      	ldr	r3, [r3, #16]
 80028b4:	69fa      	ldr	r2, [r7, #28]
 80028b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028ba:	f043 030b 	orr.w	r3, r3, #11
 80028be:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	69fa      	ldr	r2, [r7, #28]
 80028ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028ce:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80028d2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6818      	ldr	r0, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	691b      	ldr	r3, [r3, #16]
 80028dc:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80028e4:	461a      	mov	r2, r3
 80028e6:	f002 fde9 	bl	80054bc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	695a      	ldr	r2, [r3, #20]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80028f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4618      	mov	r0, r3
 8002900:	f002 fd18 	bl	8005334 <USB_ReadInterrupts>
 8002904:	4603      	mov	r3, r0
 8002906:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800290a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800290e:	d124      	bne.n	800295a <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4618      	mov	r0, r3
 8002916:	f002 fdae 	bl	8005476 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4618      	mov	r0, r3
 8002920:	f001 fd63 	bl	80043ea <USB_GetDevSpeed>
 8002924:	4603      	mov	r3, r0
 8002926:	461a      	mov	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681c      	ldr	r4, [r3, #0]
 8002930:	f001 f9e8 	bl	8003d04 <HAL_RCC_GetHCLKFreq>
 8002934:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800293a:	b2db      	uxtb	r3, r3
 800293c:	461a      	mov	r2, r3
 800293e:	4620      	mov	r0, r4
 8002940:	f001 fa62 	bl	8003e08 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f005 fa2e 	bl	8007da6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	695a      	ldr	r2, [r3, #20]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002958:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4618      	mov	r0, r3
 8002960:	f002 fce8 	bl	8005334 <USB_ReadInterrupts>
 8002964:	4603      	mov	r3, r0
 8002966:	f003 0308 	and.w	r3, r3, #8
 800296a:	2b08      	cmp	r3, #8
 800296c:	d10a      	bne.n	8002984 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f005 fa0b 	bl	8007d8a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	695a      	ldr	r2, [r3, #20]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f002 0208 	and.w	r2, r2, #8
 8002982:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4618      	mov	r0, r3
 800298a:	f002 fcd3 	bl	8005334 <USB_ReadInterrupts>
 800298e:	4603      	mov	r3, r0
 8002990:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002994:	2b80      	cmp	r3, #128	; 0x80
 8002996:	d122      	bne.n	80029de <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002998:	6a3b      	ldr	r3, [r7, #32]
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80029a0:	6a3b      	ldr	r3, [r7, #32]
 80029a2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80029a4:	2301      	movs	r3, #1
 80029a6:	627b      	str	r3, [r7, #36]	; 0x24
 80029a8:	e014      	b.n	80029d4 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029ae:	4613      	mov	r3, r2
 80029b0:	00db      	lsls	r3, r3, #3
 80029b2:	4413      	add	r3, r2
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	440b      	add	r3, r1
 80029b8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d105      	bne.n	80029ce <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80029c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	4619      	mov	r1, r3
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f000 fb27 	bl	800301c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80029ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d0:	3301      	adds	r3, #1
 80029d2:	627b      	str	r3, [r7, #36]	; 0x24
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029da:	429a      	cmp	r2, r3
 80029dc:	d3e5      	bcc.n	80029aa <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f002 fca6 	bl	8005334 <USB_ReadInterrupts>
 80029e8:	4603      	mov	r3, r0
 80029ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80029f2:	d13b      	bne.n	8002a6c <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80029f4:	2301      	movs	r3, #1
 80029f6:	627b      	str	r3, [r7, #36]	; 0x24
 80029f8:	e02b      	b.n	8002a52 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80029fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fc:	015a      	lsls	r2, r3, #5
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	4413      	add	r3, r2
 8002a02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002a0a:	6879      	ldr	r1, [r7, #4]
 8002a0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a0e:	4613      	mov	r3, r2
 8002a10:	00db      	lsls	r3, r3, #3
 8002a12:	4413      	add	r3, r2
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	440b      	add	r3, r1
 8002a18:	3340      	adds	r3, #64	; 0x40
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d115      	bne.n	8002a4c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002a20:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	da12      	bge.n	8002a4c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002a26:	6879      	ldr	r1, [r7, #4]
 8002a28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	00db      	lsls	r3, r3, #3
 8002a2e:	4413      	add	r3, r2
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	440b      	add	r3, r1
 8002a34:	333f      	adds	r3, #63	; 0x3f
 8002a36:	2201      	movs	r2, #1
 8002a38:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	4619      	mov	r1, r3
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 fae8 	bl	800301c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4e:	3301      	adds	r3, #1
 8002a50:	627b      	str	r3, [r7, #36]	; 0x24
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d3ce      	bcc.n	80029fa <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	695a      	ldr	r2, [r3, #20]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002a6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f002 fc5f 	bl	8005334 <USB_ReadInterrupts>
 8002a76:	4603      	mov	r3, r0
 8002a78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a7c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002a80:	d155      	bne.n	8002b2e <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002a82:	2301      	movs	r3, #1
 8002a84:	627b      	str	r3, [r7, #36]	; 0x24
 8002a86:	e045      	b.n	8002b14 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8a:	015a      	lsls	r2, r3, #5
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	4413      	add	r3, r2
 8002a90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002a98:	6879      	ldr	r1, [r7, #4]
 8002a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	00db      	lsls	r3, r3, #3
 8002aa0:	4413      	add	r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	440b      	add	r3, r1
 8002aa6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d12e      	bne.n	8002b0e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002ab0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	da2b      	bge.n	8002b0e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8002ac2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d121      	bne.n	8002b0e <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002aca:	6879      	ldr	r1, [r7, #4]
 8002acc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ace:	4613      	mov	r3, r2
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	4413      	add	r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	440b      	add	r3, r1
 8002ad8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002adc:	2201      	movs	r2, #1
 8002ade:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002ae0:	6a3b      	ldr	r3, [r7, #32]
 8002ae2:	699b      	ldr	r3, [r3, #24]
 8002ae4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002aec:	6a3b      	ldr	r3, [r7, #32]
 8002aee:	695b      	ldr	r3, [r3, #20]
 8002af0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d10a      	bne.n	8002b0e <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	69fa      	ldr	r2, [r7, #28]
 8002b02:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b0a:	6053      	str	r3, [r2, #4]
            break;
 8002b0c:	e007      	b.n	8002b1e <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b10:	3301      	adds	r3, #1
 8002b12:	627b      	str	r3, [r7, #36]	; 0x24
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d3b4      	bcc.n	8002a88 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	695a      	ldr	r2, [r3, #20]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002b2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f002 fbfe 	bl	8005334 <USB_ReadInterrupts>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b42:	d10a      	bne.n	8002b5a <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f005 f9a5 	bl	8007e94 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	695a      	ldr	r2, [r3, #20]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002b58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f002 fbe8 	bl	8005334 <USB_ReadInterrupts>
 8002b64:	4603      	mov	r3, r0
 8002b66:	f003 0304 	and.w	r3, r3, #4
 8002b6a:	2b04      	cmp	r3, #4
 8002b6c:	d115      	bne.n	8002b9a <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	f003 0304 	and.w	r3, r3, #4
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d002      	beq.n	8002b86 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f005 f995 	bl	8007eb0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	6859      	ldr	r1, [r3, #4]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	430a      	orrs	r2, r1
 8002b94:	605a      	str	r2, [r3, #4]
 8002b96:	e000      	b.n	8002b9a <HAL_PCD_IRQHandler+0x938>
      return;
 8002b98:	bf00      	nop
    }
  }
}
 8002b9a:	3734      	adds	r7, #52	; 0x34
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd90      	pop	{r4, r7, pc}

08002ba0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	460b      	mov	r3, r1
 8002baa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d101      	bne.n	8002bba <HAL_PCD_SetAddress+0x1a>
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	e013      	b.n	8002be2 <HAL_PCD_SetAddress+0x42>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	78fa      	ldrb	r2, [r7, #3]
 8002bc6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	78fa      	ldrb	r2, [r7, #3]
 8002bd0:	4611      	mov	r1, r2
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f002 fb46 	bl	8005264 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}

08002bea <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b084      	sub	sp, #16
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
 8002bf2:	4608      	mov	r0, r1
 8002bf4:	4611      	mov	r1, r2
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	70fb      	strb	r3, [r7, #3]
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	803b      	strh	r3, [r7, #0]
 8002c00:	4613      	mov	r3, r2
 8002c02:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002c04:	2300      	movs	r3, #0
 8002c06:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002c08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	da0f      	bge.n	8002c30 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c10:	78fb      	ldrb	r3, [r7, #3]
 8002c12:	f003 020f 	and.w	r2, r3, #15
 8002c16:	4613      	mov	r3, r2
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	4413      	add	r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	3338      	adds	r3, #56	; 0x38
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	4413      	add	r3, r2
 8002c24:	3304      	adds	r3, #4
 8002c26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	705a      	strb	r2, [r3, #1]
 8002c2e:	e00f      	b.n	8002c50 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c30:	78fb      	ldrb	r3, [r7, #3]
 8002c32:	f003 020f 	and.w	r2, r3, #15
 8002c36:	4613      	mov	r3, r2
 8002c38:	00db      	lsls	r3, r3, #3
 8002c3a:	4413      	add	r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	4413      	add	r3, r2
 8002c46:	3304      	adds	r3, #4
 8002c48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002c50:	78fb      	ldrb	r3, [r7, #3]
 8002c52:	f003 030f 	and.w	r3, r3, #15
 8002c56:	b2da      	uxtb	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002c5c:	883a      	ldrh	r2, [r7, #0]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	78ba      	ldrb	r2, [r7, #2]
 8002c66:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	785b      	ldrb	r3, [r3, #1]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d004      	beq.n	8002c7a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	b29a      	uxth	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002c7a:	78bb      	ldrb	r3, [r7, #2]
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d102      	bne.n	8002c86 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2200      	movs	r2, #0
 8002c84:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d101      	bne.n	8002c94 <HAL_PCD_EP_Open+0xaa>
 8002c90:	2302      	movs	r3, #2
 8002c92:	e00e      	b.n	8002cb2 <HAL_PCD_EP_Open+0xc8>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68f9      	ldr	r1, [r7, #12]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f001 fbc6 	bl	8004434 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8002cb0:	7afb      	ldrb	r3, [r7, #11]
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b084      	sub	sp, #16
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002cc6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	da0f      	bge.n	8002cee <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002cce:	78fb      	ldrb	r3, [r7, #3]
 8002cd0:	f003 020f 	and.w	r2, r3, #15
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	4413      	add	r3, r2
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	3338      	adds	r3, #56	; 0x38
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	3304      	adds	r3, #4
 8002ce4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	705a      	strb	r2, [r3, #1]
 8002cec:	e00f      	b.n	8002d0e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002cee:	78fb      	ldrb	r3, [r7, #3]
 8002cf0:	f003 020f 	and.w	r2, r3, #15
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	00db      	lsls	r3, r3, #3
 8002cf8:	4413      	add	r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	4413      	add	r3, r2
 8002d04:	3304      	adds	r3, #4
 8002d06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002d0e:	78fb      	ldrb	r3, [r7, #3]
 8002d10:	f003 030f 	and.w	r3, r3, #15
 8002d14:	b2da      	uxtb	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d101      	bne.n	8002d28 <HAL_PCD_EP_Close+0x6e>
 8002d24:	2302      	movs	r3, #2
 8002d26:	e00e      	b.n	8002d46 <HAL_PCD_EP_Close+0x8c>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68f9      	ldr	r1, [r7, #12]
 8002d36:	4618      	mov	r0, r3
 8002d38:	f001 fc04 	bl	8004544 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d4e:	b580      	push	{r7, lr}
 8002d50:	b086      	sub	sp, #24
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	60f8      	str	r0, [r7, #12]
 8002d56:	607a      	str	r2, [r7, #4]
 8002d58:	603b      	str	r3, [r7, #0]
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d5e:	7afb      	ldrb	r3, [r7, #11]
 8002d60:	f003 020f 	and.w	r2, r3, #15
 8002d64:	4613      	mov	r3, r2
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	4413      	add	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002d70:	68fa      	ldr	r2, [r7, #12]
 8002d72:	4413      	add	r3, r2
 8002d74:	3304      	adds	r3, #4
 8002d76:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	2200      	movs	r2, #0
 8002d88:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d90:	7afb      	ldrb	r3, [r7, #11]
 8002d92:	f003 030f 	and.w	r3, r3, #15
 8002d96:	b2da      	uxtb	r2, r3
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	691b      	ldr	r3, [r3, #16]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d102      	bne.n	8002daa <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002daa:	7afb      	ldrb	r3, [r7, #11]
 8002dac:	f003 030f 	and.w	r3, r3, #15
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d109      	bne.n	8002dc8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6818      	ldr	r0, [r3, #0]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	6979      	ldr	r1, [r7, #20]
 8002dc2:	f001 fee3 	bl	8004b8c <USB_EP0StartXfer>
 8002dc6:	e008      	b.n	8002dda <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6818      	ldr	r0, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	6979      	ldr	r1, [r7, #20]
 8002dd6:	f001 fc91 	bl	80046fc <USB_EPStartXfer>
  }

  return HAL_OK;
 8002dda:	2300      	movs	r3, #0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3718      	adds	r7, #24
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	460b      	mov	r3, r1
 8002dee:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002df0:	78fb      	ldrb	r3, [r7, #3]
 8002df2:	f003 020f 	and.w	r2, r3, #15
 8002df6:	6879      	ldr	r1, [r7, #4]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	4413      	add	r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8002e06:	681b      	ldr	r3, [r3, #0]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b086      	sub	sp, #24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	607a      	str	r2, [r7, #4]
 8002e1e:	603b      	str	r3, [r7, #0]
 8002e20:	460b      	mov	r3, r1
 8002e22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e24:	7afb      	ldrb	r3, [r7, #11]
 8002e26:	f003 020f 	and.w	r2, r3, #15
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	00db      	lsls	r3, r3, #3
 8002e2e:	4413      	add	r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	3338      	adds	r3, #56	; 0x38
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	4413      	add	r3, r2
 8002e38:	3304      	adds	r3, #4
 8002e3a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	683a      	ldr	r2, [r7, #0]
 8002e46:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	2201      	movs	r2, #1
 8002e52:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e54:	7afb      	ldrb	r3, [r7, #11]
 8002e56:	f003 030f 	and.w	r3, r3, #15
 8002e5a:	b2da      	uxtb	r2, r3
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d102      	bne.n	8002e6e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e6e:	7afb      	ldrb	r3, [r7, #11]
 8002e70:	f003 030f 	and.w	r3, r3, #15
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d109      	bne.n	8002e8c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6818      	ldr	r0, [r3, #0]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	461a      	mov	r2, r3
 8002e84:	6979      	ldr	r1, [r7, #20]
 8002e86:	f001 fe81 	bl	8004b8c <USB_EP0StartXfer>
 8002e8a:	e008      	b.n	8002e9e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6818      	ldr	r0, [r3, #0]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	461a      	mov	r2, r3
 8002e98:	6979      	ldr	r1, [r7, #20]
 8002e9a:	f001 fc2f 	bl	80046fc <USB_EPStartXfer>
  }

  return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3718      	adds	r7, #24
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002eb4:	78fb      	ldrb	r3, [r7, #3]
 8002eb6:	f003 020f 	and.w	r2, r3, #15
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d901      	bls.n	8002ec6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e050      	b.n	8002f68 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002ec6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	da0f      	bge.n	8002eee <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ece:	78fb      	ldrb	r3, [r7, #3]
 8002ed0:	f003 020f 	and.w	r2, r3, #15
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	4413      	add	r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	3338      	adds	r3, #56	; 0x38
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3304      	adds	r3, #4
 8002ee4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	705a      	strb	r2, [r3, #1]
 8002eec:	e00d      	b.n	8002f0a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002eee:	78fa      	ldrb	r2, [r7, #3]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	4413      	add	r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	4413      	add	r3, r2
 8002f00:	3304      	adds	r3, #4
 8002f02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f10:	78fb      	ldrb	r3, [r7, #3]
 8002f12:	f003 030f 	and.w	r3, r3, #15
 8002f16:	b2da      	uxtb	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d101      	bne.n	8002f2a <HAL_PCD_EP_SetStall+0x82>
 8002f26:	2302      	movs	r3, #2
 8002f28:	e01e      	b.n	8002f68 <HAL_PCD_EP_SetStall+0xc0>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68f9      	ldr	r1, [r7, #12]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f002 f8bf 	bl	80050bc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002f3e:	78fb      	ldrb	r3, [r7, #3]
 8002f40:	f003 030f 	and.w	r3, r3, #15
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d10a      	bne.n	8002f5e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6818      	ldr	r0, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	691b      	ldr	r3, [r3, #16]
 8002f50:	b2d9      	uxtb	r1, r3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002f58:	461a      	mov	r2, r3
 8002f5a:	f002 faaf 	bl	80054bc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002f66:	2300      	movs	r3, #0
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3710      	adds	r7, #16
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	460b      	mov	r3, r1
 8002f7a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002f7c:	78fb      	ldrb	r3, [r7, #3]
 8002f7e:	f003 020f 	and.w	r2, r3, #15
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d901      	bls.n	8002f8e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e042      	b.n	8003014 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002f8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	da0f      	bge.n	8002fb6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f96:	78fb      	ldrb	r3, [r7, #3]
 8002f98:	f003 020f 	and.w	r2, r3, #15
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	4413      	add	r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	3338      	adds	r3, #56	; 0x38
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	4413      	add	r3, r2
 8002faa:	3304      	adds	r3, #4
 8002fac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	705a      	strb	r2, [r3, #1]
 8002fb4:	e00f      	b.n	8002fd6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fb6:	78fb      	ldrb	r3, [r7, #3]
 8002fb8:	f003 020f 	and.w	r2, r3, #15
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	00db      	lsls	r3, r3, #3
 8002fc0:	4413      	add	r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	4413      	add	r3, r2
 8002fcc:	3304      	adds	r3, #4
 8002fce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002fdc:	78fb      	ldrb	r3, [r7, #3]
 8002fde:	f003 030f 	and.w	r3, r3, #15
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d101      	bne.n	8002ff6 <HAL_PCD_EP_ClrStall+0x86>
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	e00e      	b.n	8003014 <HAL_PCD_EP_ClrStall+0xa4>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68f9      	ldr	r1, [r7, #12]
 8003004:	4618      	mov	r0, r3
 8003006:	f002 f8c7 	bl	8005198 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	460b      	mov	r3, r1
 8003026:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003028:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800302c:	2b00      	cmp	r3, #0
 800302e:	da0c      	bge.n	800304a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003030:	78fb      	ldrb	r3, [r7, #3]
 8003032:	f003 020f 	and.w	r2, r3, #15
 8003036:	4613      	mov	r3, r2
 8003038:	00db      	lsls	r3, r3, #3
 800303a:	4413      	add	r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	3338      	adds	r3, #56	; 0x38
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	4413      	add	r3, r2
 8003044:	3304      	adds	r3, #4
 8003046:	60fb      	str	r3, [r7, #12]
 8003048:	e00c      	b.n	8003064 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800304a:	78fb      	ldrb	r3, [r7, #3]
 800304c:	f003 020f 	and.w	r2, r3, #15
 8003050:	4613      	mov	r3, r2
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	4413      	add	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	4413      	add	r3, r2
 8003060:	3304      	adds	r3, #4
 8003062:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68f9      	ldr	r1, [r7, #12]
 800306a:	4618      	mov	r0, r3
 800306c:	f001 fee6 	bl	8004e3c <USB_EPStopXfer>
 8003070:	4603      	mov	r3, r0
 8003072:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003074:	7afb      	ldrb	r3, [r7, #11]
}
 8003076:	4618      	mov	r0, r3
 8003078:	3710      	adds	r7, #16
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800307e:	b580      	push	{r7, lr}
 8003080:	b08a      	sub	sp, #40	; 0x28
 8003082:	af02      	add	r7, sp, #8
 8003084:	6078      	str	r0, [r7, #4]
 8003086:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003092:	683a      	ldr	r2, [r7, #0]
 8003094:	4613      	mov	r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	4413      	add	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	3338      	adds	r3, #56	; 0x38
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	4413      	add	r3, r2
 80030a2:	3304      	adds	r3, #4
 80030a4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6a1a      	ldr	r2, [r3, #32]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d901      	bls.n	80030b6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e06c      	b.n	8003190 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	699a      	ldr	r2, [r3, #24]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6a1b      	ldr	r3, [r3, #32]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	69fa      	ldr	r2, [r7, #28]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d902      	bls.n	80030d2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	3303      	adds	r3, #3
 80030d6:	089b      	lsrs	r3, r3, #2
 80030d8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80030da:	e02b      	b.n	8003134 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	699a      	ldr	r2, [r3, #24]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6a1b      	ldr	r3, [r3, #32]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	69fa      	ldr	r2, [r7, #28]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d902      	bls.n	80030f8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	3303      	adds	r3, #3
 80030fc:	089b      	lsrs	r3, r3, #2
 80030fe:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6919      	ldr	r1, [r3, #16]
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	b2da      	uxtb	r2, r3
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003110:	b2db      	uxtb	r3, r3
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	4603      	mov	r3, r0
 8003116:	6978      	ldr	r0, [r7, #20]
 8003118:	f001 ff3a 	bl	8004f90 <USB_WritePacket>

    ep->xfer_buff  += len;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	691a      	ldr	r2, [r3, #16]
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	441a      	add	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6a1a      	ldr	r2, [r3, #32]
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	441a      	add	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	015a      	lsls	r2, r3, #5
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	4413      	add	r3, r2
 800313c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	b29b      	uxth	r3, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	429a      	cmp	r2, r3
 8003148:	d809      	bhi.n	800315e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6a1a      	ldr	r2, [r3, #32]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003152:	429a      	cmp	r2, r3
 8003154:	d203      	bcs.n	800315e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1be      	bne.n	80030dc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	699a      	ldr	r2, [r3, #24]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6a1b      	ldr	r3, [r3, #32]
 8003166:	429a      	cmp	r2, r3
 8003168:	d811      	bhi.n	800318e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	f003 030f 	and.w	r3, r3, #15
 8003170:	2201      	movs	r2, #1
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800317e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	43db      	mvns	r3, r3
 8003184:	6939      	ldr	r1, [r7, #16]
 8003186:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800318a:	4013      	ands	r3, r2
 800318c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800318e:	2300      	movs	r3, #0
}
 8003190:	4618      	mov	r0, r3
 8003192:	3720      	adds	r7, #32
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b088      	sub	sp, #32
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	333c      	adds	r3, #60	; 0x3c
 80031b0:	3304      	adds	r3, #4
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	015a      	lsls	r2, r3, #5
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	4413      	add	r3, r2
 80031be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d17b      	bne.n	80032c6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	f003 0308 	and.w	r3, r3, #8
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d015      	beq.n	8003204 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	4a61      	ldr	r2, [pc, #388]	; (8003360 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	f240 80b9 	bls.w	8003354 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f000 80b3 	beq.w	8003354 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	015a      	lsls	r2, r3, #5
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	4413      	add	r3, r2
 80031f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031fa:	461a      	mov	r2, r3
 80031fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003200:	6093      	str	r3, [r2, #8]
 8003202:	e0a7      	b.n	8003354 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	f003 0320 	and.w	r3, r3, #32
 800320a:	2b00      	cmp	r3, #0
 800320c:	d009      	beq.n	8003222 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	015a      	lsls	r2, r3, #5
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	4413      	add	r3, r2
 8003216:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800321a:	461a      	mov	r2, r3
 800321c:	2320      	movs	r3, #32
 800321e:	6093      	str	r3, [r2, #8]
 8003220:	e098      	b.n	8003354 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003228:	2b00      	cmp	r3, #0
 800322a:	f040 8093 	bne.w	8003354 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	4a4b      	ldr	r2, [pc, #300]	; (8003360 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d90f      	bls.n	8003256 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00a      	beq.n	8003256 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	015a      	lsls	r2, r3, #5
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	4413      	add	r3, r2
 8003248:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800324c:	461a      	mov	r2, r3
 800324e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003252:	6093      	str	r3, [r2, #8]
 8003254:	e07e      	b.n	8003354 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	4613      	mov	r3, r2
 800325a:	00db      	lsls	r3, r3, #3
 800325c:	4413      	add	r3, r2
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	4413      	add	r3, r2
 8003268:	3304      	adds	r3, #4
 800326a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	69da      	ldr	r2, [r3, #28]
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	0159      	lsls	r1, r3, #5
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	440b      	add	r3, r1
 8003278:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003282:	1ad2      	subs	r2, r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d114      	bne.n	80032b8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	699b      	ldr	r3, [r3, #24]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d109      	bne.n	80032aa <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6818      	ldr	r0, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80032a0:	461a      	mov	r2, r3
 80032a2:	2101      	movs	r1, #1
 80032a4:	f002 f90a 	bl	80054bc <USB_EP0_OutStart>
 80032a8:	e006      	b.n	80032b8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	691a      	ldr	r2, [r3, #16]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	441a      	add	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	4619      	mov	r1, r3
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f004 fd2e 	bl	8007d20 <HAL_PCD_DataOutStageCallback>
 80032c4:	e046      	b.n	8003354 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	4a26      	ldr	r2, [pc, #152]	; (8003364 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d124      	bne.n	8003318 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d00a      	beq.n	80032ee <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	015a      	lsls	r2, r3, #5
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	4413      	add	r3, r2
 80032e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032e4:	461a      	mov	r2, r3
 80032e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032ea:	6093      	str	r3, [r2, #8]
 80032ec:	e032      	b.n	8003354 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	f003 0320 	and.w	r3, r3, #32
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d008      	beq.n	800330a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	015a      	lsls	r2, r3, #5
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	4413      	add	r3, r2
 8003300:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003304:	461a      	mov	r2, r3
 8003306:	2320      	movs	r3, #32
 8003308:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	b2db      	uxtb	r3, r3
 800330e:	4619      	mov	r1, r3
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f004 fd05 	bl	8007d20 <HAL_PCD_DataOutStageCallback>
 8003316:	e01d      	b.n	8003354 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d114      	bne.n	8003348 <PCD_EP_OutXfrComplete_int+0x1b0>
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	683a      	ldr	r2, [r7, #0]
 8003322:	4613      	mov	r3, r2
 8003324:	00db      	lsls	r3, r3, #3
 8003326:	4413      	add	r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	440b      	add	r3, r1
 800332c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d108      	bne.n	8003348 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6818      	ldr	r0, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003340:	461a      	mov	r2, r3
 8003342:	2100      	movs	r1, #0
 8003344:	f002 f8ba 	bl	80054bc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	b2db      	uxtb	r3, r3
 800334c:	4619      	mov	r1, r3
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f004 fce6 	bl	8007d20 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3720      	adds	r7, #32
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	4f54300a 	.word	0x4f54300a
 8003364:	4f54310a 	.word	0x4f54310a

08003368 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	333c      	adds	r3, #60	; 0x3c
 8003380:	3304      	adds	r3, #4
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	015a      	lsls	r2, r3, #5
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	4413      	add	r3, r2
 800338e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	4a15      	ldr	r2, [pc, #84]	; (80033f0 <PCD_EP_OutSetupPacket_int+0x88>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d90e      	bls.n	80033bc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d009      	beq.n	80033bc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	015a      	lsls	r2, r3, #5
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	4413      	add	r3, r2
 80033b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033b4:	461a      	mov	r2, r3
 80033b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033ba:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f004 fc9d 	bl	8007cfc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	4a0a      	ldr	r2, [pc, #40]	; (80033f0 <PCD_EP_OutSetupPacket_int+0x88>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d90c      	bls.n	80033e4 <PCD_EP_OutSetupPacket_int+0x7c>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d108      	bne.n	80033e4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6818      	ldr	r0, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80033dc:	461a      	mov	r2, r3
 80033de:	2101      	movs	r1, #1
 80033e0:	f002 f86c 	bl	80054bc <USB_EP0_OutStart>
  }

  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3718      	adds	r7, #24
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	4f54300a 	.word	0x4f54300a

080033f4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b085      	sub	sp, #20
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	460b      	mov	r3, r1
 80033fe:	70fb      	strb	r3, [r7, #3]
 8003400:	4613      	mov	r3, r2
 8003402:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800340c:	78fb      	ldrb	r3, [r7, #3]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d107      	bne.n	8003422 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003412:	883b      	ldrh	r3, [r7, #0]
 8003414:	0419      	lsls	r1, r3, #16
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68ba      	ldr	r2, [r7, #8]
 800341c:	430a      	orrs	r2, r1
 800341e:	629a      	str	r2, [r3, #40]	; 0x28
 8003420:	e028      	b.n	8003474 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003428:	0c1b      	lsrs	r3, r3, #16
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	4413      	add	r3, r2
 800342e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003430:	2300      	movs	r3, #0
 8003432:	73fb      	strb	r3, [r7, #15]
 8003434:	e00d      	b.n	8003452 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	7bfb      	ldrb	r3, [r7, #15]
 800343c:	3340      	adds	r3, #64	; 0x40
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	4413      	add	r3, r2
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	0c1b      	lsrs	r3, r3, #16
 8003446:	68ba      	ldr	r2, [r7, #8]
 8003448:	4413      	add	r3, r2
 800344a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800344c:	7bfb      	ldrb	r3, [r7, #15]
 800344e:	3301      	adds	r3, #1
 8003450:	73fb      	strb	r3, [r7, #15]
 8003452:	7bfa      	ldrb	r2, [r7, #15]
 8003454:	78fb      	ldrb	r3, [r7, #3]
 8003456:	3b01      	subs	r3, #1
 8003458:	429a      	cmp	r2, r3
 800345a:	d3ec      	bcc.n	8003436 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800345c:	883b      	ldrh	r3, [r7, #0]
 800345e:	0418      	lsls	r0, r3, #16
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6819      	ldr	r1, [r3, #0]
 8003464:	78fb      	ldrb	r3, [r7, #3]
 8003466:	3b01      	subs	r3, #1
 8003468:	68ba      	ldr	r2, [r7, #8]
 800346a:	4302      	orrs	r2, r0
 800346c:	3340      	adds	r3, #64	; 0x40
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3714      	adds	r7, #20
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
 800348a:	460b      	mov	r3, r1
 800348c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	887a      	ldrh	r2, [r7, #2]
 8003494:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	460b      	mov	r3, r1
 80034ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b086      	sub	sp, #24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e267      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d075      	beq.n	80035c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80034da:	4b88      	ldr	r3, [pc, #544]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f003 030c 	and.w	r3, r3, #12
 80034e2:	2b04      	cmp	r3, #4
 80034e4:	d00c      	beq.n	8003500 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034e6:	4b85      	ldr	r3, [pc, #532]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80034ee:	2b08      	cmp	r3, #8
 80034f0:	d112      	bne.n	8003518 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034f2:	4b82      	ldr	r3, [pc, #520]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034fe:	d10b      	bne.n	8003518 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003500:	4b7e      	ldr	r3, [pc, #504]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d05b      	beq.n	80035c4 <HAL_RCC_OscConfig+0x108>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d157      	bne.n	80035c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e242      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003520:	d106      	bne.n	8003530 <HAL_RCC_OscConfig+0x74>
 8003522:	4b76      	ldr	r3, [pc, #472]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a75      	ldr	r2, [pc, #468]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 8003528:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800352c:	6013      	str	r3, [r2, #0]
 800352e:	e01d      	b.n	800356c <HAL_RCC_OscConfig+0xb0>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003538:	d10c      	bne.n	8003554 <HAL_RCC_OscConfig+0x98>
 800353a:	4b70      	ldr	r3, [pc, #448]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a6f      	ldr	r2, [pc, #444]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 8003540:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003544:	6013      	str	r3, [r2, #0]
 8003546:	4b6d      	ldr	r3, [pc, #436]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a6c      	ldr	r2, [pc, #432]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 800354c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003550:	6013      	str	r3, [r2, #0]
 8003552:	e00b      	b.n	800356c <HAL_RCC_OscConfig+0xb0>
 8003554:	4b69      	ldr	r3, [pc, #420]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a68      	ldr	r2, [pc, #416]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 800355a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800355e:	6013      	str	r3, [r2, #0]
 8003560:	4b66      	ldr	r3, [pc, #408]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a65      	ldr	r2, [pc, #404]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 8003566:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800356a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d013      	beq.n	800359c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003574:	f7fd faa0 	bl	8000ab8 <HAL_GetTick>
 8003578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800357a:	e008      	b.n	800358e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800357c:	f7fd fa9c 	bl	8000ab8 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	2b64      	cmp	r3, #100	; 0x64
 8003588:	d901      	bls.n	800358e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e207      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800358e:	4b5b      	ldr	r3, [pc, #364]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0f0      	beq.n	800357c <HAL_RCC_OscConfig+0xc0>
 800359a:	e014      	b.n	80035c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359c:	f7fd fa8c 	bl	8000ab8 <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035a4:	f7fd fa88 	bl	8000ab8 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b64      	cmp	r3, #100	; 0x64
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e1f3      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035b6:	4b51      	ldr	r3, [pc, #324]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1f0      	bne.n	80035a4 <HAL_RCC_OscConfig+0xe8>
 80035c2:	e000      	b.n	80035c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d063      	beq.n	800369a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035d2:	4b4a      	ldr	r3, [pc, #296]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f003 030c 	and.w	r3, r3, #12
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00b      	beq.n	80035f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035de:	4b47      	ldr	r3, [pc, #284]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035e6:	2b08      	cmp	r3, #8
 80035e8:	d11c      	bne.n	8003624 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035ea:	4b44      	ldr	r3, [pc, #272]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d116      	bne.n	8003624 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035f6:	4b41      	ldr	r3, [pc, #260]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d005      	beq.n	800360e <HAL_RCC_OscConfig+0x152>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d001      	beq.n	800360e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e1c7      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800360e:	4b3b      	ldr	r3, [pc, #236]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	00db      	lsls	r3, r3, #3
 800361c:	4937      	ldr	r1, [pc, #220]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 800361e:	4313      	orrs	r3, r2
 8003620:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003622:	e03a      	b.n	800369a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d020      	beq.n	800366e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800362c:	4b34      	ldr	r3, [pc, #208]	; (8003700 <HAL_RCC_OscConfig+0x244>)
 800362e:	2201      	movs	r2, #1
 8003630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003632:	f7fd fa41 	bl	8000ab8 <HAL_GetTick>
 8003636:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003638:	e008      	b.n	800364c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800363a:	f7fd fa3d 	bl	8000ab8 <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	2b02      	cmp	r3, #2
 8003646:	d901      	bls.n	800364c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e1a8      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800364c:	4b2b      	ldr	r3, [pc, #172]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0302 	and.w	r3, r3, #2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d0f0      	beq.n	800363a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003658:	4b28      	ldr	r3, [pc, #160]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	691b      	ldr	r3, [r3, #16]
 8003664:	00db      	lsls	r3, r3, #3
 8003666:	4925      	ldr	r1, [pc, #148]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 8003668:	4313      	orrs	r3, r2
 800366a:	600b      	str	r3, [r1, #0]
 800366c:	e015      	b.n	800369a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800366e:	4b24      	ldr	r3, [pc, #144]	; (8003700 <HAL_RCC_OscConfig+0x244>)
 8003670:	2200      	movs	r2, #0
 8003672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003674:	f7fd fa20 	bl	8000ab8 <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800367c:	f7fd fa1c 	bl	8000ab8 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e187      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800368e:	4b1b      	ldr	r3, [pc, #108]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1f0      	bne.n	800367c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0308 	and.w	r3, r3, #8
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d036      	beq.n	8003714 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d016      	beq.n	80036dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036ae:	4b15      	ldr	r3, [pc, #84]	; (8003704 <HAL_RCC_OscConfig+0x248>)
 80036b0:	2201      	movs	r2, #1
 80036b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036b4:	f7fd fa00 	bl	8000ab8 <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ba:	e008      	b.n	80036ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036bc:	f7fd f9fc 	bl	8000ab8 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e167      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ce:	4b0b      	ldr	r3, [pc, #44]	; (80036fc <HAL_RCC_OscConfig+0x240>)
 80036d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d0f0      	beq.n	80036bc <HAL_RCC_OscConfig+0x200>
 80036da:	e01b      	b.n	8003714 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036dc:	4b09      	ldr	r3, [pc, #36]	; (8003704 <HAL_RCC_OscConfig+0x248>)
 80036de:	2200      	movs	r2, #0
 80036e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036e2:	f7fd f9e9 	bl	8000ab8 <HAL_GetTick>
 80036e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036e8:	e00e      	b.n	8003708 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036ea:	f7fd f9e5 	bl	8000ab8 <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d907      	bls.n	8003708 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e150      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
 80036fc:	40023800 	.word	0x40023800
 8003700:	42470000 	.word	0x42470000
 8003704:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003708:	4b88      	ldr	r3, [pc, #544]	; (800392c <HAL_RCC_OscConfig+0x470>)
 800370a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800370c:	f003 0302 	and.w	r3, r3, #2
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1ea      	bne.n	80036ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0304 	and.w	r3, r3, #4
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 8097 	beq.w	8003850 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003722:	2300      	movs	r3, #0
 8003724:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003726:	4b81      	ldr	r3, [pc, #516]	; (800392c <HAL_RCC_OscConfig+0x470>)
 8003728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10f      	bne.n	8003752 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003732:	2300      	movs	r3, #0
 8003734:	60bb      	str	r3, [r7, #8]
 8003736:	4b7d      	ldr	r3, [pc, #500]	; (800392c <HAL_RCC_OscConfig+0x470>)
 8003738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373a:	4a7c      	ldr	r2, [pc, #496]	; (800392c <HAL_RCC_OscConfig+0x470>)
 800373c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003740:	6413      	str	r3, [r2, #64]	; 0x40
 8003742:	4b7a      	ldr	r3, [pc, #488]	; (800392c <HAL_RCC_OscConfig+0x470>)
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800374a:	60bb      	str	r3, [r7, #8]
 800374c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800374e:	2301      	movs	r3, #1
 8003750:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003752:	4b77      	ldr	r3, [pc, #476]	; (8003930 <HAL_RCC_OscConfig+0x474>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800375a:	2b00      	cmp	r3, #0
 800375c:	d118      	bne.n	8003790 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800375e:	4b74      	ldr	r3, [pc, #464]	; (8003930 <HAL_RCC_OscConfig+0x474>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a73      	ldr	r2, [pc, #460]	; (8003930 <HAL_RCC_OscConfig+0x474>)
 8003764:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003768:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800376a:	f7fd f9a5 	bl	8000ab8 <HAL_GetTick>
 800376e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003770:	e008      	b.n	8003784 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003772:	f7fd f9a1 	bl	8000ab8 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d901      	bls.n	8003784 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e10c      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003784:	4b6a      	ldr	r3, [pc, #424]	; (8003930 <HAL_RCC_OscConfig+0x474>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800378c:	2b00      	cmp	r3, #0
 800378e:	d0f0      	beq.n	8003772 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d106      	bne.n	80037a6 <HAL_RCC_OscConfig+0x2ea>
 8003798:	4b64      	ldr	r3, [pc, #400]	; (800392c <HAL_RCC_OscConfig+0x470>)
 800379a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800379c:	4a63      	ldr	r2, [pc, #396]	; (800392c <HAL_RCC_OscConfig+0x470>)
 800379e:	f043 0301 	orr.w	r3, r3, #1
 80037a2:	6713      	str	r3, [r2, #112]	; 0x70
 80037a4:	e01c      	b.n	80037e0 <HAL_RCC_OscConfig+0x324>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2b05      	cmp	r3, #5
 80037ac:	d10c      	bne.n	80037c8 <HAL_RCC_OscConfig+0x30c>
 80037ae:	4b5f      	ldr	r3, [pc, #380]	; (800392c <HAL_RCC_OscConfig+0x470>)
 80037b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037b2:	4a5e      	ldr	r2, [pc, #376]	; (800392c <HAL_RCC_OscConfig+0x470>)
 80037b4:	f043 0304 	orr.w	r3, r3, #4
 80037b8:	6713      	str	r3, [r2, #112]	; 0x70
 80037ba:	4b5c      	ldr	r3, [pc, #368]	; (800392c <HAL_RCC_OscConfig+0x470>)
 80037bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037be:	4a5b      	ldr	r2, [pc, #364]	; (800392c <HAL_RCC_OscConfig+0x470>)
 80037c0:	f043 0301 	orr.w	r3, r3, #1
 80037c4:	6713      	str	r3, [r2, #112]	; 0x70
 80037c6:	e00b      	b.n	80037e0 <HAL_RCC_OscConfig+0x324>
 80037c8:	4b58      	ldr	r3, [pc, #352]	; (800392c <HAL_RCC_OscConfig+0x470>)
 80037ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037cc:	4a57      	ldr	r2, [pc, #348]	; (800392c <HAL_RCC_OscConfig+0x470>)
 80037ce:	f023 0301 	bic.w	r3, r3, #1
 80037d2:	6713      	str	r3, [r2, #112]	; 0x70
 80037d4:	4b55      	ldr	r3, [pc, #340]	; (800392c <HAL_RCC_OscConfig+0x470>)
 80037d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037d8:	4a54      	ldr	r2, [pc, #336]	; (800392c <HAL_RCC_OscConfig+0x470>)
 80037da:	f023 0304 	bic.w	r3, r3, #4
 80037de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d015      	beq.n	8003814 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037e8:	f7fd f966 	bl	8000ab8 <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ee:	e00a      	b.n	8003806 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037f0:	f7fd f962 	bl	8000ab8 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80037fe:	4293      	cmp	r3, r2
 8003800:	d901      	bls.n	8003806 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e0cb      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003806:	4b49      	ldr	r3, [pc, #292]	; (800392c <HAL_RCC_OscConfig+0x470>)
 8003808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800380a:	f003 0302 	and.w	r3, r3, #2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d0ee      	beq.n	80037f0 <HAL_RCC_OscConfig+0x334>
 8003812:	e014      	b.n	800383e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003814:	f7fd f950 	bl	8000ab8 <HAL_GetTick>
 8003818:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800381a:	e00a      	b.n	8003832 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800381c:	f7fd f94c 	bl	8000ab8 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	f241 3288 	movw	r2, #5000	; 0x1388
 800382a:	4293      	cmp	r3, r2
 800382c:	d901      	bls.n	8003832 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e0b5      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003832:	4b3e      	ldr	r3, [pc, #248]	; (800392c <HAL_RCC_OscConfig+0x470>)
 8003834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003836:	f003 0302 	and.w	r3, r3, #2
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1ee      	bne.n	800381c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800383e:	7dfb      	ldrb	r3, [r7, #23]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d105      	bne.n	8003850 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003844:	4b39      	ldr	r3, [pc, #228]	; (800392c <HAL_RCC_OscConfig+0x470>)
 8003846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003848:	4a38      	ldr	r2, [pc, #224]	; (800392c <HAL_RCC_OscConfig+0x470>)
 800384a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800384e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	699b      	ldr	r3, [r3, #24]
 8003854:	2b00      	cmp	r3, #0
 8003856:	f000 80a1 	beq.w	800399c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800385a:	4b34      	ldr	r3, [pc, #208]	; (800392c <HAL_RCC_OscConfig+0x470>)
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f003 030c 	and.w	r3, r3, #12
 8003862:	2b08      	cmp	r3, #8
 8003864:	d05c      	beq.n	8003920 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	699b      	ldr	r3, [r3, #24]
 800386a:	2b02      	cmp	r3, #2
 800386c:	d141      	bne.n	80038f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800386e:	4b31      	ldr	r3, [pc, #196]	; (8003934 <HAL_RCC_OscConfig+0x478>)
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003874:	f7fd f920 	bl	8000ab8 <HAL_GetTick>
 8003878:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800387a:	e008      	b.n	800388e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800387c:	f7fd f91c 	bl	8000ab8 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	2b02      	cmp	r3, #2
 8003888:	d901      	bls.n	800388e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e087      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800388e:	4b27      	ldr	r3, [pc, #156]	; (800392c <HAL_RCC_OscConfig+0x470>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d1f0      	bne.n	800387c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	69da      	ldr	r2, [r3, #28]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a1b      	ldr	r3, [r3, #32]
 80038a2:	431a      	orrs	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a8:	019b      	lsls	r3, r3, #6
 80038aa:	431a      	orrs	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b0:	085b      	lsrs	r3, r3, #1
 80038b2:	3b01      	subs	r3, #1
 80038b4:	041b      	lsls	r3, r3, #16
 80038b6:	431a      	orrs	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038bc:	061b      	lsls	r3, r3, #24
 80038be:	491b      	ldr	r1, [pc, #108]	; (800392c <HAL_RCC_OscConfig+0x470>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038c4:	4b1b      	ldr	r3, [pc, #108]	; (8003934 <HAL_RCC_OscConfig+0x478>)
 80038c6:	2201      	movs	r2, #1
 80038c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ca:	f7fd f8f5 	bl	8000ab8 <HAL_GetTick>
 80038ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038d0:	e008      	b.n	80038e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038d2:	f7fd f8f1 	bl	8000ab8 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d901      	bls.n	80038e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e05c      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038e4:	4b11      	ldr	r3, [pc, #68]	; (800392c <HAL_RCC_OscConfig+0x470>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0f0      	beq.n	80038d2 <HAL_RCC_OscConfig+0x416>
 80038f0:	e054      	b.n	800399c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038f2:	4b10      	ldr	r3, [pc, #64]	; (8003934 <HAL_RCC_OscConfig+0x478>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f8:	f7fd f8de 	bl	8000ab8 <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003900:	f7fd f8da 	bl	8000ab8 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b02      	cmp	r3, #2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e045      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003912:	4b06      	ldr	r3, [pc, #24]	; (800392c <HAL_RCC_OscConfig+0x470>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1f0      	bne.n	8003900 <HAL_RCC_OscConfig+0x444>
 800391e:	e03d      	b.n	800399c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	2b01      	cmp	r3, #1
 8003926:	d107      	bne.n	8003938 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e038      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
 800392c:	40023800 	.word	0x40023800
 8003930:	40007000 	.word	0x40007000
 8003934:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003938:	4b1b      	ldr	r3, [pc, #108]	; (80039a8 <HAL_RCC_OscConfig+0x4ec>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	2b01      	cmp	r3, #1
 8003944:	d028      	beq.n	8003998 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003950:	429a      	cmp	r2, r3
 8003952:	d121      	bne.n	8003998 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800395e:	429a      	cmp	r2, r3
 8003960:	d11a      	bne.n	8003998 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003968:	4013      	ands	r3, r2
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800396e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003970:	4293      	cmp	r3, r2
 8003972:	d111      	bne.n	8003998 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800397e:	085b      	lsrs	r3, r3, #1
 8003980:	3b01      	subs	r3, #1
 8003982:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003984:	429a      	cmp	r2, r3
 8003986:	d107      	bne.n	8003998 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003992:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003994:	429a      	cmp	r2, r3
 8003996:	d001      	beq.n	800399c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e000      	b.n	800399e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3718      	adds	r7, #24
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	40023800 	.word	0x40023800

080039ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d101      	bne.n	80039c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e0cc      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039c0:	4b68      	ldr	r3, [pc, #416]	; (8003b64 <HAL_RCC_ClockConfig+0x1b8>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0307 	and.w	r3, r3, #7
 80039c8:	683a      	ldr	r2, [r7, #0]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d90c      	bls.n	80039e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ce:	4b65      	ldr	r3, [pc, #404]	; (8003b64 <HAL_RCC_ClockConfig+0x1b8>)
 80039d0:	683a      	ldr	r2, [r7, #0]
 80039d2:	b2d2      	uxtb	r2, r2
 80039d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039d6:	4b63      	ldr	r3, [pc, #396]	; (8003b64 <HAL_RCC_ClockConfig+0x1b8>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0307 	and.w	r3, r3, #7
 80039de:	683a      	ldr	r2, [r7, #0]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d001      	beq.n	80039e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e0b8      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d020      	beq.n	8003a36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0304 	and.w	r3, r3, #4
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d005      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a00:	4b59      	ldr	r3, [pc, #356]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	4a58      	ldr	r2, [pc, #352]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003a06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0308 	and.w	r3, r3, #8
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d005      	beq.n	8003a24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a18:	4b53      	ldr	r3, [pc, #332]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	4a52      	ldr	r2, [pc, #328]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a24:	4b50      	ldr	r3, [pc, #320]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	494d      	ldr	r1, [pc, #308]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d044      	beq.n	8003acc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d107      	bne.n	8003a5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a4a:	4b47      	ldr	r3, [pc, #284]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d119      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e07f      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d003      	beq.n	8003a6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a66:	2b03      	cmp	r3, #3
 8003a68:	d107      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a6a:	4b3f      	ldr	r3, [pc, #252]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d109      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e06f      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a7a:	4b3b      	ldr	r3, [pc, #236]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d101      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e067      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a8a:	4b37      	ldr	r3, [pc, #220]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f023 0203 	bic.w	r2, r3, #3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	4934      	ldr	r1, [pc, #208]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a9c:	f7fd f80c 	bl	8000ab8 <HAL_GetTick>
 8003aa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aa2:	e00a      	b.n	8003aba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aa4:	f7fd f808 	bl	8000ab8 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d901      	bls.n	8003aba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e04f      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aba:	4b2b      	ldr	r3, [pc, #172]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f003 020c 	and.w	r2, r3, #12
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d1eb      	bne.n	8003aa4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003acc:	4b25      	ldr	r3, [pc, #148]	; (8003b64 <HAL_RCC_ClockConfig+0x1b8>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	683a      	ldr	r2, [r7, #0]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d20c      	bcs.n	8003af4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ada:	4b22      	ldr	r3, [pc, #136]	; (8003b64 <HAL_RCC_ClockConfig+0x1b8>)
 8003adc:	683a      	ldr	r2, [r7, #0]
 8003ade:	b2d2      	uxtb	r2, r2
 8003ae0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ae2:	4b20      	ldr	r3, [pc, #128]	; (8003b64 <HAL_RCC_ClockConfig+0x1b8>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0307 	and.w	r3, r3, #7
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d001      	beq.n	8003af4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e032      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0304 	and.w	r3, r3, #4
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d008      	beq.n	8003b12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b00:	4b19      	ldr	r3, [pc, #100]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	4916      	ldr	r1, [pc, #88]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0308 	and.w	r3, r3, #8
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d009      	beq.n	8003b32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b1e:	4b12      	ldr	r3, [pc, #72]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	691b      	ldr	r3, [r3, #16]
 8003b2a:	00db      	lsls	r3, r3, #3
 8003b2c:	490e      	ldr	r1, [pc, #56]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b32:	f000 f821 	bl	8003b78 <HAL_RCC_GetSysClockFreq>
 8003b36:	4602      	mov	r2, r0
 8003b38:	4b0b      	ldr	r3, [pc, #44]	; (8003b68 <HAL_RCC_ClockConfig+0x1bc>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	091b      	lsrs	r3, r3, #4
 8003b3e:	f003 030f 	and.w	r3, r3, #15
 8003b42:	490a      	ldr	r1, [pc, #40]	; (8003b6c <HAL_RCC_ClockConfig+0x1c0>)
 8003b44:	5ccb      	ldrb	r3, [r1, r3]
 8003b46:	fa22 f303 	lsr.w	r3, r2, r3
 8003b4a:	4a09      	ldr	r2, [pc, #36]	; (8003b70 <HAL_RCC_ClockConfig+0x1c4>)
 8003b4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b4e:	4b09      	ldr	r3, [pc, #36]	; (8003b74 <HAL_RCC_ClockConfig+0x1c8>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7fc ff6c 	bl	8000a30 <HAL_InitTick>

  return HAL_OK;
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	40023c00 	.word	0x40023c00
 8003b68:	40023800 	.word	0x40023800
 8003b6c:	08008c18 	.word	0x08008c18
 8003b70:	20000020 	.word	0x20000020
 8003b74:	20000024 	.word	0x20000024

08003b78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b7c:	b090      	sub	sp, #64	; 0x40
 8003b7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b80:	2300      	movs	r3, #0
 8003b82:	637b      	str	r3, [r7, #52]	; 0x34
 8003b84:	2300      	movs	r3, #0
 8003b86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b88:	2300      	movs	r3, #0
 8003b8a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b90:	4b59      	ldr	r3, [pc, #356]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f003 030c 	and.w	r3, r3, #12
 8003b98:	2b08      	cmp	r3, #8
 8003b9a:	d00d      	beq.n	8003bb8 <HAL_RCC_GetSysClockFreq+0x40>
 8003b9c:	2b08      	cmp	r3, #8
 8003b9e:	f200 80a1 	bhi.w	8003ce4 <HAL_RCC_GetSysClockFreq+0x16c>
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d002      	beq.n	8003bac <HAL_RCC_GetSysClockFreq+0x34>
 8003ba6:	2b04      	cmp	r3, #4
 8003ba8:	d003      	beq.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003baa:	e09b      	b.n	8003ce4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bac:	4b53      	ldr	r3, [pc, #332]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x184>)
 8003bae:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003bb0:	e09b      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bb2:	4b53      	ldr	r3, [pc, #332]	; (8003d00 <HAL_RCC_GetSysClockFreq+0x188>)
 8003bb4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003bb6:	e098      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bb8:	4b4f      	ldr	r3, [pc, #316]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bc0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bc2:	4b4d      	ldr	r3, [pc, #308]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d028      	beq.n	8003c20 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bce:	4b4a      	ldr	r3, [pc, #296]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	099b      	lsrs	r3, r3, #6
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	623b      	str	r3, [r7, #32]
 8003bd8:	627a      	str	r2, [r7, #36]	; 0x24
 8003bda:	6a3b      	ldr	r3, [r7, #32]
 8003bdc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003be0:	2100      	movs	r1, #0
 8003be2:	4b47      	ldr	r3, [pc, #284]	; (8003d00 <HAL_RCC_GetSysClockFreq+0x188>)
 8003be4:	fb03 f201 	mul.w	r2, r3, r1
 8003be8:	2300      	movs	r3, #0
 8003bea:	fb00 f303 	mul.w	r3, r0, r3
 8003bee:	4413      	add	r3, r2
 8003bf0:	4a43      	ldr	r2, [pc, #268]	; (8003d00 <HAL_RCC_GetSysClockFreq+0x188>)
 8003bf2:	fba0 1202 	umull	r1, r2, r0, r2
 8003bf6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003bf8:	460a      	mov	r2, r1
 8003bfa:	62ba      	str	r2, [r7, #40]	; 0x28
 8003bfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bfe:	4413      	add	r3, r2
 8003c00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c04:	2200      	movs	r2, #0
 8003c06:	61bb      	str	r3, [r7, #24]
 8003c08:	61fa      	str	r2, [r7, #28]
 8003c0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c0e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003c12:	f7fc fb35 	bl	8000280 <__aeabi_uldivmod>
 8003c16:	4602      	mov	r2, r0
 8003c18:	460b      	mov	r3, r1
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c1e:	e053      	b.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c20:	4b35      	ldr	r3, [pc, #212]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	099b      	lsrs	r3, r3, #6
 8003c26:	2200      	movs	r2, #0
 8003c28:	613b      	str	r3, [r7, #16]
 8003c2a:	617a      	str	r2, [r7, #20]
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003c32:	f04f 0b00 	mov.w	fp, #0
 8003c36:	4652      	mov	r2, sl
 8003c38:	465b      	mov	r3, fp
 8003c3a:	f04f 0000 	mov.w	r0, #0
 8003c3e:	f04f 0100 	mov.w	r1, #0
 8003c42:	0159      	lsls	r1, r3, #5
 8003c44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c48:	0150      	lsls	r0, r2, #5
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	ebb2 080a 	subs.w	r8, r2, sl
 8003c52:	eb63 090b 	sbc.w	r9, r3, fp
 8003c56:	f04f 0200 	mov.w	r2, #0
 8003c5a:	f04f 0300 	mov.w	r3, #0
 8003c5e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003c62:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003c66:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003c6a:	ebb2 0408 	subs.w	r4, r2, r8
 8003c6e:	eb63 0509 	sbc.w	r5, r3, r9
 8003c72:	f04f 0200 	mov.w	r2, #0
 8003c76:	f04f 0300 	mov.w	r3, #0
 8003c7a:	00eb      	lsls	r3, r5, #3
 8003c7c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c80:	00e2      	lsls	r2, r4, #3
 8003c82:	4614      	mov	r4, r2
 8003c84:	461d      	mov	r5, r3
 8003c86:	eb14 030a 	adds.w	r3, r4, sl
 8003c8a:	603b      	str	r3, [r7, #0]
 8003c8c:	eb45 030b 	adc.w	r3, r5, fp
 8003c90:	607b      	str	r3, [r7, #4]
 8003c92:	f04f 0200 	mov.w	r2, #0
 8003c96:	f04f 0300 	mov.w	r3, #0
 8003c9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c9e:	4629      	mov	r1, r5
 8003ca0:	028b      	lsls	r3, r1, #10
 8003ca2:	4621      	mov	r1, r4
 8003ca4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ca8:	4621      	mov	r1, r4
 8003caa:	028a      	lsls	r2, r1, #10
 8003cac:	4610      	mov	r0, r2
 8003cae:	4619      	mov	r1, r3
 8003cb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	60bb      	str	r3, [r7, #8]
 8003cb6:	60fa      	str	r2, [r7, #12]
 8003cb8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003cbc:	f7fc fae0 	bl	8000280 <__aeabi_uldivmod>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003cc8:	4b0b      	ldr	r3, [pc, #44]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	0c1b      	lsrs	r3, r3, #16
 8003cce:	f003 0303 	and.w	r3, r3, #3
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003cd8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003ce2:	e002      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ce4:	4b05      	ldr	r3, [pc, #20]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x184>)
 8003ce6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003ce8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3740      	adds	r7, #64	; 0x40
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cf6:	bf00      	nop
 8003cf8:	40023800 	.word	0x40023800
 8003cfc:	00f42400 	.word	0x00f42400
 8003d00:	017d7840 	.word	0x017d7840

08003d04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d08:	4b03      	ldr	r3, [pc, #12]	; (8003d18 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	20000020 	.word	0x20000020

08003d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d20:	f7ff fff0 	bl	8003d04 <HAL_RCC_GetHCLKFreq>
 8003d24:	4602      	mov	r2, r0
 8003d26:	4b05      	ldr	r3, [pc, #20]	; (8003d3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	0a9b      	lsrs	r3, r3, #10
 8003d2c:	f003 0307 	and.w	r3, r3, #7
 8003d30:	4903      	ldr	r1, [pc, #12]	; (8003d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d32:	5ccb      	ldrb	r3, [r1, r3]
 8003d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40023800 	.word	0x40023800
 8003d40:	08008c28 	.word	0x08008c28

08003d44 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003d44:	b084      	sub	sp, #16
 8003d46:	b580      	push	{r7, lr}
 8003d48:	b084      	sub	sp, #16
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
 8003d4e:	f107 001c 	add.w	r0, r7, #28
 8003d52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d122      	bne.n	8003da2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d60:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003d70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003d84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d105      	bne.n	8003d96 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f001 fbee 	bl	8005578 <USB_CoreReset>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	73fb      	strb	r3, [r7, #15]
 8003da0:	e01a      	b.n	8003dd8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f001 fbe2 	bl	8005578 <USB_CoreReset>
 8003db4:	4603      	mov	r3, r0
 8003db6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003db8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d106      	bne.n	8003dcc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	639a      	str	r2, [r3, #56]	; 0x38
 8003dca:	e005      	b.n	8003dd8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d10b      	bne.n	8003df6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f043 0206 	orr.w	r2, r3, #6
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f043 0220 	orr.w	r2, r3, #32
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e02:	b004      	add	sp, #16
 8003e04:	4770      	bx	lr
	...

08003e08 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b087      	sub	sp, #28
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	4613      	mov	r3, r2
 8003e14:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003e16:	79fb      	ldrb	r3, [r7, #7]
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d165      	bne.n	8003ee8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	4a41      	ldr	r2, [pc, #260]	; (8003f24 <USB_SetTurnaroundTime+0x11c>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d906      	bls.n	8003e32 <USB_SetTurnaroundTime+0x2a>
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	4a40      	ldr	r2, [pc, #256]	; (8003f28 <USB_SetTurnaroundTime+0x120>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d202      	bcs.n	8003e32 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003e2c:	230f      	movs	r3, #15
 8003e2e:	617b      	str	r3, [r7, #20]
 8003e30:	e062      	b.n	8003ef8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	4a3c      	ldr	r2, [pc, #240]	; (8003f28 <USB_SetTurnaroundTime+0x120>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d306      	bcc.n	8003e48 <USB_SetTurnaroundTime+0x40>
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	4a3b      	ldr	r2, [pc, #236]	; (8003f2c <USB_SetTurnaroundTime+0x124>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d202      	bcs.n	8003e48 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003e42:	230e      	movs	r3, #14
 8003e44:	617b      	str	r3, [r7, #20]
 8003e46:	e057      	b.n	8003ef8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	4a38      	ldr	r2, [pc, #224]	; (8003f2c <USB_SetTurnaroundTime+0x124>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d306      	bcc.n	8003e5e <USB_SetTurnaroundTime+0x56>
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	4a37      	ldr	r2, [pc, #220]	; (8003f30 <USB_SetTurnaroundTime+0x128>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d202      	bcs.n	8003e5e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003e58:	230d      	movs	r3, #13
 8003e5a:	617b      	str	r3, [r7, #20]
 8003e5c:	e04c      	b.n	8003ef8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	4a33      	ldr	r2, [pc, #204]	; (8003f30 <USB_SetTurnaroundTime+0x128>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d306      	bcc.n	8003e74 <USB_SetTurnaroundTime+0x6c>
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	4a32      	ldr	r2, [pc, #200]	; (8003f34 <USB_SetTurnaroundTime+0x12c>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d802      	bhi.n	8003e74 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003e6e:	230c      	movs	r3, #12
 8003e70:	617b      	str	r3, [r7, #20]
 8003e72:	e041      	b.n	8003ef8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	4a2f      	ldr	r2, [pc, #188]	; (8003f34 <USB_SetTurnaroundTime+0x12c>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d906      	bls.n	8003e8a <USB_SetTurnaroundTime+0x82>
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	4a2e      	ldr	r2, [pc, #184]	; (8003f38 <USB_SetTurnaroundTime+0x130>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d802      	bhi.n	8003e8a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003e84:	230b      	movs	r3, #11
 8003e86:	617b      	str	r3, [r7, #20]
 8003e88:	e036      	b.n	8003ef8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	4a2a      	ldr	r2, [pc, #168]	; (8003f38 <USB_SetTurnaroundTime+0x130>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d906      	bls.n	8003ea0 <USB_SetTurnaroundTime+0x98>
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	4a29      	ldr	r2, [pc, #164]	; (8003f3c <USB_SetTurnaroundTime+0x134>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d802      	bhi.n	8003ea0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003e9a:	230a      	movs	r3, #10
 8003e9c:	617b      	str	r3, [r7, #20]
 8003e9e:	e02b      	b.n	8003ef8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	4a26      	ldr	r2, [pc, #152]	; (8003f3c <USB_SetTurnaroundTime+0x134>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d906      	bls.n	8003eb6 <USB_SetTurnaroundTime+0xae>
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	4a25      	ldr	r2, [pc, #148]	; (8003f40 <USB_SetTurnaroundTime+0x138>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d202      	bcs.n	8003eb6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003eb0:	2309      	movs	r3, #9
 8003eb2:	617b      	str	r3, [r7, #20]
 8003eb4:	e020      	b.n	8003ef8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	4a21      	ldr	r2, [pc, #132]	; (8003f40 <USB_SetTurnaroundTime+0x138>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d306      	bcc.n	8003ecc <USB_SetTurnaroundTime+0xc4>
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	4a20      	ldr	r2, [pc, #128]	; (8003f44 <USB_SetTurnaroundTime+0x13c>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d802      	bhi.n	8003ecc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003ec6:	2308      	movs	r3, #8
 8003ec8:	617b      	str	r3, [r7, #20]
 8003eca:	e015      	b.n	8003ef8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	4a1d      	ldr	r2, [pc, #116]	; (8003f44 <USB_SetTurnaroundTime+0x13c>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d906      	bls.n	8003ee2 <USB_SetTurnaroundTime+0xda>
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	4a1c      	ldr	r2, [pc, #112]	; (8003f48 <USB_SetTurnaroundTime+0x140>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d202      	bcs.n	8003ee2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003edc:	2307      	movs	r3, #7
 8003ede:	617b      	str	r3, [r7, #20]
 8003ee0:	e00a      	b.n	8003ef8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003ee2:	2306      	movs	r3, #6
 8003ee4:	617b      	str	r3, [r7, #20]
 8003ee6:	e007      	b.n	8003ef8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003ee8:	79fb      	ldrb	r3, [r7, #7]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d102      	bne.n	8003ef4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003eee:	2309      	movs	r3, #9
 8003ef0:	617b      	str	r3, [r7, #20]
 8003ef2:	e001      	b.n	8003ef8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003ef4:	2309      	movs	r3, #9
 8003ef6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	68da      	ldr	r2, [r3, #12]
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	029b      	lsls	r3, r3, #10
 8003f0c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8003f10:	431a      	orrs	r2, r3
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003f16:	2300      	movs	r3, #0
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	371c      	adds	r7, #28
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr
 8003f24:	00d8acbf 	.word	0x00d8acbf
 8003f28:	00e4e1c0 	.word	0x00e4e1c0
 8003f2c:	00f42400 	.word	0x00f42400
 8003f30:	01067380 	.word	0x01067380
 8003f34:	011a499f 	.word	0x011a499f
 8003f38:	01312cff 	.word	0x01312cff
 8003f3c:	014ca43f 	.word	0x014ca43f
 8003f40:	016e3600 	.word	0x016e3600
 8003f44:	01a6ab1f 	.word	0x01a6ab1f
 8003f48:	01e84800 	.word	0x01e84800

08003f4c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f043 0201 	orr.w	r2, r3, #1
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	370c      	adds	r7, #12
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr

08003f6e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003f6e:	b480      	push	{r7}
 8003f70:	b083      	sub	sp, #12
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	f023 0201 	bic.w	r2, r3, #1
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	460b      	mov	r3, r1
 8003f9a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003fac:	78fb      	ldrb	r3, [r7, #3]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d115      	bne.n	8003fde <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003fbe:	2001      	movs	r0, #1
 8003fc0:	f7fc fd86 	bl	8000ad0 <HAL_Delay>
      ms++;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f001 fa45 	bl	800545a <USB_GetMode>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d01e      	beq.n	8004014 <USB_SetCurrentMode+0x84>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2b31      	cmp	r3, #49	; 0x31
 8003fda:	d9f0      	bls.n	8003fbe <USB_SetCurrentMode+0x2e>
 8003fdc:	e01a      	b.n	8004014 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003fde:	78fb      	ldrb	r3, [r7, #3]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d115      	bne.n	8004010 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003ff0:	2001      	movs	r0, #1
 8003ff2:	f7fc fd6d 	bl	8000ad0 <HAL_Delay>
      ms++;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	3301      	adds	r3, #1
 8003ffa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f001 fa2c 	bl	800545a <USB_GetMode>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d005      	beq.n	8004014 <USB_SetCurrentMode+0x84>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2b31      	cmp	r3, #49	; 0x31
 800400c:	d9f0      	bls.n	8003ff0 <USB_SetCurrentMode+0x60>
 800400e:	e001      	b.n	8004014 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e005      	b.n	8004020 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2b32      	cmp	r3, #50	; 0x32
 8004018:	d101      	bne.n	800401e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004028:	b084      	sub	sp, #16
 800402a:	b580      	push	{r7, lr}
 800402c:	b086      	sub	sp, #24
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
 8004032:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004036:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800403a:	2300      	movs	r3, #0
 800403c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004042:	2300      	movs	r3, #0
 8004044:	613b      	str	r3, [r7, #16]
 8004046:	e009      	b.n	800405c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	3340      	adds	r3, #64	; 0x40
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	4413      	add	r3, r2
 8004052:	2200      	movs	r2, #0
 8004054:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	3301      	adds	r3, #1
 800405a:	613b      	str	r3, [r7, #16]
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	2b0e      	cmp	r3, #14
 8004060:	d9f2      	bls.n	8004048 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004062:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004064:	2b00      	cmp	r3, #0
 8004066:	d11c      	bne.n	80040a2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004076:	f043 0302 	orr.w	r3, r3, #2
 800407a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004080:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004098:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	639a      	str	r2, [r3, #56]	; 0x38
 80040a0:	e00b      	b.n	80040ba <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80040c0:	461a      	mov	r2, r3
 80040c2:	2300      	movs	r3, #0
 80040c4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040cc:	4619      	mov	r1, r3
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040d4:	461a      	mov	r2, r3
 80040d6:	680b      	ldr	r3, [r1, #0]
 80040d8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80040da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d10c      	bne.n	80040fa <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80040e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d104      	bne.n	80040f0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80040e6:	2100      	movs	r1, #0
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 f965 	bl	80043b8 <USB_SetDevSpeed>
 80040ee:	e008      	b.n	8004102 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80040f0:	2101      	movs	r1, #1
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f960 	bl	80043b8 <USB_SetDevSpeed>
 80040f8:	e003      	b.n	8004102 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80040fa:	2103      	movs	r1, #3
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 f95b 	bl	80043b8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004102:	2110      	movs	r1, #16
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 f8f3 	bl	80042f0 <USB_FlushTxFifo>
 800410a:	4603      	mov	r3, r0
 800410c:	2b00      	cmp	r3, #0
 800410e:	d001      	beq.n	8004114 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f000 f91f 	bl	8004358 <USB_FlushRxFifo>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800412a:	461a      	mov	r2, r3
 800412c:	2300      	movs	r3, #0
 800412e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004136:	461a      	mov	r2, r3
 8004138:	2300      	movs	r3, #0
 800413a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004142:	461a      	mov	r2, r3
 8004144:	2300      	movs	r3, #0
 8004146:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004148:	2300      	movs	r3, #0
 800414a:	613b      	str	r3, [r7, #16]
 800414c:	e043      	b.n	80041d6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	015a      	lsls	r2, r3, #5
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	4413      	add	r3, r2
 8004156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004160:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004164:	d118      	bne.n	8004198 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10a      	bne.n	8004182 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	015a      	lsls	r2, r3, #5
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4413      	add	r3, r2
 8004174:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004178:	461a      	mov	r2, r3
 800417a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800417e:	6013      	str	r3, [r2, #0]
 8004180:	e013      	b.n	80041aa <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	015a      	lsls	r2, r3, #5
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	4413      	add	r3, r2
 800418a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800418e:	461a      	mov	r2, r3
 8004190:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004194:	6013      	str	r3, [r2, #0]
 8004196:	e008      	b.n	80041aa <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	015a      	lsls	r2, r3, #5
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	4413      	add	r3, r2
 80041a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041a4:	461a      	mov	r2, r3
 80041a6:	2300      	movs	r3, #0
 80041a8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	015a      	lsls	r2, r3, #5
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	4413      	add	r3, r2
 80041b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041b6:	461a      	mov	r2, r3
 80041b8:	2300      	movs	r3, #0
 80041ba:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	015a      	lsls	r2, r3, #5
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	4413      	add	r3, r2
 80041c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041c8:	461a      	mov	r2, r3
 80041ca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80041ce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	3301      	adds	r3, #1
 80041d4:	613b      	str	r3, [r7, #16]
 80041d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d3b7      	bcc.n	800414e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041de:	2300      	movs	r3, #0
 80041e0:	613b      	str	r3, [r7, #16]
 80041e2:	e043      	b.n	800426c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	015a      	lsls	r2, r3, #5
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	4413      	add	r3, r2
 80041ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80041f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80041fa:	d118      	bne.n	800422e <USB_DevInit+0x206>
    {
      if (i == 0U)
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10a      	bne.n	8004218 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	015a      	lsls	r2, r3, #5
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	4413      	add	r3, r2
 800420a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800420e:	461a      	mov	r2, r3
 8004210:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004214:	6013      	str	r3, [r2, #0]
 8004216:	e013      	b.n	8004240 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	015a      	lsls	r2, r3, #5
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	4413      	add	r3, r2
 8004220:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004224:	461a      	mov	r2, r3
 8004226:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800422a:	6013      	str	r3, [r2, #0]
 800422c:	e008      	b.n	8004240 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	015a      	lsls	r2, r3, #5
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	4413      	add	r3, r2
 8004236:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800423a:	461a      	mov	r2, r3
 800423c:	2300      	movs	r3, #0
 800423e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	015a      	lsls	r2, r3, #5
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	4413      	add	r3, r2
 8004248:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800424c:	461a      	mov	r2, r3
 800424e:	2300      	movs	r3, #0
 8004250:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	015a      	lsls	r2, r3, #5
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	4413      	add	r3, r2
 800425a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800425e:	461a      	mov	r2, r3
 8004260:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004264:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	3301      	adds	r3, #1
 800426a:	613b      	str	r3, [r7, #16]
 800426c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426e:	693a      	ldr	r2, [r7, #16]
 8004270:	429a      	cmp	r2, r3
 8004272:	d3b7      	bcc.n	80041e4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004282:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004286:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004294:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004298:	2b00      	cmp	r3, #0
 800429a:	d105      	bne.n	80042a8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	f043 0210 	orr.w	r2, r3, #16
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	699a      	ldr	r2, [r3, #24]
 80042ac:	4b0f      	ldr	r3, [pc, #60]	; (80042ec <USB_DevInit+0x2c4>)
 80042ae:	4313      	orrs	r3, r2
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80042b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d005      	beq.n	80042c6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	699b      	ldr	r3, [r3, #24]
 80042be:	f043 0208 	orr.w	r2, r3, #8
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80042c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d107      	bne.n	80042dc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80042d4:	f043 0304 	orr.w	r3, r3, #4
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80042dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3718      	adds	r7, #24
 80042e2:	46bd      	mov	sp, r7
 80042e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80042e8:	b004      	add	sp, #16
 80042ea:	4770      	bx	lr
 80042ec:	803c3800 	.word	0x803c3800

080042f0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	3301      	adds	r3, #1
 8004302:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	4a13      	ldr	r2, [pc, #76]	; (8004354 <USB_FlushTxFifo+0x64>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d901      	bls.n	8004310 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e01b      	b.n	8004348 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	2b00      	cmp	r3, #0
 8004316:	daf2      	bge.n	80042fe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	019b      	lsls	r3, r3, #6
 8004320:	f043 0220 	orr.w	r2, r3, #32
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	3301      	adds	r3, #1
 800432c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	4a08      	ldr	r2, [pc, #32]	; (8004354 <USB_FlushTxFifo+0x64>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d901      	bls.n	800433a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e006      	b.n	8004348 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	f003 0320 	and.w	r3, r3, #32
 8004342:	2b20      	cmp	r3, #32
 8004344:	d0f0      	beq.n	8004328 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3714      	adds	r7, #20
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr
 8004354:	00030d40 	.word	0x00030d40

08004358 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	3301      	adds	r3, #1
 8004368:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	4a11      	ldr	r2, [pc, #68]	; (80043b4 <USB_FlushRxFifo+0x5c>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d901      	bls.n	8004376 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e018      	b.n	80043a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	2b00      	cmp	r3, #0
 800437c:	daf2      	bge.n	8004364 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800437e:	2300      	movs	r3, #0
 8004380:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2210      	movs	r2, #16
 8004386:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	3301      	adds	r3, #1
 800438c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	4a08      	ldr	r2, [pc, #32]	; (80043b4 <USB_FlushRxFifo+0x5c>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d901      	bls.n	800439a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e006      	b.n	80043a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	f003 0310 	and.w	r3, r3, #16
 80043a2:	2b10      	cmp	r3, #16
 80043a4:	d0f0      	beq.n	8004388 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3714      	adds	r7, #20
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr
 80043b4:	00030d40 	.word	0x00030d40

080043b8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b085      	sub	sp, #20
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	460b      	mov	r3, r1
 80043c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	78fb      	ldrb	r3, [r7, #3]
 80043d2:	68f9      	ldr	r1, [r7, #12]
 80043d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80043d8:	4313      	orrs	r3, r2
 80043da:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3714      	adds	r7, #20
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b087      	sub	sp, #28
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f003 0306 	and.w	r3, r3, #6
 8004402:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d102      	bne.n	8004410 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800440a:	2300      	movs	r3, #0
 800440c:	75fb      	strb	r3, [r7, #23]
 800440e:	e00a      	b.n	8004426 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2b02      	cmp	r3, #2
 8004414:	d002      	beq.n	800441c <USB_GetDevSpeed+0x32>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2b06      	cmp	r3, #6
 800441a:	d102      	bne.n	8004422 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800441c:	2302      	movs	r3, #2
 800441e:	75fb      	strb	r3, [r7, #23]
 8004420:	e001      	b.n	8004426 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004422:	230f      	movs	r3, #15
 8004424:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004426:	7dfb      	ldrb	r3, [r7, #23]
}
 8004428:	4618      	mov	r0, r3
 800442a:	371c      	adds	r7, #28
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	785b      	ldrb	r3, [r3, #1]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d13a      	bne.n	80044c6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004456:	69da      	ldr	r2, [r3, #28]
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	f003 030f 	and.w	r3, r3, #15
 8004460:	2101      	movs	r1, #1
 8004462:	fa01 f303 	lsl.w	r3, r1, r3
 8004466:	b29b      	uxth	r3, r3
 8004468:	68f9      	ldr	r1, [r7, #12]
 800446a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800446e:	4313      	orrs	r3, r2
 8004470:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	015a      	lsls	r2, r3, #5
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	4413      	add	r3, r2
 800447a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d155      	bne.n	8004534 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	015a      	lsls	r2, r3, #5
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	4413      	add	r3, r2
 8004490:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	791b      	ldrb	r3, [r3, #4]
 80044a2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80044a4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	059b      	lsls	r3, r3, #22
 80044aa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80044ac:	4313      	orrs	r3, r2
 80044ae:	68ba      	ldr	r2, [r7, #8]
 80044b0:	0151      	lsls	r1, r2, #5
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	440a      	add	r2, r1
 80044b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80044ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044c2:	6013      	str	r3, [r2, #0]
 80044c4:	e036      	b.n	8004534 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044cc:	69da      	ldr	r2, [r3, #28]
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	781b      	ldrb	r3, [r3, #0]
 80044d2:	f003 030f 	and.w	r3, r3, #15
 80044d6:	2101      	movs	r1, #1
 80044d8:	fa01 f303 	lsl.w	r3, r1, r3
 80044dc:	041b      	lsls	r3, r3, #16
 80044de:	68f9      	ldr	r1, [r7, #12]
 80044e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80044e4:	4313      	orrs	r3, r2
 80044e6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	015a      	lsls	r2, r3, #5
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4413      	add	r3, r2
 80044f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d11a      	bne.n	8004534 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	015a      	lsls	r2, r3, #5
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4413      	add	r3, r2
 8004506:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	791b      	ldrb	r3, [r3, #4]
 8004518:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800451a:	430b      	orrs	r3, r1
 800451c:	4313      	orrs	r3, r2
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	0151      	lsls	r1, r2, #5
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	440a      	add	r2, r1
 8004526:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800452a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800452e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004532:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	3714      	adds	r7, #20
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
	...

08004544 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004544:	b480      	push	{r7}
 8004546:	b085      	sub	sp, #20
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	785b      	ldrb	r3, [r3, #1]
 800455c:	2b01      	cmp	r3, #1
 800455e:	d161      	bne.n	8004624 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	015a      	lsls	r2, r3, #5
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	4413      	add	r3, r2
 8004568:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004572:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004576:	d11f      	bne.n	80045b8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	015a      	lsls	r2, r3, #5
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	4413      	add	r3, r2
 8004580:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	0151      	lsls	r1, r2, #5
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	440a      	add	r2, r1
 800458e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004592:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004596:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	015a      	lsls	r2, r3, #5
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	4413      	add	r3, r2
 80045a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	68ba      	ldr	r2, [r7, #8]
 80045a8:	0151      	lsls	r1, r2, #5
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	440a      	add	r2, r1
 80045ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045b2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80045b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	f003 030f 	and.w	r3, r3, #15
 80045c8:	2101      	movs	r1, #1
 80045ca:	fa01 f303 	lsl.w	r3, r1, r3
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	43db      	mvns	r3, r3
 80045d2:	68f9      	ldr	r1, [r7, #12]
 80045d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80045d8:	4013      	ands	r3, r2
 80045da:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045e2:	69da      	ldr	r2, [r3, #28]
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	f003 030f 	and.w	r3, r3, #15
 80045ec:	2101      	movs	r1, #1
 80045ee:	fa01 f303 	lsl.w	r3, r1, r3
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	43db      	mvns	r3, r3
 80045f6:	68f9      	ldr	r1, [r7, #12]
 80045f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80045fc:	4013      	ands	r3, r2
 80045fe:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	015a      	lsls	r2, r3, #5
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	4413      	add	r3, r2
 8004608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	0159      	lsls	r1, r3, #5
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	440b      	add	r3, r1
 8004616:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800461a:	4619      	mov	r1, r3
 800461c:	4b35      	ldr	r3, [pc, #212]	; (80046f4 <USB_DeactivateEndpoint+0x1b0>)
 800461e:	4013      	ands	r3, r2
 8004620:	600b      	str	r3, [r1, #0]
 8004622:	e060      	b.n	80046e6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	015a      	lsls	r2, r3, #5
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	4413      	add	r3, r2
 800462c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004636:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800463a:	d11f      	bne.n	800467c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	015a      	lsls	r2, r3, #5
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	4413      	add	r3, r2
 8004644:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68ba      	ldr	r2, [r7, #8]
 800464c:	0151      	lsls	r1, r2, #5
 800464e:	68fa      	ldr	r2, [r7, #12]
 8004650:	440a      	add	r2, r1
 8004652:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004656:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800465a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	015a      	lsls	r2, r3, #5
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	4413      	add	r3, r2
 8004664:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68ba      	ldr	r2, [r7, #8]
 800466c:	0151      	lsls	r1, r2, #5
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	440a      	add	r2, r1
 8004672:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004676:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800467a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004682:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	f003 030f 	and.w	r3, r3, #15
 800468c:	2101      	movs	r1, #1
 800468e:	fa01 f303 	lsl.w	r3, r1, r3
 8004692:	041b      	lsls	r3, r3, #16
 8004694:	43db      	mvns	r3, r3
 8004696:	68f9      	ldr	r1, [r7, #12]
 8004698:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800469c:	4013      	ands	r3, r2
 800469e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046a6:	69da      	ldr	r2, [r3, #28]
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	f003 030f 	and.w	r3, r3, #15
 80046b0:	2101      	movs	r1, #1
 80046b2:	fa01 f303 	lsl.w	r3, r1, r3
 80046b6:	041b      	lsls	r3, r3, #16
 80046b8:	43db      	mvns	r3, r3
 80046ba:	68f9      	ldr	r1, [r7, #12]
 80046bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80046c0:	4013      	ands	r3, r2
 80046c2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	015a      	lsls	r2, r3, #5
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	4413      	add	r3, r2
 80046cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	0159      	lsls	r1, r3, #5
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	440b      	add	r3, r1
 80046da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046de:	4619      	mov	r1, r3
 80046e0:	4b05      	ldr	r3, [pc, #20]	; (80046f8 <USB_DeactivateEndpoint+0x1b4>)
 80046e2:	4013      	ands	r3, r2
 80046e4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3714      	adds	r7, #20
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr
 80046f4:	ec337800 	.word	0xec337800
 80046f8:	eff37800 	.word	0xeff37800

080046fc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b08a      	sub	sp, #40	; 0x28
 8004700:	af02      	add	r7, sp, #8
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	4613      	mov	r3, r2
 8004708:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	785b      	ldrb	r3, [r3, #1]
 8004718:	2b01      	cmp	r3, #1
 800471a:	f040 815c 	bne.w	80049d6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d132      	bne.n	800478c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	015a      	lsls	r2, r3, #5
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	4413      	add	r3, r2
 800472e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	69ba      	ldr	r2, [r7, #24]
 8004736:	0151      	lsls	r1, r2, #5
 8004738:	69fa      	ldr	r2, [r7, #28]
 800473a:	440a      	add	r2, r1
 800473c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004740:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004744:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004748:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800474a:	69bb      	ldr	r3, [r7, #24]
 800474c:	015a      	lsls	r2, r3, #5
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	4413      	add	r3, r2
 8004752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	69ba      	ldr	r2, [r7, #24]
 800475a:	0151      	lsls	r1, r2, #5
 800475c:	69fa      	ldr	r2, [r7, #28]
 800475e:	440a      	add	r2, r1
 8004760:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004764:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004768:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	015a      	lsls	r2, r3, #5
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	4413      	add	r3, r2
 8004772:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	69ba      	ldr	r2, [r7, #24]
 800477a:	0151      	lsls	r1, r2, #5
 800477c:	69fa      	ldr	r2, [r7, #28]
 800477e:	440a      	add	r2, r1
 8004780:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004784:	0cdb      	lsrs	r3, r3, #19
 8004786:	04db      	lsls	r3, r3, #19
 8004788:	6113      	str	r3, [r2, #16]
 800478a:	e074      	b.n	8004876 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	015a      	lsls	r2, r3, #5
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	4413      	add	r3, r2
 8004794:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004798:	691b      	ldr	r3, [r3, #16]
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	0151      	lsls	r1, r2, #5
 800479e:	69fa      	ldr	r2, [r7, #28]
 80047a0:	440a      	add	r2, r1
 80047a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80047a6:	0cdb      	lsrs	r3, r3, #19
 80047a8:	04db      	lsls	r3, r3, #19
 80047aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	015a      	lsls	r2, r3, #5
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	4413      	add	r3, r2
 80047b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	0151      	lsls	r1, r2, #5
 80047be:	69fa      	ldr	r2, [r7, #28]
 80047c0:	440a      	add	r2, r1
 80047c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80047c6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80047ca:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80047ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80047d0:	69bb      	ldr	r3, [r7, #24]
 80047d2:	015a      	lsls	r2, r3, #5
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	4413      	add	r3, r2
 80047d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047dc:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	6999      	ldr	r1, [r3, #24]
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	440b      	add	r3, r1
 80047e8:	1e59      	subs	r1, r3, #1
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80047f2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80047f4:	4b9d      	ldr	r3, [pc, #628]	; (8004a6c <USB_EPStartXfer+0x370>)
 80047f6:	400b      	ands	r3, r1
 80047f8:	69b9      	ldr	r1, [r7, #24]
 80047fa:	0148      	lsls	r0, r1, #5
 80047fc:	69f9      	ldr	r1, [r7, #28]
 80047fe:	4401      	add	r1, r0
 8004800:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004804:	4313      	orrs	r3, r2
 8004806:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004808:	69bb      	ldr	r3, [r7, #24]
 800480a:	015a      	lsls	r2, r3, #5
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	4413      	add	r3, r2
 8004810:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004814:	691a      	ldr	r2, [r3, #16]
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800481e:	69b9      	ldr	r1, [r7, #24]
 8004820:	0148      	lsls	r0, r1, #5
 8004822:	69f9      	ldr	r1, [r7, #28]
 8004824:	4401      	add	r1, r0
 8004826:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800482a:	4313      	orrs	r3, r2
 800482c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	791b      	ldrb	r3, [r3, #4]
 8004832:	2b01      	cmp	r3, #1
 8004834:	d11f      	bne.n	8004876 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	015a      	lsls	r2, r3, #5
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	4413      	add	r3, r2
 800483e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004842:	691b      	ldr	r3, [r3, #16]
 8004844:	69ba      	ldr	r2, [r7, #24]
 8004846:	0151      	lsls	r1, r2, #5
 8004848:	69fa      	ldr	r2, [r7, #28]
 800484a:	440a      	add	r2, r1
 800484c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004850:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004854:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	015a      	lsls	r2, r3, #5
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	4413      	add	r3, r2
 800485e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	0151      	lsls	r1, r2, #5
 8004868:	69fa      	ldr	r2, [r7, #28]
 800486a:	440a      	add	r2, r1
 800486c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004870:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004874:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004876:	79fb      	ldrb	r3, [r7, #7]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d14b      	bne.n	8004914 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	695b      	ldr	r3, [r3, #20]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d009      	beq.n	8004898 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	015a      	lsls	r2, r3, #5
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	4413      	add	r3, r2
 800488c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004890:	461a      	mov	r2, r3
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	791b      	ldrb	r3, [r3, #4]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d128      	bne.n	80048f2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d110      	bne.n	80048d2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	015a      	lsls	r2, r3, #5
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	4413      	add	r3, r2
 80048b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	69ba      	ldr	r2, [r7, #24]
 80048c0:	0151      	lsls	r1, r2, #5
 80048c2:	69fa      	ldr	r2, [r7, #28]
 80048c4:	440a      	add	r2, r1
 80048c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80048ce:	6013      	str	r3, [r2, #0]
 80048d0:	e00f      	b.n	80048f2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	015a      	lsls	r2, r3, #5
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	4413      	add	r3, r2
 80048da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	69ba      	ldr	r2, [r7, #24]
 80048e2:	0151      	lsls	r1, r2, #5
 80048e4:	69fa      	ldr	r2, [r7, #28]
 80048e6:	440a      	add	r2, r1
 80048e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048f0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	015a      	lsls	r2, r3, #5
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	4413      	add	r3, r2
 80048fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	0151      	lsls	r1, r2, #5
 8004904:	69fa      	ldr	r2, [r7, #28]
 8004906:	440a      	add	r2, r1
 8004908:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800490c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	e133      	b.n	8004b7c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	015a      	lsls	r2, r3, #5
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	4413      	add	r3, r2
 800491c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	69ba      	ldr	r2, [r7, #24]
 8004924:	0151      	lsls	r1, r2, #5
 8004926:	69fa      	ldr	r2, [r7, #28]
 8004928:	440a      	add	r2, r1
 800492a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800492e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004932:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	791b      	ldrb	r3, [r3, #4]
 8004938:	2b01      	cmp	r3, #1
 800493a:	d015      	beq.n	8004968 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	699b      	ldr	r3, [r3, #24]
 8004940:	2b00      	cmp	r3, #0
 8004942:	f000 811b 	beq.w	8004b7c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800494c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	f003 030f 	and.w	r3, r3, #15
 8004956:	2101      	movs	r1, #1
 8004958:	fa01 f303 	lsl.w	r3, r1, r3
 800495c:	69f9      	ldr	r1, [r7, #28]
 800495e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004962:	4313      	orrs	r3, r2
 8004964:	634b      	str	r3, [r1, #52]	; 0x34
 8004966:	e109      	b.n	8004b7c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004974:	2b00      	cmp	r3, #0
 8004976:	d110      	bne.n	800499a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	015a      	lsls	r2, r3, #5
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	4413      	add	r3, r2
 8004980:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	69ba      	ldr	r2, [r7, #24]
 8004988:	0151      	lsls	r1, r2, #5
 800498a:	69fa      	ldr	r2, [r7, #28]
 800498c:	440a      	add	r2, r1
 800498e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004992:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004996:	6013      	str	r3, [r2, #0]
 8004998:	e00f      	b.n	80049ba <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	015a      	lsls	r2, r3, #5
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	4413      	add	r3, r2
 80049a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	69ba      	ldr	r2, [r7, #24]
 80049aa:	0151      	lsls	r1, r2, #5
 80049ac:	69fa      	ldr	r2, [r7, #28]
 80049ae:	440a      	add	r2, r1
 80049b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80049b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049b8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	6919      	ldr	r1, [r3, #16]
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	781a      	ldrb	r2, [r3, #0]
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	b298      	uxth	r0, r3
 80049c8:	79fb      	ldrb	r3, [r7, #7]
 80049ca:	9300      	str	r3, [sp, #0]
 80049cc:	4603      	mov	r3, r0
 80049ce:	68f8      	ldr	r0, [r7, #12]
 80049d0:	f000 fade 	bl	8004f90 <USB_WritePacket>
 80049d4:	e0d2      	b.n	8004b7c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	015a      	lsls	r2, r3, #5
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	4413      	add	r3, r2
 80049de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	0151      	lsls	r1, r2, #5
 80049e8:	69fa      	ldr	r2, [r7, #28]
 80049ea:	440a      	add	r2, r1
 80049ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049f0:	0cdb      	lsrs	r3, r3, #19
 80049f2:	04db      	lsls	r3, r3, #19
 80049f4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80049f6:	69bb      	ldr	r3, [r7, #24]
 80049f8:	015a      	lsls	r2, r3, #5
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	4413      	add	r3, r2
 80049fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	69ba      	ldr	r2, [r7, #24]
 8004a06:	0151      	lsls	r1, r2, #5
 8004a08:	69fa      	ldr	r2, [r7, #28]
 8004a0a:	440a      	add	r2, r1
 8004a0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004a10:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004a14:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004a18:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	699b      	ldr	r3, [r3, #24]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d126      	bne.n	8004a70 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	015a      	lsls	r2, r3, #5
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	4413      	add	r3, r2
 8004a2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a2e:	691a      	ldr	r2, [r3, #16]
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a38:	69b9      	ldr	r1, [r7, #24]
 8004a3a:	0148      	lsls	r0, r1, #5
 8004a3c:	69f9      	ldr	r1, [r7, #28]
 8004a3e:	4401      	add	r1, r0
 8004a40:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004a44:	4313      	orrs	r3, r2
 8004a46:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	015a      	lsls	r2, r3, #5
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	4413      	add	r3, r2
 8004a50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	0151      	lsls	r1, r2, #5
 8004a5a:	69fa      	ldr	r2, [r7, #28]
 8004a5c:	440a      	add	r2, r1
 8004a5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004a62:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004a66:	6113      	str	r3, [r2, #16]
 8004a68:	e03a      	b.n	8004ae0 <USB_EPStartXfer+0x3e4>
 8004a6a:	bf00      	nop
 8004a6c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	699a      	ldr	r2, [r3, #24]
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	4413      	add	r3, r2
 8004a7a:	1e5a      	subs	r2, r3, #1
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a84:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	8afa      	ldrh	r2, [r7, #22]
 8004a8c:	fb03 f202 	mul.w	r2, r3, r2
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	015a      	lsls	r2, r3, #5
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aa0:	691a      	ldr	r2, [r3, #16]
 8004aa2:	8afb      	ldrh	r3, [r7, #22]
 8004aa4:	04d9      	lsls	r1, r3, #19
 8004aa6:	4b38      	ldr	r3, [pc, #224]	; (8004b88 <USB_EPStartXfer+0x48c>)
 8004aa8:	400b      	ands	r3, r1
 8004aaa:	69b9      	ldr	r1, [r7, #24]
 8004aac:	0148      	lsls	r0, r1, #5
 8004aae:	69f9      	ldr	r1, [r7, #28]
 8004ab0:	4401      	add	r1, r0
 8004ab2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	015a      	lsls	r2, r3, #5
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ac6:	691a      	ldr	r2, [r3, #16]
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	69db      	ldr	r3, [r3, #28]
 8004acc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ad0:	69b9      	ldr	r1, [r7, #24]
 8004ad2:	0148      	lsls	r0, r1, #5
 8004ad4:	69f9      	ldr	r1, [r7, #28]
 8004ad6:	4401      	add	r1, r0
 8004ad8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004adc:	4313      	orrs	r3, r2
 8004ade:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004ae0:	79fb      	ldrb	r3, [r7, #7]
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d10d      	bne.n	8004b02 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d009      	beq.n	8004b02 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	6919      	ldr	r1, [r3, #16]
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	015a      	lsls	r2, r3, #5
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	4413      	add	r3, r2
 8004afa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004afe:	460a      	mov	r2, r1
 8004b00:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	791b      	ldrb	r3, [r3, #4]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d128      	bne.n	8004b5c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d110      	bne.n	8004b3c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	015a      	lsls	r2, r3, #5
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	4413      	add	r3, r2
 8004b22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	69ba      	ldr	r2, [r7, #24]
 8004b2a:	0151      	lsls	r1, r2, #5
 8004b2c:	69fa      	ldr	r2, [r7, #28]
 8004b2e:	440a      	add	r2, r1
 8004b30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b34:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004b38:	6013      	str	r3, [r2, #0]
 8004b3a:	e00f      	b.n	8004b5c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004b3c:	69bb      	ldr	r3, [r7, #24]
 8004b3e:	015a      	lsls	r2, r3, #5
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	4413      	add	r3, r2
 8004b44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	69ba      	ldr	r2, [r7, #24]
 8004b4c:	0151      	lsls	r1, r2, #5
 8004b4e:	69fa      	ldr	r2, [r7, #28]
 8004b50:	440a      	add	r2, r1
 8004b52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b5a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004b5c:	69bb      	ldr	r3, [r7, #24]
 8004b5e:	015a      	lsls	r2, r3, #5
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	4413      	add	r3, r2
 8004b64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	69ba      	ldr	r2, [r7, #24]
 8004b6c:	0151      	lsls	r1, r2, #5
 8004b6e:	69fa      	ldr	r2, [r7, #28]
 8004b70:	440a      	add	r2, r1
 8004b72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b76:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004b7a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3720      	adds	r7, #32
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	1ff80000 	.word	0x1ff80000

08004b8c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	4613      	mov	r3, r2
 8004b98:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	785b      	ldrb	r3, [r3, #1]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	f040 80ce 	bne.w	8004d4a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d132      	bne.n	8004c1c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	015a      	lsls	r2, r3, #5
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	4413      	add	r3, r2
 8004bbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	693a      	ldr	r2, [r7, #16]
 8004bc6:	0151      	lsls	r1, r2, #5
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	440a      	add	r2, r1
 8004bcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bd0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004bd4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004bd8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	015a      	lsls	r2, r3, #5
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	4413      	add	r3, r2
 8004be2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	693a      	ldr	r2, [r7, #16]
 8004bea:	0151      	lsls	r1, r2, #5
 8004bec:	697a      	ldr	r2, [r7, #20]
 8004bee:	440a      	add	r2, r1
 8004bf0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bf4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004bf8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	015a      	lsls	r2, r3, #5
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	4413      	add	r3, r2
 8004c02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	0151      	lsls	r1, r2, #5
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	440a      	add	r2, r1
 8004c10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c14:	0cdb      	lsrs	r3, r3, #19
 8004c16:	04db      	lsls	r3, r3, #19
 8004c18:	6113      	str	r3, [r2, #16]
 8004c1a:	e04e      	b.n	8004cba <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	015a      	lsls	r2, r3, #5
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	4413      	add	r3, r2
 8004c24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	693a      	ldr	r2, [r7, #16]
 8004c2c:	0151      	lsls	r1, r2, #5
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	440a      	add	r2, r1
 8004c32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c36:	0cdb      	lsrs	r3, r3, #19
 8004c38:	04db      	lsls	r3, r3, #19
 8004c3a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	015a      	lsls	r2, r3, #5
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	4413      	add	r3, r2
 8004c44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	0151      	lsls	r1, r2, #5
 8004c4e:	697a      	ldr	r2, [r7, #20]
 8004c50:	440a      	add	r2, r1
 8004c52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c56:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004c5a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004c5e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	699a      	ldr	r2, [r3, #24]
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d903      	bls.n	8004c74 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	68da      	ldr	r2, [r3, #12]
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	015a      	lsls	r2, r3, #5
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	693a      	ldr	r2, [r7, #16]
 8004c84:	0151      	lsls	r1, r2, #5
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	440a      	add	r2, r1
 8004c8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c8e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004c92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	015a      	lsls	r2, r3, #5
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	4413      	add	r3, r2
 8004c9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ca0:	691a      	ldr	r2, [r3, #16]
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	699b      	ldr	r3, [r3, #24]
 8004ca6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004caa:	6939      	ldr	r1, [r7, #16]
 8004cac:	0148      	lsls	r0, r1, #5
 8004cae:	6979      	ldr	r1, [r7, #20]
 8004cb0:	4401      	add	r1, r0
 8004cb2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004cba:	79fb      	ldrb	r3, [r7, #7]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d11e      	bne.n	8004cfe <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d009      	beq.n	8004cdc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	015a      	lsls	r2, r3, #5
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	4413      	add	r3, r2
 8004cd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	015a      	lsls	r2, r3, #5
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	0151      	lsls	r1, r2, #5
 8004cee:	697a      	ldr	r2, [r7, #20]
 8004cf0:	440a      	add	r2, r1
 8004cf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004cf6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004cfa:	6013      	str	r3, [r2, #0]
 8004cfc:	e097      	b.n	8004e2e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	015a      	lsls	r2, r3, #5
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	4413      	add	r3, r2
 8004d06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	693a      	ldr	r2, [r7, #16]
 8004d0e:	0151      	lsls	r1, r2, #5
 8004d10:	697a      	ldr	r2, [r7, #20]
 8004d12:	440a      	add	r2, r1
 8004d14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d18:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004d1c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	699b      	ldr	r3, [r3, #24]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f000 8083 	beq.w	8004e2e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	781b      	ldrb	r3, [r3, #0]
 8004d34:	f003 030f 	and.w	r3, r3, #15
 8004d38:	2101      	movs	r1, #1
 8004d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d3e:	6979      	ldr	r1, [r7, #20]
 8004d40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d44:	4313      	orrs	r3, r2
 8004d46:	634b      	str	r3, [r1, #52]	; 0x34
 8004d48:	e071      	b.n	8004e2e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	015a      	lsls	r2, r3, #5
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	4413      	add	r3, r2
 8004d52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	0151      	lsls	r1, r2, #5
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	440a      	add	r2, r1
 8004d60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d64:	0cdb      	lsrs	r3, r3, #19
 8004d66:	04db      	lsls	r3, r3, #19
 8004d68:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	015a      	lsls	r2, r3, #5
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	4413      	add	r3, r2
 8004d72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	0151      	lsls	r1, r2, #5
 8004d7c:	697a      	ldr	r2, [r7, #20]
 8004d7e:	440a      	add	r2, r1
 8004d80:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d84:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004d88:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004d8c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d003      	beq.n	8004d9e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	68da      	ldr	r2, [r3, #12]
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	68da      	ldr	r2, [r3, #12]
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	015a      	lsls	r2, r3, #5
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	4413      	add	r3, r2
 8004dae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	0151      	lsls	r1, r2, #5
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	440a      	add	r2, r1
 8004dbc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004dc0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004dc4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	015a      	lsls	r2, r3, #5
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	4413      	add	r3, r2
 8004dce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dd2:	691a      	ldr	r2, [r3, #16]
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	69db      	ldr	r3, [r3, #28]
 8004dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ddc:	6939      	ldr	r1, [r7, #16]
 8004dde:	0148      	lsls	r0, r1, #5
 8004de0:	6979      	ldr	r1, [r7, #20]
 8004de2:	4401      	add	r1, r0
 8004de4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004de8:	4313      	orrs	r3, r2
 8004dea:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8004dec:	79fb      	ldrb	r3, [r7, #7]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d10d      	bne.n	8004e0e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d009      	beq.n	8004e0e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	6919      	ldr	r1, [r3, #16]
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	015a      	lsls	r2, r3, #5
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	4413      	add	r3, r2
 8004e06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e0a:	460a      	mov	r2, r1
 8004e0c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	015a      	lsls	r2, r3, #5
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	4413      	add	r3, r2
 8004e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	0151      	lsls	r1, r2, #5
 8004e20:	697a      	ldr	r2, [r7, #20]
 8004e22:	440a      	add	r2, r1
 8004e24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e28:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004e2c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	371c      	adds	r7, #28
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b087      	sub	sp, #28
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
 8004e44:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004e46:	2300      	movs	r3, #0
 8004e48:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	785b      	ldrb	r3, [r3, #1]
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d14a      	bne.n	8004ef0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	015a      	lsls	r2, r3, #5
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	4413      	add	r3, r2
 8004e64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e72:	f040 8086 	bne.w	8004f82 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	015a      	lsls	r2, r3, #5
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	4413      	add	r3, r2
 8004e80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	683a      	ldr	r2, [r7, #0]
 8004e88:	7812      	ldrb	r2, [r2, #0]
 8004e8a:	0151      	lsls	r1, r2, #5
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	440a      	add	r2, r1
 8004e90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e94:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004e98:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	015a      	lsls	r2, r3, #5
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	683a      	ldr	r2, [r7, #0]
 8004eac:	7812      	ldrb	r2, [r2, #0]
 8004eae:	0151      	lsls	r1, r2, #5
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	440a      	add	r2, r1
 8004eb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004eb8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004ebc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	3301      	adds	r3, #1
 8004ec2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f242 7210 	movw	r2, #10000	; 0x2710
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d902      	bls.n	8004ed4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	75fb      	strb	r3, [r7, #23]
          break;
 8004ed2:	e056      	b.n	8004f82 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	015a      	lsls	r2, r3, #5
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	4413      	add	r3, r2
 8004ede:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ee8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004eec:	d0e7      	beq.n	8004ebe <USB_EPStopXfer+0x82>
 8004eee:	e048      	b.n	8004f82 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	015a      	lsls	r2, r3, #5
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	4413      	add	r3, r2
 8004efa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004f04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f08:	d13b      	bne.n	8004f82 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	015a      	lsls	r2, r3, #5
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	4413      	add	r3, r2
 8004f14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	683a      	ldr	r2, [r7, #0]
 8004f1c:	7812      	ldrb	r2, [r2, #0]
 8004f1e:	0151      	lsls	r1, r2, #5
 8004f20:	693a      	ldr	r2, [r7, #16]
 8004f22:	440a      	add	r2, r1
 8004f24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f28:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004f2c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	015a      	lsls	r2, r3, #5
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	4413      	add	r3, r2
 8004f38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	7812      	ldrb	r2, [r2, #0]
 8004f42:	0151      	lsls	r1, r2, #5
 8004f44:	693a      	ldr	r2, [r7, #16]
 8004f46:	440a      	add	r2, r1
 8004f48:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f4c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004f50:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	3301      	adds	r3, #1
 8004f56:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f242 7210 	movw	r2, #10000	; 0x2710
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d902      	bls.n	8004f68 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	75fb      	strb	r3, [r7, #23]
          break;
 8004f66:	e00c      	b.n	8004f82 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	015a      	lsls	r2, r3, #5
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	4413      	add	r3, r2
 8004f72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004f7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f80:	d0e7      	beq.n	8004f52 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8004f82:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	371c      	adds	r7, #28
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b089      	sub	sp, #36	; 0x24
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	4611      	mov	r1, r2
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	71fb      	strb	r3, [r7, #7]
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004fae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d123      	bne.n	8004ffe <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004fb6:	88bb      	ldrh	r3, [r7, #4]
 8004fb8:	3303      	adds	r3, #3
 8004fba:	089b      	lsrs	r3, r3, #2
 8004fbc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	61bb      	str	r3, [r7, #24]
 8004fc2:	e018      	b.n	8004ff6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004fc4:	79fb      	ldrb	r3, [r7, #7]
 8004fc6:	031a      	lsls	r2, r3, #12
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	4413      	add	r3, r2
 8004fcc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	3301      	adds	r3, #1
 8004fdc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	3301      	adds	r3, #1
 8004fee:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004ff0:	69bb      	ldr	r3, [r7, #24]
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	61bb      	str	r3, [r7, #24]
 8004ff6:	69ba      	ldr	r2, [r7, #24]
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d3e2      	bcc.n	8004fc4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3724      	adds	r7, #36	; 0x24
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800500c:	b480      	push	{r7}
 800500e:	b08b      	sub	sp, #44	; 0x2c
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	4613      	mov	r3, r2
 8005018:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005022:	88fb      	ldrh	r3, [r7, #6]
 8005024:	089b      	lsrs	r3, r3, #2
 8005026:	b29b      	uxth	r3, r3
 8005028:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800502a:	88fb      	ldrh	r3, [r7, #6]
 800502c:	f003 0303 	and.w	r3, r3, #3
 8005030:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005032:	2300      	movs	r3, #0
 8005034:	623b      	str	r3, [r7, #32]
 8005036:	e014      	b.n	8005062 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005042:	601a      	str	r2, [r3, #0]
    pDest++;
 8005044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005046:	3301      	adds	r3, #1
 8005048:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800504a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800504c:	3301      	adds	r3, #1
 800504e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005052:	3301      	adds	r3, #1
 8005054:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005058:	3301      	adds	r3, #1
 800505a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800505c:	6a3b      	ldr	r3, [r7, #32]
 800505e:	3301      	adds	r3, #1
 8005060:	623b      	str	r3, [r7, #32]
 8005062:	6a3a      	ldr	r2, [r7, #32]
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	429a      	cmp	r2, r3
 8005068:	d3e6      	bcc.n	8005038 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800506a:	8bfb      	ldrh	r3, [r7, #30]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d01e      	beq.n	80050ae <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005070:	2300      	movs	r3, #0
 8005072:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800507a:	461a      	mov	r2, r3
 800507c:	f107 0310 	add.w	r3, r7, #16
 8005080:	6812      	ldr	r2, [r2, #0]
 8005082:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	6a3b      	ldr	r3, [r7, #32]
 8005088:	b2db      	uxtb	r3, r3
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	fa22 f303 	lsr.w	r3, r2, r3
 8005090:	b2da      	uxtb	r2, r3
 8005092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005094:	701a      	strb	r2, [r3, #0]
      i++;
 8005096:	6a3b      	ldr	r3, [r7, #32]
 8005098:	3301      	adds	r3, #1
 800509a:	623b      	str	r3, [r7, #32]
      pDest++;
 800509c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509e:	3301      	adds	r3, #1
 80050a0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80050a2:	8bfb      	ldrh	r3, [r7, #30]
 80050a4:	3b01      	subs	r3, #1
 80050a6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80050a8:	8bfb      	ldrh	r3, [r7, #30]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1ea      	bne.n	8005084 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80050ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	372c      	adds	r7, #44	; 0x2c
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr

080050bc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80050bc:	b480      	push	{r7}
 80050be:	b085      	sub	sp, #20
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	781b      	ldrb	r3, [r3, #0]
 80050ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	785b      	ldrb	r3, [r3, #1]
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d12c      	bne.n	8005132 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	015a      	lsls	r2, r3, #5
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	4413      	add	r3, r2
 80050e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	db12      	blt.n	8005110 <USB_EPSetStall+0x54>
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00f      	beq.n	8005110 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	015a      	lsls	r2, r3, #5
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	4413      	add	r3, r2
 80050f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68ba      	ldr	r2, [r7, #8]
 8005100:	0151      	lsls	r1, r2, #5
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	440a      	add	r2, r1
 8005106:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800510a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800510e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	015a      	lsls	r2, r3, #5
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	4413      	add	r3, r2
 8005118:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68ba      	ldr	r2, [r7, #8]
 8005120:	0151      	lsls	r1, r2, #5
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	440a      	add	r2, r1
 8005126:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800512a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800512e:	6013      	str	r3, [r2, #0]
 8005130:	e02b      	b.n	800518a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	015a      	lsls	r2, r3, #5
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	4413      	add	r3, r2
 800513a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	db12      	blt.n	800516a <USB_EPSetStall+0xae>
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00f      	beq.n	800516a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	015a      	lsls	r2, r3, #5
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	4413      	add	r3, r2
 8005152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68ba      	ldr	r2, [r7, #8]
 800515a:	0151      	lsls	r1, r2, #5
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	440a      	add	r2, r1
 8005160:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005164:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005168:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	015a      	lsls	r2, r3, #5
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	4413      	add	r3, r2
 8005172:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68ba      	ldr	r2, [r7, #8]
 800517a:	0151      	lsls	r1, r2, #5
 800517c:	68fa      	ldr	r2, [r7, #12]
 800517e:	440a      	add	r2, r1
 8005180:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005184:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005188:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800518a:	2300      	movs	r3, #0
}
 800518c:	4618      	mov	r0, r3
 800518e:	3714      	adds	r7, #20
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	785b      	ldrb	r3, [r3, #1]
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d128      	bne.n	8005206 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	015a      	lsls	r2, r3, #5
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	4413      	add	r3, r2
 80051bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68ba      	ldr	r2, [r7, #8]
 80051c4:	0151      	lsls	r1, r2, #5
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	440a      	add	r2, r1
 80051ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051ce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80051d2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	791b      	ldrb	r3, [r3, #4]
 80051d8:	2b03      	cmp	r3, #3
 80051da:	d003      	beq.n	80051e4 <USB_EPClearStall+0x4c>
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	791b      	ldrb	r3, [r3, #4]
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d138      	bne.n	8005256 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	015a      	lsls	r2, r3, #5
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	4413      	add	r3, r2
 80051ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	0151      	lsls	r1, r2, #5
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	440a      	add	r2, r1
 80051fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005202:	6013      	str	r3, [r2, #0]
 8005204:	e027      	b.n	8005256 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	015a      	lsls	r2, r3, #5
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	4413      	add	r3, r2
 800520e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68ba      	ldr	r2, [r7, #8]
 8005216:	0151      	lsls	r1, r2, #5
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	440a      	add	r2, r1
 800521c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005220:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005224:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	791b      	ldrb	r3, [r3, #4]
 800522a:	2b03      	cmp	r3, #3
 800522c:	d003      	beq.n	8005236 <USB_EPClearStall+0x9e>
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	791b      	ldrb	r3, [r3, #4]
 8005232:	2b02      	cmp	r3, #2
 8005234:	d10f      	bne.n	8005256 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	015a      	lsls	r2, r3, #5
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	4413      	add	r3, r2
 800523e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68ba      	ldr	r2, [r7, #8]
 8005246:	0151      	lsls	r1, r2, #5
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	440a      	add	r2, r1
 800524c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005254:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3714      	adds	r7, #20
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	460b      	mov	r3, r1
 800526e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005282:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005286:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	78fb      	ldrb	r3, [r7, #3]
 8005292:	011b      	lsls	r3, r3, #4
 8005294:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005298:	68f9      	ldr	r1, [r7, #12]
 800529a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800529e:	4313      	orrs	r3, r2
 80052a0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3714      	adds	r7, #20
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b085      	sub	sp, #20
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80052ca:	f023 0303 	bic.w	r3, r3, #3
 80052ce:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052de:	f023 0302 	bic.w	r3, r3, #2
 80052e2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3714      	adds	r7, #20
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr

080052f2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80052f2:	b480      	push	{r7}
 80052f4:	b085      	sub	sp, #20
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800530c:	f023 0303 	bic.w	r3, r3, #3
 8005310:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005320:	f043 0302 	orr.w	r3, r3, #2
 8005324:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	3714      	adds	r7, #20
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005334:	b480      	push	{r7}
 8005336:	b085      	sub	sp, #20
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	695b      	ldr	r3, [r3, #20]
 8005340:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	699b      	ldr	r3, [r3, #24]
 8005346:	68fa      	ldr	r2, [r7, #12]
 8005348:	4013      	ands	r3, r2
 800534a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800534c:	68fb      	ldr	r3, [r7, #12]
}
 800534e:	4618      	mov	r0, r3
 8005350:	3714      	adds	r7, #20
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr

0800535a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800535a:	b480      	push	{r7}
 800535c:	b085      	sub	sp, #20
 800535e:	af00      	add	r7, sp, #0
 8005360:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005376:	69db      	ldr	r3, [r3, #28]
 8005378:	68ba      	ldr	r2, [r7, #8]
 800537a:	4013      	ands	r3, r2
 800537c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	0c1b      	lsrs	r3, r3, #16
}
 8005382:	4618      	mov	r0, r3
 8005384:	3714      	adds	r7, #20
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr

0800538e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800538e:	b480      	push	{r7}
 8005390:	b085      	sub	sp, #20
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	4013      	ands	r3, r2
 80053b0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	b29b      	uxth	r3, r3
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3714      	adds	r7, #20
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr

080053c2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80053c2:	b480      	push	{r7}
 80053c4:	b085      	sub	sp, #20
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
 80053ca:	460b      	mov	r3, r1
 80053cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80053d2:	78fb      	ldrb	r3, [r7, #3]
 80053d4:	015a      	lsls	r2, r3, #5
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	4413      	add	r3, r2
 80053da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	68ba      	ldr	r2, [r7, #8]
 80053ec:	4013      	ands	r3, r2
 80053ee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80053f0:	68bb      	ldr	r3, [r7, #8]
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3714      	adds	r7, #20
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr

080053fe <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80053fe:	b480      	push	{r7}
 8005400:	b087      	sub	sp, #28
 8005402:	af00      	add	r7, sp, #0
 8005404:	6078      	str	r0, [r7, #4]
 8005406:	460b      	mov	r3, r1
 8005408:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005414:	691b      	ldr	r3, [r3, #16]
 8005416:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800541e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005420:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005422:	78fb      	ldrb	r3, [r7, #3]
 8005424:	f003 030f 	and.w	r3, r3, #15
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	fa22 f303 	lsr.w	r3, r2, r3
 800542e:	01db      	lsls	r3, r3, #7
 8005430:	b2db      	uxtb	r3, r3
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	4313      	orrs	r3, r2
 8005436:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005438:	78fb      	ldrb	r3, [r7, #3]
 800543a:	015a      	lsls	r2, r3, #5
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	4413      	add	r3, r2
 8005440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	693a      	ldr	r2, [r7, #16]
 8005448:	4013      	ands	r3, r2
 800544a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800544c:	68bb      	ldr	r3, [r7, #8]
}
 800544e:	4618      	mov	r0, r3
 8005450:	371c      	adds	r7, #28
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr

0800545a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800545a:	b480      	push	{r7}
 800545c:	b083      	sub	sp, #12
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	695b      	ldr	r3, [r3, #20]
 8005466:	f003 0301 	and.w	r3, r3, #1
}
 800546a:	4618      	mov	r0, r3
 800546c:	370c      	adds	r7, #12
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr

08005476 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005476:	b480      	push	{r7}
 8005478:	b085      	sub	sp, #20
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005490:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005494:	f023 0307 	bic.w	r3, r3, #7
 8005498:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80054bc:	b480      	push	{r7}
 80054be:	b087      	sub	sp, #28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	460b      	mov	r3, r1
 80054c6:	607a      	str	r2, [r7, #4]
 80054c8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	333c      	adds	r3, #60	; 0x3c
 80054d2:	3304      	adds	r3, #4
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	4a26      	ldr	r2, [pc, #152]	; (8005574 <USB_EP0_OutStart+0xb8>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d90a      	bls.n	80054f6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054f0:	d101      	bne.n	80054f6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80054f2:	2300      	movs	r3, #0
 80054f4:	e037      	b.n	8005566 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054fc:	461a      	mov	r2, r3
 80054fe:	2300      	movs	r3, #0
 8005500:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005510:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005514:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005524:	f043 0318 	orr.w	r3, r3, #24
 8005528:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005530:	691b      	ldr	r3, [r3, #16]
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005538:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800553c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800553e:	7afb      	ldrb	r3, [r7, #11]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d10f      	bne.n	8005564 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800554a:	461a      	mov	r2, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800555e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8005562:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005564:	2300      	movs	r3, #0
}
 8005566:	4618      	mov	r0, r3
 8005568:	371c      	adds	r7, #28
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	4f54300a 	.word	0x4f54300a

08005578 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005580:	2300      	movs	r3, #0
 8005582:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	3301      	adds	r3, #1
 8005588:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	4a13      	ldr	r2, [pc, #76]	; (80055dc <USB_CoreReset+0x64>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d901      	bls.n	8005596 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e01b      	b.n	80055ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	2b00      	cmp	r3, #0
 800559c:	daf2      	bge.n	8005584 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800559e:	2300      	movs	r3, #0
 80055a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	f043 0201 	orr.w	r2, r3, #1
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	3301      	adds	r3, #1
 80055b2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	4a09      	ldr	r2, [pc, #36]	; (80055dc <USB_CoreReset+0x64>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d901      	bls.n	80055c0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80055bc:	2303      	movs	r3, #3
 80055be:	e006      	b.n	80055ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	691b      	ldr	r3, [r3, #16]
 80055c4:	f003 0301 	and.w	r3, r3, #1
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d0f0      	beq.n	80055ae <USB_CoreReset+0x36>

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3714      	adds	r7, #20
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	00030d40 	.word	0x00030d40

080055e0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	460b      	mov	r3, r1
 80055ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80055ec:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80055f0:	f002 fdf6 	bl	80081e0 <USBD_static_malloc>
 80055f4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d109      	bne.n	8005610 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	32b0      	adds	r2, #176	; 0xb0
 8005606:	2100      	movs	r1, #0
 8005608:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800560c:	2302      	movs	r3, #2
 800560e:	e0d4      	b.n	80057ba <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005610:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8005614:	2100      	movs	r1, #0
 8005616:	68f8      	ldr	r0, [r7, #12]
 8005618:	f002 fe50 	bl	80082bc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	32b0      	adds	r2, #176	; 0xb0
 8005626:	68f9      	ldr	r1, [r7, #12]
 8005628:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	32b0      	adds	r2, #176	; 0xb0
 8005636:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	7c1b      	ldrb	r3, [r3, #16]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d138      	bne.n	80056ba <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005648:	4b5e      	ldr	r3, [pc, #376]	; (80057c4 <USBD_CDC_Init+0x1e4>)
 800564a:	7819      	ldrb	r1, [r3, #0]
 800564c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005650:	2202      	movs	r2, #2
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f002 fca1 	bl	8007f9a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005658:	4b5a      	ldr	r3, [pc, #360]	; (80057c4 <USBD_CDC_Init+0x1e4>)
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	f003 020f 	and.w	r2, r3, #15
 8005660:	6879      	ldr	r1, [r7, #4]
 8005662:	4613      	mov	r3, r2
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	4413      	add	r3, r2
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	440b      	add	r3, r1
 800566c:	3324      	adds	r3, #36	; 0x24
 800566e:	2201      	movs	r2, #1
 8005670:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005672:	4b55      	ldr	r3, [pc, #340]	; (80057c8 <USBD_CDC_Init+0x1e8>)
 8005674:	7819      	ldrb	r1, [r3, #0]
 8005676:	f44f 7300 	mov.w	r3, #512	; 0x200
 800567a:	2202      	movs	r2, #2
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f002 fc8c 	bl	8007f9a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005682:	4b51      	ldr	r3, [pc, #324]	; (80057c8 <USBD_CDC_Init+0x1e8>)
 8005684:	781b      	ldrb	r3, [r3, #0]
 8005686:	f003 020f 	and.w	r2, r3, #15
 800568a:	6879      	ldr	r1, [r7, #4]
 800568c:	4613      	mov	r3, r2
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	4413      	add	r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	440b      	add	r3, r1
 8005696:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800569a:	2201      	movs	r2, #1
 800569c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800569e:	4b4b      	ldr	r3, [pc, #300]	; (80057cc <USBD_CDC_Init+0x1ec>)
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	f003 020f 	and.w	r2, r3, #15
 80056a6:	6879      	ldr	r1, [r7, #4]
 80056a8:	4613      	mov	r3, r2
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	4413      	add	r3, r2
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	440b      	add	r3, r1
 80056b2:	3326      	adds	r3, #38	; 0x26
 80056b4:	2210      	movs	r2, #16
 80056b6:	801a      	strh	r2, [r3, #0]
 80056b8:	e035      	b.n	8005726 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80056ba:	4b42      	ldr	r3, [pc, #264]	; (80057c4 <USBD_CDC_Init+0x1e4>)
 80056bc:	7819      	ldrb	r1, [r3, #0]
 80056be:	2340      	movs	r3, #64	; 0x40
 80056c0:	2202      	movs	r2, #2
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f002 fc69 	bl	8007f9a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80056c8:	4b3e      	ldr	r3, [pc, #248]	; (80057c4 <USBD_CDC_Init+0x1e4>)
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	f003 020f 	and.w	r2, r3, #15
 80056d0:	6879      	ldr	r1, [r7, #4]
 80056d2:	4613      	mov	r3, r2
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	4413      	add	r3, r2
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	440b      	add	r3, r1
 80056dc:	3324      	adds	r3, #36	; 0x24
 80056de:	2201      	movs	r2, #1
 80056e0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80056e2:	4b39      	ldr	r3, [pc, #228]	; (80057c8 <USBD_CDC_Init+0x1e8>)
 80056e4:	7819      	ldrb	r1, [r3, #0]
 80056e6:	2340      	movs	r3, #64	; 0x40
 80056e8:	2202      	movs	r2, #2
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f002 fc55 	bl	8007f9a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80056f0:	4b35      	ldr	r3, [pc, #212]	; (80057c8 <USBD_CDC_Init+0x1e8>)
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	f003 020f 	and.w	r2, r3, #15
 80056f8:	6879      	ldr	r1, [r7, #4]
 80056fa:	4613      	mov	r3, r2
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	4413      	add	r3, r2
 8005700:	009b      	lsls	r3, r3, #2
 8005702:	440b      	add	r3, r1
 8005704:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005708:	2201      	movs	r2, #1
 800570a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800570c:	4b2f      	ldr	r3, [pc, #188]	; (80057cc <USBD_CDC_Init+0x1ec>)
 800570e:	781b      	ldrb	r3, [r3, #0]
 8005710:	f003 020f 	and.w	r2, r3, #15
 8005714:	6879      	ldr	r1, [r7, #4]
 8005716:	4613      	mov	r3, r2
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	4413      	add	r3, r2
 800571c:	009b      	lsls	r3, r3, #2
 800571e:	440b      	add	r3, r1
 8005720:	3326      	adds	r3, #38	; 0x26
 8005722:	2210      	movs	r2, #16
 8005724:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005726:	4b29      	ldr	r3, [pc, #164]	; (80057cc <USBD_CDC_Init+0x1ec>)
 8005728:	7819      	ldrb	r1, [r3, #0]
 800572a:	2308      	movs	r3, #8
 800572c:	2203      	movs	r2, #3
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f002 fc33 	bl	8007f9a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005734:	4b25      	ldr	r3, [pc, #148]	; (80057cc <USBD_CDC_Init+0x1ec>)
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	f003 020f 	and.w	r2, r3, #15
 800573c:	6879      	ldr	r1, [r7, #4]
 800573e:	4613      	mov	r3, r2
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	4413      	add	r3, r2
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	440b      	add	r3, r1
 8005748:	3324      	adds	r3, #36	; 0x24
 800574a:	2201      	movs	r2, #1
 800574c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	33b0      	adds	r3, #176	; 0xb0
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	4413      	add	r3, r2
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2200      	movs	r2, #0
 800576e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005780:	2b00      	cmp	r3, #0
 8005782:	d101      	bne.n	8005788 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005784:	2302      	movs	r3, #2
 8005786:	e018      	b.n	80057ba <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	7c1b      	ldrb	r3, [r3, #16]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10a      	bne.n	80057a6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005790:	4b0d      	ldr	r3, [pc, #52]	; (80057c8 <USBD_CDC_Init+0x1e8>)
 8005792:	7819      	ldrb	r1, [r3, #0]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800579a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f002 fcea 	bl	8008178 <USBD_LL_PrepareReceive>
 80057a4:	e008      	b.n	80057b8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80057a6:	4b08      	ldr	r3, [pc, #32]	; (80057c8 <USBD_CDC_Init+0x1e8>)
 80057a8:	7819      	ldrb	r1, [r3, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80057b0:	2340      	movs	r3, #64	; 0x40
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f002 fce0 	bl	8008178 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80057b8:	2300      	movs	r3, #0
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3710      	adds	r7, #16
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	200000b3 	.word	0x200000b3
 80057c8:	200000b4 	.word	0x200000b4
 80057cc:	200000b5 	.word	0x200000b5

080057d0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b082      	sub	sp, #8
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	460b      	mov	r3, r1
 80057da:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80057dc:	4b3a      	ldr	r3, [pc, #232]	; (80058c8 <USBD_CDC_DeInit+0xf8>)
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	4619      	mov	r1, r3
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f002 fbff 	bl	8007fe6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80057e8:	4b37      	ldr	r3, [pc, #220]	; (80058c8 <USBD_CDC_DeInit+0xf8>)
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	f003 020f 	and.w	r2, r3, #15
 80057f0:	6879      	ldr	r1, [r7, #4]
 80057f2:	4613      	mov	r3, r2
 80057f4:	009b      	lsls	r3, r3, #2
 80057f6:	4413      	add	r3, r2
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	440b      	add	r3, r1
 80057fc:	3324      	adds	r3, #36	; 0x24
 80057fe:	2200      	movs	r2, #0
 8005800:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005802:	4b32      	ldr	r3, [pc, #200]	; (80058cc <USBD_CDC_DeInit+0xfc>)
 8005804:	781b      	ldrb	r3, [r3, #0]
 8005806:	4619      	mov	r1, r3
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f002 fbec 	bl	8007fe6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800580e:	4b2f      	ldr	r3, [pc, #188]	; (80058cc <USBD_CDC_DeInit+0xfc>)
 8005810:	781b      	ldrb	r3, [r3, #0]
 8005812:	f003 020f 	and.w	r2, r3, #15
 8005816:	6879      	ldr	r1, [r7, #4]
 8005818:	4613      	mov	r3, r2
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	4413      	add	r3, r2
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	440b      	add	r3, r1
 8005822:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005826:	2200      	movs	r2, #0
 8005828:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800582a:	4b29      	ldr	r3, [pc, #164]	; (80058d0 <USBD_CDC_DeInit+0x100>)
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	4619      	mov	r1, r3
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f002 fbd8 	bl	8007fe6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005836:	4b26      	ldr	r3, [pc, #152]	; (80058d0 <USBD_CDC_DeInit+0x100>)
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	f003 020f 	and.w	r2, r3, #15
 800583e:	6879      	ldr	r1, [r7, #4]
 8005840:	4613      	mov	r3, r2
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	4413      	add	r3, r2
 8005846:	009b      	lsls	r3, r3, #2
 8005848:	440b      	add	r3, r1
 800584a:	3324      	adds	r3, #36	; 0x24
 800584c:	2200      	movs	r2, #0
 800584e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005850:	4b1f      	ldr	r3, [pc, #124]	; (80058d0 <USBD_CDC_DeInit+0x100>)
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	f003 020f 	and.w	r2, r3, #15
 8005858:	6879      	ldr	r1, [r7, #4]
 800585a:	4613      	mov	r3, r2
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	440b      	add	r3, r1
 8005864:	3326      	adds	r3, #38	; 0x26
 8005866:	2200      	movs	r2, #0
 8005868:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	32b0      	adds	r2, #176	; 0xb0
 8005874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d01f      	beq.n	80058bc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	33b0      	adds	r3, #176	; 0xb0
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4413      	add	r3, r2
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	32b0      	adds	r2, #176	; 0xb0
 800589a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800589e:	4618      	mov	r0, r3
 80058a0:	f002 fcac 	bl	80081fc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	32b0      	adds	r2, #176	; 0xb0
 80058ae:	2100      	movs	r1, #0
 80058b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3708      	adds	r7, #8
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	200000b3 	.word	0x200000b3
 80058cc:	200000b4 	.word	0x200000b4
 80058d0:	200000b5 	.word	0x200000b5

080058d4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	32b0      	adds	r2, #176	; 0xb0
 80058e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058ec:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80058ee:	2300      	movs	r3, #0
 80058f0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80058f2:	2300      	movs	r3, #0
 80058f4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80058f6:	2300      	movs	r3, #0
 80058f8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d101      	bne.n	8005904 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005900:	2303      	movs	r3, #3
 8005902:	e0bf      	b.n	8005a84 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	781b      	ldrb	r3, [r3, #0]
 8005908:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800590c:	2b00      	cmp	r3, #0
 800590e:	d050      	beq.n	80059b2 <USBD_CDC_Setup+0xde>
 8005910:	2b20      	cmp	r3, #32
 8005912:	f040 80af 	bne.w	8005a74 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	88db      	ldrh	r3, [r3, #6]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d03a      	beq.n	8005994 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	b25b      	sxtb	r3, r3
 8005924:	2b00      	cmp	r3, #0
 8005926:	da1b      	bge.n	8005960 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	33b0      	adds	r3, #176	; 0xb0
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	4413      	add	r3, r2
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	683a      	ldr	r2, [r7, #0]
 800593c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800593e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005940:	683a      	ldr	r2, [r7, #0]
 8005942:	88d2      	ldrh	r2, [r2, #6]
 8005944:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	88db      	ldrh	r3, [r3, #6]
 800594a:	2b07      	cmp	r3, #7
 800594c:	bf28      	it	cs
 800594e:	2307      	movcs	r3, #7
 8005950:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	89fa      	ldrh	r2, [r7, #14]
 8005956:	4619      	mov	r1, r3
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f001 fd89 	bl	8007470 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800595e:	e090      	b.n	8005a82 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	785a      	ldrb	r2, [r3, #1]
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	88db      	ldrh	r3, [r3, #6]
 800596e:	2b3f      	cmp	r3, #63	; 0x3f
 8005970:	d803      	bhi.n	800597a <USBD_CDC_Setup+0xa6>
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	88db      	ldrh	r3, [r3, #6]
 8005976:	b2da      	uxtb	r2, r3
 8005978:	e000      	b.n	800597c <USBD_CDC_Setup+0xa8>
 800597a:	2240      	movs	r2, #64	; 0x40
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005982:	6939      	ldr	r1, [r7, #16]
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800598a:	461a      	mov	r2, r3
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f001 fd9b 	bl	80074c8 <USBD_CtlPrepareRx>
      break;
 8005992:	e076      	b.n	8005a82 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	33b0      	adds	r3, #176	; 0xb0
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4413      	add	r3, r2
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	683a      	ldr	r2, [r7, #0]
 80059a8:	7850      	ldrb	r0, [r2, #1]
 80059aa:	2200      	movs	r2, #0
 80059ac:	6839      	ldr	r1, [r7, #0]
 80059ae:	4798      	blx	r3
      break;
 80059b0:	e067      	b.n	8005a82 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	785b      	ldrb	r3, [r3, #1]
 80059b6:	2b0b      	cmp	r3, #11
 80059b8:	d851      	bhi.n	8005a5e <USBD_CDC_Setup+0x18a>
 80059ba:	a201      	add	r2, pc, #4	; (adr r2, 80059c0 <USBD_CDC_Setup+0xec>)
 80059bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059c0:	080059f1 	.word	0x080059f1
 80059c4:	08005a6d 	.word	0x08005a6d
 80059c8:	08005a5f 	.word	0x08005a5f
 80059cc:	08005a5f 	.word	0x08005a5f
 80059d0:	08005a5f 	.word	0x08005a5f
 80059d4:	08005a5f 	.word	0x08005a5f
 80059d8:	08005a5f 	.word	0x08005a5f
 80059dc:	08005a5f 	.word	0x08005a5f
 80059e0:	08005a5f 	.word	0x08005a5f
 80059e4:	08005a5f 	.word	0x08005a5f
 80059e8:	08005a1b 	.word	0x08005a1b
 80059ec:	08005a45 	.word	0x08005a45
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	2b03      	cmp	r3, #3
 80059fa:	d107      	bne.n	8005a0c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80059fc:	f107 030a 	add.w	r3, r7, #10
 8005a00:	2202      	movs	r2, #2
 8005a02:	4619      	mov	r1, r3
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f001 fd33 	bl	8007470 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005a0a:	e032      	b.n	8005a72 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005a0c:	6839      	ldr	r1, [r7, #0]
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f001 fcbd 	bl	800738e <USBD_CtlError>
            ret = USBD_FAIL;
 8005a14:	2303      	movs	r3, #3
 8005a16:	75fb      	strb	r3, [r7, #23]
          break;
 8005a18:	e02b      	b.n	8005a72 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b03      	cmp	r3, #3
 8005a24:	d107      	bne.n	8005a36 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005a26:	f107 030d 	add.w	r3, r7, #13
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f001 fd1e 	bl	8007470 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005a34:	e01d      	b.n	8005a72 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005a36:	6839      	ldr	r1, [r7, #0]
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f001 fca8 	bl	800738e <USBD_CtlError>
            ret = USBD_FAIL;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	75fb      	strb	r3, [r7, #23]
          break;
 8005a42:	e016      	b.n	8005a72 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b03      	cmp	r3, #3
 8005a4e:	d00f      	beq.n	8005a70 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005a50:	6839      	ldr	r1, [r7, #0]
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f001 fc9b 	bl	800738e <USBD_CtlError>
            ret = USBD_FAIL;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005a5c:	e008      	b.n	8005a70 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005a5e:	6839      	ldr	r1, [r7, #0]
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f001 fc94 	bl	800738e <USBD_CtlError>
          ret = USBD_FAIL;
 8005a66:	2303      	movs	r3, #3
 8005a68:	75fb      	strb	r3, [r7, #23]
          break;
 8005a6a:	e002      	b.n	8005a72 <USBD_CDC_Setup+0x19e>
          break;
 8005a6c:	bf00      	nop
 8005a6e:	e008      	b.n	8005a82 <USBD_CDC_Setup+0x1ae>
          break;
 8005a70:	bf00      	nop
      }
      break;
 8005a72:	e006      	b.n	8005a82 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005a74:	6839      	ldr	r1, [r7, #0]
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f001 fc89 	bl	800738e <USBD_CtlError>
      ret = USBD_FAIL;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	75fb      	strb	r3, [r7, #23]
      break;
 8005a80:	bf00      	nop
  }

  return (uint8_t)ret;
 8005a82:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3718      	adds	r7, #24
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	460b      	mov	r3, r1
 8005a96:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8005a9e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	32b0      	adds	r2, #176	; 0xb0
 8005aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d101      	bne.n	8005ab6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	e065      	b.n	8005b82 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	32b0      	adds	r2, #176	; 0xb0
 8005ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ac4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005ac6:	78fb      	ldrb	r3, [r7, #3]
 8005ac8:	f003 020f 	and.w	r2, r3, #15
 8005acc:	6879      	ldr	r1, [r7, #4]
 8005ace:	4613      	mov	r3, r2
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	4413      	add	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	440b      	add	r3, r1
 8005ad8:	3318      	adds	r3, #24
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d02f      	beq.n	8005b40 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005ae0:	78fb      	ldrb	r3, [r7, #3]
 8005ae2:	f003 020f 	and.w	r2, r3, #15
 8005ae6:	6879      	ldr	r1, [r7, #4]
 8005ae8:	4613      	mov	r3, r2
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	4413      	add	r3, r2
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	440b      	add	r3, r1
 8005af2:	3318      	adds	r3, #24
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	78fb      	ldrb	r3, [r7, #3]
 8005af8:	f003 010f 	and.w	r1, r3, #15
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	460b      	mov	r3, r1
 8005b00:	00db      	lsls	r3, r3, #3
 8005b02:	440b      	add	r3, r1
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	4403      	add	r3, r0
 8005b08:	3348      	adds	r3, #72	; 0x48
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	fbb2 f1f3 	udiv	r1, r2, r3
 8005b10:	fb01 f303 	mul.w	r3, r1, r3
 8005b14:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d112      	bne.n	8005b40 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005b1a:	78fb      	ldrb	r3, [r7, #3]
 8005b1c:	f003 020f 	and.w	r2, r3, #15
 8005b20:	6879      	ldr	r1, [r7, #4]
 8005b22:	4613      	mov	r3, r2
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	4413      	add	r3, r2
 8005b28:	009b      	lsls	r3, r3, #2
 8005b2a:	440b      	add	r3, r1
 8005b2c:	3318      	adds	r3, #24
 8005b2e:	2200      	movs	r2, #0
 8005b30:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005b32:	78f9      	ldrb	r1, [r7, #3]
 8005b34:	2300      	movs	r3, #0
 8005b36:	2200      	movs	r2, #0
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f002 fafc 	bl	8008136 <USBD_LL_Transmit>
 8005b3e:	e01f      	b.n	8005b80 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005b4e:	687a      	ldr	r2, [r7, #4]
 8005b50:	33b0      	adds	r3, #176	; 0xb0
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	4413      	add	r3, r2
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	691b      	ldr	r3, [r3, #16]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d010      	beq.n	8005b80 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	33b0      	adds	r3, #176	; 0xb0
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	4413      	add	r3, r2
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	691b      	ldr	r3, [r3, #16]
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8005b7c:	78fa      	ldrb	r2, [r7, #3]
 8005b7e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3710      	adds	r7, #16
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}

08005b8a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005b8a:	b580      	push	{r7, lr}
 8005b8c:	b084      	sub	sp, #16
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	6078      	str	r0, [r7, #4]
 8005b92:	460b      	mov	r3, r1
 8005b94:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	32b0      	adds	r2, #176	; 0xb0
 8005ba0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ba4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	32b0      	adds	r2, #176	; 0xb0
 8005bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d101      	bne.n	8005bbc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e01a      	b.n	8005bf2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005bbc:	78fb      	ldrb	r3, [r7, #3]
 8005bbe:	4619      	mov	r1, r3
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f002 fafa 	bl	80081ba <USBD_LL_GetRxDataSize>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	33b0      	adds	r3, #176	; 0xb0
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	4413      	add	r3, r2
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005bec:	4611      	mov	r1, r2
 8005bee:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005bfa:	b580      	push	{r7, lr}
 8005bfc:	b084      	sub	sp, #16
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	32b0      	adds	r2, #176	; 0xb0
 8005c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c10:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d101      	bne.n	8005c1c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e025      	b.n	8005c68 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	33b0      	adds	r3, #176	; 0xb0
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4413      	add	r3, r2
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d01a      	beq.n	8005c66 <USBD_CDC_EP0_RxReady+0x6c>
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005c36:	2bff      	cmp	r3, #255	; 0xff
 8005c38:	d015      	beq.n	8005c66 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	33b0      	adds	r3, #176	; 0xb0
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	4413      	add	r3, r2
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8005c52:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005c5a:	b292      	uxth	r2, r2
 8005c5c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	22ff      	movs	r2, #255	; 0xff
 8005c62:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8005c66:	2300      	movs	r3, #0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3710      	adds	r7, #16
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}

08005c70 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b086      	sub	sp, #24
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005c78:	2182      	movs	r1, #130	; 0x82
 8005c7a:	4818      	ldr	r0, [pc, #96]	; (8005cdc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005c7c:	f000 fd4f 	bl	800671e <USBD_GetEpDesc>
 8005c80:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005c82:	2101      	movs	r1, #1
 8005c84:	4815      	ldr	r0, [pc, #84]	; (8005cdc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005c86:	f000 fd4a 	bl	800671e <USBD_GetEpDesc>
 8005c8a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005c8c:	2181      	movs	r1, #129	; 0x81
 8005c8e:	4813      	ldr	r0, [pc, #76]	; (8005cdc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005c90:	f000 fd45 	bl	800671e <USBD_GetEpDesc>
 8005c94:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d002      	beq.n	8005ca2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	2210      	movs	r2, #16
 8005ca0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d006      	beq.n	8005cb6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cb0:	711a      	strb	r2, [r3, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d006      	beq.n	8005cca <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cc4:	711a      	strb	r2, [r3, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2243      	movs	r2, #67	; 0x43
 8005cce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005cd0:	4b02      	ldr	r3, [pc, #8]	; (8005cdc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3718      	adds	r7, #24
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	20000070 	.word	0x20000070

08005ce0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b086      	sub	sp, #24
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005ce8:	2182      	movs	r1, #130	; 0x82
 8005cea:	4818      	ldr	r0, [pc, #96]	; (8005d4c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005cec:	f000 fd17 	bl	800671e <USBD_GetEpDesc>
 8005cf0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005cf2:	2101      	movs	r1, #1
 8005cf4:	4815      	ldr	r0, [pc, #84]	; (8005d4c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005cf6:	f000 fd12 	bl	800671e <USBD_GetEpDesc>
 8005cfa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005cfc:	2181      	movs	r1, #129	; 0x81
 8005cfe:	4813      	ldr	r0, [pc, #76]	; (8005d4c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005d00:	f000 fd0d 	bl	800671e <USBD_GetEpDesc>
 8005d04:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d002      	beq.n	8005d12 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	2210      	movs	r2, #16
 8005d10:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d006      	beq.n	8005d26 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	711a      	strb	r2, [r3, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f042 0202 	orr.w	r2, r2, #2
 8005d24:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d006      	beq.n	8005d3a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	711a      	strb	r2, [r3, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f042 0202 	orr.w	r2, r2, #2
 8005d38:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2243      	movs	r2, #67	; 0x43
 8005d3e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005d40:	4b02      	ldr	r3, [pc, #8]	; (8005d4c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3718      	adds	r7, #24
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	20000070 	.word	0x20000070

08005d50 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b086      	sub	sp, #24
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005d58:	2182      	movs	r1, #130	; 0x82
 8005d5a:	4818      	ldr	r0, [pc, #96]	; (8005dbc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005d5c:	f000 fcdf 	bl	800671e <USBD_GetEpDesc>
 8005d60:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005d62:	2101      	movs	r1, #1
 8005d64:	4815      	ldr	r0, [pc, #84]	; (8005dbc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005d66:	f000 fcda 	bl	800671e <USBD_GetEpDesc>
 8005d6a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005d6c:	2181      	movs	r1, #129	; 0x81
 8005d6e:	4813      	ldr	r0, [pc, #76]	; (8005dbc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005d70:	f000 fcd5 	bl	800671e <USBD_GetEpDesc>
 8005d74:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d002      	beq.n	8005d82 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	2210      	movs	r2, #16
 8005d80:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d006      	beq.n	8005d96 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d90:	711a      	strb	r2, [r3, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d006      	beq.n	8005daa <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005da4:	711a      	strb	r2, [r3, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2243      	movs	r2, #67	; 0x43
 8005dae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005db0:	4b02      	ldr	r3, [pc, #8]	; (8005dbc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3718      	adds	r7, #24
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	20000070 	.word	0x20000070

08005dc0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	220a      	movs	r2, #10
 8005dcc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005dce:	4b03      	ldr	r3, [pc, #12]	; (8005ddc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr
 8005ddc:	2000002c 	.word	0x2000002c

08005de0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d101      	bne.n	8005df4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e009      	b.n	8005e08 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	33b0      	adds	r3, #176	; 0xb0
 8005dfe:	009b      	lsls	r3, r3, #2
 8005e00:	4413      	add	r3, r2
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	32b0      	adds	r2, #176	; 0xb0
 8005e2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e2e:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d101      	bne.n	8005e3a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e008      	b.n	8005e4c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	68ba      	ldr	r2, [r7, #8]
 8005e3e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8005e4a:	2300      	movs	r3, #0
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	371c      	adds	r7, #28
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b085      	sub	sp, #20
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	32b0      	adds	r2, #176	; 0xb0
 8005e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e70:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d101      	bne.n	8005e7c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005e78:	2303      	movs	r3, #3
 8005e7a:	e004      	b.n	8005e86 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	683a      	ldr	r2, [r7, #0]
 8005e80:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3714      	adds	r7, #20
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
	...

08005e94 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	32b0      	adds	r2, #176	; 0xb0
 8005ea6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005eaa:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8005eac:	2301      	movs	r3, #1
 8005eae:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	32b0      	adds	r2, #176	; 0xb0
 8005eba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d101      	bne.n	8005ec6 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e025      	b.n	8005f12 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d11f      	bne.n	8005f10 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8005ed8:	4b10      	ldr	r3, [pc, #64]	; (8005f1c <USBD_CDC_TransmitPacket+0x88>)
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	f003 020f 	and.w	r2, r3, #15
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	4613      	mov	r3, r2
 8005eea:	009b      	lsls	r3, r3, #2
 8005eec:	4413      	add	r3, r2
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	4403      	add	r3, r0
 8005ef2:	3318      	adds	r3, #24
 8005ef4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8005ef6:	4b09      	ldr	r3, [pc, #36]	; (8005f1c <USBD_CDC_TransmitPacket+0x88>)
 8005ef8:	7819      	ldrb	r1, [r3, #0]
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f002 f915 	bl	8008136 <USBD_LL_Transmit>

    ret = USBD_OK;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3710      	adds	r7, #16
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	200000b3 	.word	0x200000b3

08005f20 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	32b0      	adds	r2, #176	; 0xb0
 8005f32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f36:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	32b0      	adds	r2, #176	; 0xb0
 8005f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d101      	bne.n	8005f4e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	e018      	b.n	8005f80 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	7c1b      	ldrb	r3, [r3, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10a      	bne.n	8005f6c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005f56:	4b0c      	ldr	r3, [pc, #48]	; (8005f88 <USBD_CDC_ReceivePacket+0x68>)
 8005f58:	7819      	ldrb	r1, [r3, #0]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005f60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f002 f907 	bl	8008178 <USBD_LL_PrepareReceive>
 8005f6a:	e008      	b.n	8005f7e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005f6c:	4b06      	ldr	r3, [pc, #24]	; (8005f88 <USBD_CDC_ReceivePacket+0x68>)
 8005f6e:	7819      	ldrb	r1, [r3, #0]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005f76:	2340      	movs	r3, #64	; 0x40
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f002 f8fd 	bl	8008178 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005f7e:	2300      	movs	r3, #0
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	3710      	adds	r7, #16
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bd80      	pop	{r7, pc}
 8005f88:	200000b4 	.word	0x200000b4

08005f8c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b086      	sub	sp, #24
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	4613      	mov	r3, r2
 8005f98:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d101      	bne.n	8005fa4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005fa0:	2303      	movs	r3, #3
 8005fa2:	e01f      	b.n	8005fe4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d003      	beq.n	8005fca <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	79fa      	ldrb	r2, [r7, #7]
 8005fd6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f001 ff77 	bl	8007ecc <USBD_LL_Init>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005fe2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3718      	adds	r7, #24
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d101      	bne.n	8006004 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006000:	2303      	movs	r3, #3
 8006002:	e025      	b.n	8006050 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	683a      	ldr	r2, [r7, #0]
 8006008:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	32ae      	adds	r2, #174	; 0xae
 8006016:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800601a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00f      	beq.n	8006040 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	32ae      	adds	r2, #174	; 0xae
 800602a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800602e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006030:	f107 020e 	add.w	r2, r7, #14
 8006034:	4610      	mov	r0, r2
 8006036:	4798      	blx	r3
 8006038:	4602      	mov	r2, r0
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8006046:	1c5a      	adds	r2, r3, #1
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800604e:	2300      	movs	r3, #0
}
 8006050:	4618      	mov	r0, r3
 8006052:	3710      	adds	r7, #16
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b082      	sub	sp, #8
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f001 ff7f 	bl	8007f64 <USBD_LL_Start>
 8006066:	4603      	mov	r3, r0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3708      	adds	r7, #8
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}

08006070 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006078:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800607a:	4618      	mov	r0, r3
 800607c:	370c      	adds	r7, #12
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr

08006086 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006086:	b580      	push	{r7, lr}
 8006088:	b084      	sub	sp, #16
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
 800608e:	460b      	mov	r3, r1
 8006090:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006092:	2300      	movs	r3, #0
 8006094:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800609c:	2b00      	cmp	r3, #0
 800609e:	d009      	beq.n	80060b4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	78fa      	ldrb	r2, [r7, #3]
 80060aa:	4611      	mov	r1, r2
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	4798      	blx	r3
 80060b0:	4603      	mov	r3, r0
 80060b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80060b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3710      	adds	r7, #16
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}

080060be <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80060be:	b580      	push	{r7, lr}
 80060c0:	b084      	sub	sp, #16
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	6078      	str	r0, [r7, #4]
 80060c6:	460b      	mov	r3, r1
 80060c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80060ca:	2300      	movs	r3, #0
 80060cc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	78fa      	ldrb	r2, [r7, #3]
 80060d8:	4611      	mov	r1, r2
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	4798      	blx	r3
 80060de:	4603      	mov	r3, r0
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d001      	beq.n	80060e8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80060e4:	2303      	movs	r3, #3
 80060e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80060e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}

080060f2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b084      	sub	sp, #16
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
 80060fa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006102:	6839      	ldr	r1, [r7, #0]
 8006104:	4618      	mov	r0, r3
 8006106:	f001 f908 	bl	800731a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2201      	movs	r2, #1
 800610e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8006118:	461a      	mov	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006126:	f003 031f 	and.w	r3, r3, #31
 800612a:	2b02      	cmp	r3, #2
 800612c:	d01a      	beq.n	8006164 <USBD_LL_SetupStage+0x72>
 800612e:	2b02      	cmp	r3, #2
 8006130:	d822      	bhi.n	8006178 <USBD_LL_SetupStage+0x86>
 8006132:	2b00      	cmp	r3, #0
 8006134:	d002      	beq.n	800613c <USBD_LL_SetupStage+0x4a>
 8006136:	2b01      	cmp	r3, #1
 8006138:	d00a      	beq.n	8006150 <USBD_LL_SetupStage+0x5e>
 800613a:	e01d      	b.n	8006178 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006142:	4619      	mov	r1, r3
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f000 fb5f 	bl	8006808 <USBD_StdDevReq>
 800614a:	4603      	mov	r3, r0
 800614c:	73fb      	strb	r3, [r7, #15]
      break;
 800614e:	e020      	b.n	8006192 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006156:	4619      	mov	r1, r3
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f000 fbc7 	bl	80068ec <USBD_StdItfReq>
 800615e:	4603      	mov	r3, r0
 8006160:	73fb      	strb	r3, [r7, #15]
      break;
 8006162:	e016      	b.n	8006192 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800616a:	4619      	mov	r1, r3
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f000 fc29 	bl	80069c4 <USBD_StdEPReq>
 8006172:	4603      	mov	r3, r0
 8006174:	73fb      	strb	r3, [r7, #15]
      break;
 8006176:	e00c      	b.n	8006192 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800617e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006182:	b2db      	uxtb	r3, r3
 8006184:	4619      	mov	r1, r3
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f001 ff4c 	bl	8008024 <USBD_LL_StallEP>
 800618c:	4603      	mov	r3, r0
 800618e:	73fb      	strb	r3, [r7, #15]
      break;
 8006190:	bf00      	nop
  }

  return ret;
 8006192:	7bfb      	ldrb	r3, [r7, #15]
}
 8006194:	4618      	mov	r0, r3
 8006196:	3710      	adds	r7, #16
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b086      	sub	sp, #24
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	460b      	mov	r3, r1
 80061a6:	607a      	str	r2, [r7, #4]
 80061a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80061aa:	2300      	movs	r3, #0
 80061ac:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80061ae:	7afb      	ldrb	r3, [r7, #11]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d16e      	bne.n	8006292 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80061ba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80061c2:	2b03      	cmp	r3, #3
 80061c4:	f040 8098 	bne.w	80062f8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	689a      	ldr	r2, [r3, #8]
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d913      	bls.n	80061fc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	689a      	ldr	r2, [r3, #8]
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	1ad2      	subs	r2, r2, r3
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	68da      	ldr	r2, [r3, #12]
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	4293      	cmp	r3, r2
 80061ec:	bf28      	it	cs
 80061ee:	4613      	movcs	r3, r2
 80061f0:	461a      	mov	r2, r3
 80061f2:	6879      	ldr	r1, [r7, #4]
 80061f4:	68f8      	ldr	r0, [r7, #12]
 80061f6:	f001 f984 	bl	8007502 <USBD_CtlContinueRx>
 80061fa:	e07d      	b.n	80062f8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006202:	f003 031f 	and.w	r3, r3, #31
 8006206:	2b02      	cmp	r3, #2
 8006208:	d014      	beq.n	8006234 <USBD_LL_DataOutStage+0x98>
 800620a:	2b02      	cmp	r3, #2
 800620c:	d81d      	bhi.n	800624a <USBD_LL_DataOutStage+0xae>
 800620e:	2b00      	cmp	r3, #0
 8006210:	d002      	beq.n	8006218 <USBD_LL_DataOutStage+0x7c>
 8006212:	2b01      	cmp	r3, #1
 8006214:	d003      	beq.n	800621e <USBD_LL_DataOutStage+0x82>
 8006216:	e018      	b.n	800624a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006218:	2300      	movs	r3, #0
 800621a:	75bb      	strb	r3, [r7, #22]
            break;
 800621c:	e018      	b.n	8006250 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006224:	b2db      	uxtb	r3, r3
 8006226:	4619      	mov	r1, r3
 8006228:	68f8      	ldr	r0, [r7, #12]
 800622a:	f000 fa5e 	bl	80066ea <USBD_CoreFindIF>
 800622e:	4603      	mov	r3, r0
 8006230:	75bb      	strb	r3, [r7, #22]
            break;
 8006232:	e00d      	b.n	8006250 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800623a:	b2db      	uxtb	r3, r3
 800623c:	4619      	mov	r1, r3
 800623e:	68f8      	ldr	r0, [r7, #12]
 8006240:	f000 fa60 	bl	8006704 <USBD_CoreFindEP>
 8006244:	4603      	mov	r3, r0
 8006246:	75bb      	strb	r3, [r7, #22]
            break;
 8006248:	e002      	b.n	8006250 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800624a:	2300      	movs	r3, #0
 800624c:	75bb      	strb	r3, [r7, #22]
            break;
 800624e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006250:	7dbb      	ldrb	r3, [r7, #22]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d119      	bne.n	800628a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800625c:	b2db      	uxtb	r3, r3
 800625e:	2b03      	cmp	r3, #3
 8006260:	d113      	bne.n	800628a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006262:	7dba      	ldrb	r2, [r7, #22]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	32ae      	adds	r2, #174	; 0xae
 8006268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d00b      	beq.n	800628a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8006272:	7dba      	ldrb	r2, [r7, #22]
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800627a:	7dba      	ldrb	r2, [r7, #22]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	32ae      	adds	r2, #174	; 0xae
 8006280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800628a:	68f8      	ldr	r0, [r7, #12]
 800628c:	f001 f94a 	bl	8007524 <USBD_CtlSendStatus>
 8006290:	e032      	b.n	80062f8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006292:	7afb      	ldrb	r3, [r7, #11]
 8006294:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006298:	b2db      	uxtb	r3, r3
 800629a:	4619      	mov	r1, r3
 800629c:	68f8      	ldr	r0, [r7, #12]
 800629e:	f000 fa31 	bl	8006704 <USBD_CoreFindEP>
 80062a2:	4603      	mov	r3, r0
 80062a4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80062a6:	7dbb      	ldrb	r3, [r7, #22]
 80062a8:	2bff      	cmp	r3, #255	; 0xff
 80062aa:	d025      	beq.n	80062f8 <USBD_LL_DataOutStage+0x15c>
 80062ac:	7dbb      	ldrb	r3, [r7, #22]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d122      	bne.n	80062f8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b03      	cmp	r3, #3
 80062bc:	d117      	bne.n	80062ee <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80062be:	7dba      	ldrb	r2, [r7, #22]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	32ae      	adds	r2, #174	; 0xae
 80062c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062c8:	699b      	ldr	r3, [r3, #24]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d00f      	beq.n	80062ee <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80062ce:	7dba      	ldrb	r2, [r7, #22]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80062d6:	7dba      	ldrb	r2, [r7, #22]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	32ae      	adds	r2, #174	; 0xae
 80062dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062e0:	699b      	ldr	r3, [r3, #24]
 80062e2:	7afa      	ldrb	r2, [r7, #11]
 80062e4:	4611      	mov	r1, r2
 80062e6:	68f8      	ldr	r0, [r7, #12]
 80062e8:	4798      	blx	r3
 80062ea:	4603      	mov	r3, r0
 80062ec:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80062ee:	7dfb      	ldrb	r3, [r7, #23]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d001      	beq.n	80062f8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80062f4:	7dfb      	ldrb	r3, [r7, #23]
 80062f6:	e000      	b.n	80062fa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3718      	adds	r7, #24
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}

08006302 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006302:	b580      	push	{r7, lr}
 8006304:	b086      	sub	sp, #24
 8006306:	af00      	add	r7, sp, #0
 8006308:	60f8      	str	r0, [r7, #12]
 800630a:	460b      	mov	r3, r1
 800630c:	607a      	str	r2, [r7, #4]
 800630e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006310:	7afb      	ldrb	r3, [r7, #11]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d16f      	bne.n	80063f6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	3314      	adds	r3, #20
 800631a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006322:	2b02      	cmp	r3, #2
 8006324:	d15a      	bne.n	80063dc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	689a      	ldr	r2, [r3, #8]
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	429a      	cmp	r2, r3
 8006330:	d914      	bls.n	800635c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	689a      	ldr	r2, [r3, #8]
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	1ad2      	subs	r2, r2, r3
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	461a      	mov	r2, r3
 8006346:	6879      	ldr	r1, [r7, #4]
 8006348:	68f8      	ldr	r0, [r7, #12]
 800634a:	f001 f8ac 	bl	80074a6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800634e:	2300      	movs	r3, #0
 8006350:	2200      	movs	r2, #0
 8006352:	2100      	movs	r1, #0
 8006354:	68f8      	ldr	r0, [r7, #12]
 8006356:	f001 ff0f 	bl	8008178 <USBD_LL_PrepareReceive>
 800635a:	e03f      	b.n	80063dc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	68da      	ldr	r2, [r3, #12]
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	429a      	cmp	r2, r3
 8006366:	d11c      	bne.n	80063a2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	685a      	ldr	r2, [r3, #4]
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006370:	429a      	cmp	r2, r3
 8006372:	d316      	bcc.n	80063a2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	685a      	ldr	r2, [r3, #4]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800637e:	429a      	cmp	r2, r3
 8006380:	d20f      	bcs.n	80063a2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006382:	2200      	movs	r2, #0
 8006384:	2100      	movs	r1, #0
 8006386:	68f8      	ldr	r0, [r7, #12]
 8006388:	f001 f88d 	bl	80074a6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2200      	movs	r2, #0
 8006390:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006394:	2300      	movs	r3, #0
 8006396:	2200      	movs	r2, #0
 8006398:	2100      	movs	r1, #0
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f001 feec 	bl	8008178 <USBD_LL_PrepareReceive>
 80063a0:	e01c      	b.n	80063dc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b03      	cmp	r3, #3
 80063ac:	d10f      	bne.n	80063ce <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d009      	beq.n	80063ce <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80063ce:	2180      	movs	r1, #128	; 0x80
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f001 fe27 	bl	8008024 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f001 f8b7 	bl	800754a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d03a      	beq.n	800645c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80063e6:	68f8      	ldr	r0, [r7, #12]
 80063e8:	f7ff fe42 	bl	8006070 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80063f4:	e032      	b.n	800645c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80063f6:	7afb      	ldrb	r3, [r7, #11]
 80063f8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	4619      	mov	r1, r3
 8006400:	68f8      	ldr	r0, [r7, #12]
 8006402:	f000 f97f 	bl	8006704 <USBD_CoreFindEP>
 8006406:	4603      	mov	r3, r0
 8006408:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800640a:	7dfb      	ldrb	r3, [r7, #23]
 800640c:	2bff      	cmp	r3, #255	; 0xff
 800640e:	d025      	beq.n	800645c <USBD_LL_DataInStage+0x15a>
 8006410:	7dfb      	ldrb	r3, [r7, #23]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d122      	bne.n	800645c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b03      	cmp	r3, #3
 8006420:	d11c      	bne.n	800645c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006422:	7dfa      	ldrb	r2, [r7, #23]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	32ae      	adds	r2, #174	; 0xae
 8006428:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800642c:	695b      	ldr	r3, [r3, #20]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d014      	beq.n	800645c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006432:	7dfa      	ldrb	r2, [r7, #23]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800643a:	7dfa      	ldrb	r2, [r7, #23]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	32ae      	adds	r2, #174	; 0xae
 8006440:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006444:	695b      	ldr	r3, [r3, #20]
 8006446:	7afa      	ldrb	r2, [r7, #11]
 8006448:	4611      	mov	r1, r2
 800644a:	68f8      	ldr	r0, [r7, #12]
 800644c:	4798      	blx	r3
 800644e:	4603      	mov	r3, r0
 8006450:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006452:	7dbb      	ldrb	r3, [r7, #22]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d001      	beq.n	800645c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8006458:	7dbb      	ldrb	r3, [r7, #22]
 800645a:	e000      	b.n	800645e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3718      	adds	r7, #24
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b084      	sub	sp, #16
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800646e:	2300      	movs	r3, #0
 8006470:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2200      	movs	r2, #0
 8006486:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d014      	beq.n	80064cc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d00e      	beq.n	80064cc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	6852      	ldr	r2, [r2, #4]
 80064ba:	b2d2      	uxtb	r2, r2
 80064bc:	4611      	mov	r1, r2
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	4798      	blx	r3
 80064c2:	4603      	mov	r3, r0
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d001      	beq.n	80064cc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80064c8:	2303      	movs	r3, #3
 80064ca:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80064cc:	2340      	movs	r3, #64	; 0x40
 80064ce:	2200      	movs	r2, #0
 80064d0:	2100      	movs	r1, #0
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f001 fd61 	bl	8007f9a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2240      	movs	r2, #64	; 0x40
 80064e4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80064e8:	2340      	movs	r3, #64	; 0x40
 80064ea:	2200      	movs	r2, #0
 80064ec:	2180      	movs	r1, #128	; 0x80
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f001 fd53 	bl	8007f9a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2240      	movs	r2, #64	; 0x40
 80064fe:	621a      	str	r2, [r3, #32]

  return ret;
 8006500:	7bfb      	ldrb	r3, [r7, #15]
}
 8006502:	4618      	mov	r0, r3
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800650a:	b480      	push	{r7}
 800650c:	b083      	sub	sp, #12
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
 8006512:	460b      	mov	r3, r1
 8006514:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	78fa      	ldrb	r2, [r7, #3]
 800651a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	370c      	adds	r7, #12
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr

0800652a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800652a:	b480      	push	{r7}
 800652c:	b083      	sub	sp, #12
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006538:	b2da      	uxtb	r2, r3
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2204      	movs	r2, #4
 8006544:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	370c      	adds	r7, #12
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr

08006556 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006556:	b480      	push	{r7}
 8006558:	b083      	sub	sp, #12
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006564:	b2db      	uxtb	r3, r3
 8006566:	2b04      	cmp	r3, #4
 8006568:	d106      	bne.n	8006578 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8006570:	b2da      	uxtb	r2, r3
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8006578:	2300      	movs	r3, #0
}
 800657a:	4618      	mov	r0, r3
 800657c:	370c      	adds	r7, #12
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr

08006586 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006586:	b580      	push	{r7, lr}
 8006588:	b082      	sub	sp, #8
 800658a:	af00      	add	r7, sp, #0
 800658c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006594:	b2db      	uxtb	r3, r3
 8006596:	2b03      	cmp	r3, #3
 8006598:	d110      	bne.n	80065bc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d00b      	beq.n	80065bc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065aa:	69db      	ldr	r3, [r3, #28]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d005      	beq.n	80065bc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065b6:	69db      	ldr	r3, [r3, #28]
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3708      	adds	r7, #8
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}

080065c6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80065c6:	b580      	push	{r7, lr}
 80065c8:	b082      	sub	sp, #8
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
 80065ce:	460b      	mov	r3, r1
 80065d0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	32ae      	adds	r2, #174	; 0xae
 80065dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d101      	bne.n	80065e8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80065e4:	2303      	movs	r3, #3
 80065e6:	e01c      	b.n	8006622 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80065ee:	b2db      	uxtb	r3, r3
 80065f0:	2b03      	cmp	r3, #3
 80065f2:	d115      	bne.n	8006620 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	32ae      	adds	r2, #174	; 0xae
 80065fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006602:	6a1b      	ldr	r3, [r3, #32]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00b      	beq.n	8006620 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	32ae      	adds	r2, #174	; 0xae
 8006612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006616:	6a1b      	ldr	r3, [r3, #32]
 8006618:	78fa      	ldrb	r2, [r7, #3]
 800661a:	4611      	mov	r1, r2
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006620:	2300      	movs	r3, #0
}
 8006622:	4618      	mov	r0, r3
 8006624:	3708      	adds	r7, #8
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}

0800662a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800662a:	b580      	push	{r7, lr}
 800662c:	b082      	sub	sp, #8
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
 8006632:	460b      	mov	r3, r1
 8006634:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	32ae      	adds	r2, #174	; 0xae
 8006640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d101      	bne.n	800664c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006648:	2303      	movs	r3, #3
 800664a:	e01c      	b.n	8006686 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006652:	b2db      	uxtb	r3, r3
 8006654:	2b03      	cmp	r3, #3
 8006656:	d115      	bne.n	8006684 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	32ae      	adds	r2, #174	; 0xae
 8006662:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006668:	2b00      	cmp	r3, #0
 800666a:	d00b      	beq.n	8006684 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	32ae      	adds	r2, #174	; 0xae
 8006676:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800667a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667c:	78fa      	ldrb	r2, [r7, #3]
 800667e:	4611      	mov	r1, r2
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006684:	2300      	movs	r3, #0
}
 8006686:	4618      	mov	r0, r3
 8006688:	3708      	adds	r7, #8
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}

0800668e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800668e:	b480      	push	{r7}
 8006690:	b083      	sub	sp, #12
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006696:	2300      	movs	r3, #0
}
 8006698:	4618      	mov	r0, r3
 800669a:	370c      	adds	r7, #12
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr

080066a4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80066ac:	2300      	movs	r3, #0
 80066ae:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d00e      	beq.n	80066e0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	6852      	ldr	r2, [r2, #4]
 80066ce:	b2d2      	uxtb	r2, r2
 80066d0:	4611      	mov	r1, r2
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	4798      	blx	r3
 80066d6:	4603      	mov	r3, r0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d001      	beq.n	80066e0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80066dc:	2303      	movs	r3, #3
 80066de:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80066e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3710      	adds	r7, #16
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80066ea:	b480      	push	{r7}
 80066ec:	b083      	sub	sp, #12
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
 80066f2:	460b      	mov	r3, r1
 80066f4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80066f6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	370c      	adds	r7, #12
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr

08006704 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	460b      	mov	r3, r1
 800670e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006710:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006712:	4618      	mov	r0, r3
 8006714:	370c      	adds	r7, #12
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr

0800671e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800671e:	b580      	push	{r7, lr}
 8006720:	b086      	sub	sp, #24
 8006722:	af00      	add	r7, sp, #0
 8006724:	6078      	str	r0, [r7, #4]
 8006726:	460b      	mov	r3, r1
 8006728:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006732:	2300      	movs	r3, #0
 8006734:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	885b      	ldrh	r3, [r3, #2]
 800673a:	b29a      	uxth	r2, r3
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	781b      	ldrb	r3, [r3, #0]
 8006740:	b29b      	uxth	r3, r3
 8006742:	429a      	cmp	r2, r3
 8006744:	d920      	bls.n	8006788 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	781b      	ldrb	r3, [r3, #0]
 800674a:	b29b      	uxth	r3, r3
 800674c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800674e:	e013      	b.n	8006778 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006750:	f107 030a 	add.w	r3, r7, #10
 8006754:	4619      	mov	r1, r3
 8006756:	6978      	ldr	r0, [r7, #20]
 8006758:	f000 f81b 	bl	8006792 <USBD_GetNextDesc>
 800675c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	785b      	ldrb	r3, [r3, #1]
 8006762:	2b05      	cmp	r3, #5
 8006764:	d108      	bne.n	8006778 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	789b      	ldrb	r3, [r3, #2]
 800676e:	78fa      	ldrb	r2, [r7, #3]
 8006770:	429a      	cmp	r2, r3
 8006772:	d008      	beq.n	8006786 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006774:	2300      	movs	r3, #0
 8006776:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	885b      	ldrh	r3, [r3, #2]
 800677c:	b29a      	uxth	r2, r3
 800677e:	897b      	ldrh	r3, [r7, #10]
 8006780:	429a      	cmp	r2, r3
 8006782:	d8e5      	bhi.n	8006750 <USBD_GetEpDesc+0x32>
 8006784:	e000      	b.n	8006788 <USBD_GetEpDesc+0x6a>
          break;
 8006786:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8006788:	693b      	ldr	r3, [r7, #16]
}
 800678a:	4618      	mov	r0, r3
 800678c:	3718      	adds	r7, #24
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}

08006792 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006792:	b480      	push	{r7}
 8006794:	b085      	sub	sp, #20
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
 800679a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	881a      	ldrh	r2, [r3, #0]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	4413      	add	r3, r2
 80067ac:	b29a      	uxth	r2, r3
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	461a      	mov	r2, r3
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4413      	add	r3, r2
 80067bc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80067be:	68fb      	ldr	r3, [r7, #12]
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	3714      	adds	r7, #20
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr

080067cc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b087      	sub	sp, #28
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	3301      	adds	r3, #1
 80067e2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80067ea:	8a3b      	ldrh	r3, [r7, #16]
 80067ec:	021b      	lsls	r3, r3, #8
 80067ee:	b21a      	sxth	r2, r3
 80067f0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	b21b      	sxth	r3, r3
 80067f8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80067fa:	89fb      	ldrh	r3, [r7, #14]
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	371c      	adds	r7, #28
 8006800:	46bd      	mov	sp, r7
 8006802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006806:	4770      	bx	lr

08006808 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006812:	2300      	movs	r3, #0
 8006814:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	781b      	ldrb	r3, [r3, #0]
 800681a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800681e:	2b40      	cmp	r3, #64	; 0x40
 8006820:	d005      	beq.n	800682e <USBD_StdDevReq+0x26>
 8006822:	2b40      	cmp	r3, #64	; 0x40
 8006824:	d857      	bhi.n	80068d6 <USBD_StdDevReq+0xce>
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00f      	beq.n	800684a <USBD_StdDevReq+0x42>
 800682a:	2b20      	cmp	r3, #32
 800682c:	d153      	bne.n	80068d6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	32ae      	adds	r2, #174	; 0xae
 8006838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	6839      	ldr	r1, [r7, #0]
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	4798      	blx	r3
 8006844:	4603      	mov	r3, r0
 8006846:	73fb      	strb	r3, [r7, #15]
      break;
 8006848:	e04a      	b.n	80068e0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	785b      	ldrb	r3, [r3, #1]
 800684e:	2b09      	cmp	r3, #9
 8006850:	d83b      	bhi.n	80068ca <USBD_StdDevReq+0xc2>
 8006852:	a201      	add	r2, pc, #4	; (adr r2, 8006858 <USBD_StdDevReq+0x50>)
 8006854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006858:	080068ad 	.word	0x080068ad
 800685c:	080068c1 	.word	0x080068c1
 8006860:	080068cb 	.word	0x080068cb
 8006864:	080068b7 	.word	0x080068b7
 8006868:	080068cb 	.word	0x080068cb
 800686c:	0800688b 	.word	0x0800688b
 8006870:	08006881 	.word	0x08006881
 8006874:	080068cb 	.word	0x080068cb
 8006878:	080068a3 	.word	0x080068a3
 800687c:	08006895 	.word	0x08006895
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006880:	6839      	ldr	r1, [r7, #0]
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 fa3c 	bl	8006d00 <USBD_GetDescriptor>
          break;
 8006888:	e024      	b.n	80068d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800688a:	6839      	ldr	r1, [r7, #0]
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 fba1 	bl	8006fd4 <USBD_SetAddress>
          break;
 8006892:	e01f      	b.n	80068d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006894:	6839      	ldr	r1, [r7, #0]
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 fbe0 	bl	800705c <USBD_SetConfig>
 800689c:	4603      	mov	r3, r0
 800689e:	73fb      	strb	r3, [r7, #15]
          break;
 80068a0:	e018      	b.n	80068d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80068a2:	6839      	ldr	r1, [r7, #0]
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f000 fc83 	bl	80071b0 <USBD_GetConfig>
          break;
 80068aa:	e013      	b.n	80068d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80068ac:	6839      	ldr	r1, [r7, #0]
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f000 fcb4 	bl	800721c <USBD_GetStatus>
          break;
 80068b4:	e00e      	b.n	80068d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80068b6:	6839      	ldr	r1, [r7, #0]
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f000 fce3 	bl	8007284 <USBD_SetFeature>
          break;
 80068be:	e009      	b.n	80068d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80068c0:	6839      	ldr	r1, [r7, #0]
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 fd07 	bl	80072d6 <USBD_ClrFeature>
          break;
 80068c8:	e004      	b.n	80068d4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80068ca:	6839      	ldr	r1, [r7, #0]
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 fd5e 	bl	800738e <USBD_CtlError>
          break;
 80068d2:	bf00      	nop
      }
      break;
 80068d4:	e004      	b.n	80068e0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80068d6:	6839      	ldr	r1, [r7, #0]
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f000 fd58 	bl	800738e <USBD_CtlError>
      break;
 80068de:	bf00      	nop
  }

  return ret;
 80068e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3710      	adds	r7, #16
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	bf00      	nop

080068ec <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80068f6:	2300      	movs	r3, #0
 80068f8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006902:	2b40      	cmp	r3, #64	; 0x40
 8006904:	d005      	beq.n	8006912 <USBD_StdItfReq+0x26>
 8006906:	2b40      	cmp	r3, #64	; 0x40
 8006908:	d852      	bhi.n	80069b0 <USBD_StdItfReq+0xc4>
 800690a:	2b00      	cmp	r3, #0
 800690c:	d001      	beq.n	8006912 <USBD_StdItfReq+0x26>
 800690e:	2b20      	cmp	r3, #32
 8006910:	d14e      	bne.n	80069b0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006918:	b2db      	uxtb	r3, r3
 800691a:	3b01      	subs	r3, #1
 800691c:	2b02      	cmp	r3, #2
 800691e:	d840      	bhi.n	80069a2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	889b      	ldrh	r3, [r3, #4]
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b01      	cmp	r3, #1
 8006928:	d836      	bhi.n	8006998 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	889b      	ldrh	r3, [r3, #4]
 800692e:	b2db      	uxtb	r3, r3
 8006930:	4619      	mov	r1, r3
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f7ff fed9 	bl	80066ea <USBD_CoreFindIF>
 8006938:	4603      	mov	r3, r0
 800693a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800693c:	7bbb      	ldrb	r3, [r7, #14]
 800693e:	2bff      	cmp	r3, #255	; 0xff
 8006940:	d01d      	beq.n	800697e <USBD_StdItfReq+0x92>
 8006942:	7bbb      	ldrb	r3, [r7, #14]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d11a      	bne.n	800697e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006948:	7bba      	ldrb	r2, [r7, #14]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	32ae      	adds	r2, #174	; 0xae
 800694e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d00f      	beq.n	8006978 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006958:	7bba      	ldrb	r2, [r7, #14]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006960:	7bba      	ldrb	r2, [r7, #14]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	32ae      	adds	r2, #174	; 0xae
 8006966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	6839      	ldr	r1, [r7, #0]
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	4798      	blx	r3
 8006972:	4603      	mov	r3, r0
 8006974:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006976:	e004      	b.n	8006982 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006978:	2303      	movs	r3, #3
 800697a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800697c:	e001      	b.n	8006982 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800697e:	2303      	movs	r3, #3
 8006980:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	88db      	ldrh	r3, [r3, #6]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d110      	bne.n	80069ac <USBD_StdItfReq+0xc0>
 800698a:	7bfb      	ldrb	r3, [r7, #15]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d10d      	bne.n	80069ac <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 fdc7 	bl	8007524 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006996:	e009      	b.n	80069ac <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006998:	6839      	ldr	r1, [r7, #0]
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 fcf7 	bl	800738e <USBD_CtlError>
          break;
 80069a0:	e004      	b.n	80069ac <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80069a2:	6839      	ldr	r1, [r7, #0]
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 fcf2 	bl	800738e <USBD_CtlError>
          break;
 80069aa:	e000      	b.n	80069ae <USBD_StdItfReq+0xc2>
          break;
 80069ac:	bf00      	nop
      }
      break;
 80069ae:	e004      	b.n	80069ba <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80069b0:	6839      	ldr	r1, [r7, #0]
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 fceb 	bl	800738e <USBD_CtlError>
      break;
 80069b8:	bf00      	nop
  }

  return ret;
 80069ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3710      	adds	r7, #16
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}

080069c4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80069ce:	2300      	movs	r3, #0
 80069d0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	889b      	ldrh	r3, [r3, #4]
 80069d6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80069e0:	2b40      	cmp	r3, #64	; 0x40
 80069e2:	d007      	beq.n	80069f4 <USBD_StdEPReq+0x30>
 80069e4:	2b40      	cmp	r3, #64	; 0x40
 80069e6:	f200 817f 	bhi.w	8006ce8 <USBD_StdEPReq+0x324>
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d02a      	beq.n	8006a44 <USBD_StdEPReq+0x80>
 80069ee:	2b20      	cmp	r3, #32
 80069f0:	f040 817a 	bne.w	8006ce8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80069f4:	7bbb      	ldrb	r3, [r7, #14]
 80069f6:	4619      	mov	r1, r3
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f7ff fe83 	bl	8006704 <USBD_CoreFindEP>
 80069fe:	4603      	mov	r3, r0
 8006a00:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006a02:	7b7b      	ldrb	r3, [r7, #13]
 8006a04:	2bff      	cmp	r3, #255	; 0xff
 8006a06:	f000 8174 	beq.w	8006cf2 <USBD_StdEPReq+0x32e>
 8006a0a:	7b7b      	ldrb	r3, [r7, #13]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	f040 8170 	bne.w	8006cf2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006a12:	7b7a      	ldrb	r2, [r7, #13]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006a1a:	7b7a      	ldrb	r2, [r7, #13]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	32ae      	adds	r2, #174	; 0xae
 8006a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	f000 8163 	beq.w	8006cf2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006a2c:	7b7a      	ldrb	r2, [r7, #13]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	32ae      	adds	r2, #174	; 0xae
 8006a32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	6839      	ldr	r1, [r7, #0]
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	4798      	blx	r3
 8006a3e:	4603      	mov	r3, r0
 8006a40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006a42:	e156      	b.n	8006cf2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	785b      	ldrb	r3, [r3, #1]
 8006a48:	2b03      	cmp	r3, #3
 8006a4a:	d008      	beq.n	8006a5e <USBD_StdEPReq+0x9a>
 8006a4c:	2b03      	cmp	r3, #3
 8006a4e:	f300 8145 	bgt.w	8006cdc <USBD_StdEPReq+0x318>
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	f000 809b 	beq.w	8006b8e <USBD_StdEPReq+0x1ca>
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d03c      	beq.n	8006ad6 <USBD_StdEPReq+0x112>
 8006a5c:	e13e      	b.n	8006cdc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	2b02      	cmp	r3, #2
 8006a68:	d002      	beq.n	8006a70 <USBD_StdEPReq+0xac>
 8006a6a:	2b03      	cmp	r3, #3
 8006a6c:	d016      	beq.n	8006a9c <USBD_StdEPReq+0xd8>
 8006a6e:	e02c      	b.n	8006aca <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006a70:	7bbb      	ldrb	r3, [r7, #14]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00d      	beq.n	8006a92 <USBD_StdEPReq+0xce>
 8006a76:	7bbb      	ldrb	r3, [r7, #14]
 8006a78:	2b80      	cmp	r3, #128	; 0x80
 8006a7a:	d00a      	beq.n	8006a92 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006a7c:	7bbb      	ldrb	r3, [r7, #14]
 8006a7e:	4619      	mov	r1, r3
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f001 facf 	bl	8008024 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006a86:	2180      	movs	r1, #128	; 0x80
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f001 facb 	bl	8008024 <USBD_LL_StallEP>
 8006a8e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006a90:	e020      	b.n	8006ad4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006a92:	6839      	ldr	r1, [r7, #0]
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f000 fc7a 	bl	800738e <USBD_CtlError>
              break;
 8006a9a:	e01b      	b.n	8006ad4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	885b      	ldrh	r3, [r3, #2]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10e      	bne.n	8006ac2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006aa4:	7bbb      	ldrb	r3, [r7, #14]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d00b      	beq.n	8006ac2 <USBD_StdEPReq+0xfe>
 8006aaa:	7bbb      	ldrb	r3, [r7, #14]
 8006aac:	2b80      	cmp	r3, #128	; 0x80
 8006aae:	d008      	beq.n	8006ac2 <USBD_StdEPReq+0xfe>
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	88db      	ldrh	r3, [r3, #6]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d104      	bne.n	8006ac2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006ab8:	7bbb      	ldrb	r3, [r7, #14]
 8006aba:	4619      	mov	r1, r3
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f001 fab1 	bl	8008024 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 fd2e 	bl	8007524 <USBD_CtlSendStatus>

              break;
 8006ac8:	e004      	b.n	8006ad4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006aca:	6839      	ldr	r1, [r7, #0]
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f000 fc5e 	bl	800738e <USBD_CtlError>
              break;
 8006ad2:	bf00      	nop
          }
          break;
 8006ad4:	e107      	b.n	8006ce6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b02      	cmp	r3, #2
 8006ae0:	d002      	beq.n	8006ae8 <USBD_StdEPReq+0x124>
 8006ae2:	2b03      	cmp	r3, #3
 8006ae4:	d016      	beq.n	8006b14 <USBD_StdEPReq+0x150>
 8006ae6:	e04b      	b.n	8006b80 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ae8:	7bbb      	ldrb	r3, [r7, #14]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00d      	beq.n	8006b0a <USBD_StdEPReq+0x146>
 8006aee:	7bbb      	ldrb	r3, [r7, #14]
 8006af0:	2b80      	cmp	r3, #128	; 0x80
 8006af2:	d00a      	beq.n	8006b0a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006af4:	7bbb      	ldrb	r3, [r7, #14]
 8006af6:	4619      	mov	r1, r3
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f001 fa93 	bl	8008024 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006afe:	2180      	movs	r1, #128	; 0x80
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f001 fa8f 	bl	8008024 <USBD_LL_StallEP>
 8006b06:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006b08:	e040      	b.n	8006b8c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006b0a:	6839      	ldr	r1, [r7, #0]
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f000 fc3e 	bl	800738e <USBD_CtlError>
              break;
 8006b12:	e03b      	b.n	8006b8c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	885b      	ldrh	r3, [r3, #2]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d136      	bne.n	8006b8a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006b1c:	7bbb      	ldrb	r3, [r7, #14]
 8006b1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d004      	beq.n	8006b30 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006b26:	7bbb      	ldrb	r3, [r7, #14]
 8006b28:	4619      	mov	r1, r3
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f001 fa99 	bl	8008062 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 fcf7 	bl	8007524 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006b36:	7bbb      	ldrb	r3, [r7, #14]
 8006b38:	4619      	mov	r1, r3
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f7ff fde2 	bl	8006704 <USBD_CoreFindEP>
 8006b40:	4603      	mov	r3, r0
 8006b42:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006b44:	7b7b      	ldrb	r3, [r7, #13]
 8006b46:	2bff      	cmp	r3, #255	; 0xff
 8006b48:	d01f      	beq.n	8006b8a <USBD_StdEPReq+0x1c6>
 8006b4a:	7b7b      	ldrb	r3, [r7, #13]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d11c      	bne.n	8006b8a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006b50:	7b7a      	ldrb	r2, [r7, #13]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006b58:	7b7a      	ldrb	r2, [r7, #13]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	32ae      	adds	r2, #174	; 0xae
 8006b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d010      	beq.n	8006b8a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006b68:	7b7a      	ldrb	r2, [r7, #13]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	32ae      	adds	r2, #174	; 0xae
 8006b6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	6839      	ldr	r1, [r7, #0]
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	4798      	blx	r3
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006b7e:	e004      	b.n	8006b8a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006b80:	6839      	ldr	r1, [r7, #0]
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 fc03 	bl	800738e <USBD_CtlError>
              break;
 8006b88:	e000      	b.n	8006b8c <USBD_StdEPReq+0x1c8>
              break;
 8006b8a:	bf00      	nop
          }
          break;
 8006b8c:	e0ab      	b.n	8006ce6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b02      	cmp	r3, #2
 8006b98:	d002      	beq.n	8006ba0 <USBD_StdEPReq+0x1dc>
 8006b9a:	2b03      	cmp	r3, #3
 8006b9c:	d032      	beq.n	8006c04 <USBD_StdEPReq+0x240>
 8006b9e:	e097      	b.n	8006cd0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ba0:	7bbb      	ldrb	r3, [r7, #14]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d007      	beq.n	8006bb6 <USBD_StdEPReq+0x1f2>
 8006ba6:	7bbb      	ldrb	r3, [r7, #14]
 8006ba8:	2b80      	cmp	r3, #128	; 0x80
 8006baa:	d004      	beq.n	8006bb6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006bac:	6839      	ldr	r1, [r7, #0]
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f000 fbed 	bl	800738e <USBD_CtlError>
                break;
 8006bb4:	e091      	b.n	8006cda <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006bb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	da0b      	bge.n	8006bd6 <USBD_StdEPReq+0x212>
 8006bbe:	7bbb      	ldrb	r3, [r7, #14]
 8006bc0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006bc4:	4613      	mov	r3, r2
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	4413      	add	r3, r2
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	3310      	adds	r3, #16
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	4413      	add	r3, r2
 8006bd2:	3304      	adds	r3, #4
 8006bd4:	e00b      	b.n	8006bee <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006bd6:	7bbb      	ldrb	r3, [r7, #14]
 8006bd8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006bdc:	4613      	mov	r3, r2
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	4413      	add	r3, r2
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	4413      	add	r3, r2
 8006bec:	3304      	adds	r3, #4
 8006bee:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	2202      	movs	r2, #2
 8006bfa:	4619      	mov	r1, r3
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 fc37 	bl	8007470 <USBD_CtlSendData>
              break;
 8006c02:	e06a      	b.n	8006cda <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006c04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	da11      	bge.n	8006c30 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006c0c:	7bbb      	ldrb	r3, [r7, #14]
 8006c0e:	f003 020f 	and.w	r2, r3, #15
 8006c12:	6879      	ldr	r1, [r7, #4]
 8006c14:	4613      	mov	r3, r2
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	4413      	add	r3, r2
 8006c1a:	009b      	lsls	r3, r3, #2
 8006c1c:	440b      	add	r3, r1
 8006c1e:	3324      	adds	r3, #36	; 0x24
 8006c20:	881b      	ldrh	r3, [r3, #0]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d117      	bne.n	8006c56 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006c26:	6839      	ldr	r1, [r7, #0]
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 fbb0 	bl	800738e <USBD_CtlError>
                  break;
 8006c2e:	e054      	b.n	8006cda <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006c30:	7bbb      	ldrb	r3, [r7, #14]
 8006c32:	f003 020f 	and.w	r2, r3, #15
 8006c36:	6879      	ldr	r1, [r7, #4]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	009b      	lsls	r3, r3, #2
 8006c3c:	4413      	add	r3, r2
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	440b      	add	r3, r1
 8006c42:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006c46:	881b      	ldrh	r3, [r3, #0]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d104      	bne.n	8006c56 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006c4c:	6839      	ldr	r1, [r7, #0]
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 fb9d 	bl	800738e <USBD_CtlError>
                  break;
 8006c54:	e041      	b.n	8006cda <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	da0b      	bge.n	8006c76 <USBD_StdEPReq+0x2b2>
 8006c5e:	7bbb      	ldrb	r3, [r7, #14]
 8006c60:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006c64:	4613      	mov	r3, r2
 8006c66:	009b      	lsls	r3, r3, #2
 8006c68:	4413      	add	r3, r2
 8006c6a:	009b      	lsls	r3, r3, #2
 8006c6c:	3310      	adds	r3, #16
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	4413      	add	r3, r2
 8006c72:	3304      	adds	r3, #4
 8006c74:	e00b      	b.n	8006c8e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006c76:	7bbb      	ldrb	r3, [r7, #14]
 8006c78:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c7c:	4613      	mov	r3, r2
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	4413      	add	r3, r2
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	4413      	add	r3, r2
 8006c8c:	3304      	adds	r3, #4
 8006c8e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006c90:	7bbb      	ldrb	r3, [r7, #14]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d002      	beq.n	8006c9c <USBD_StdEPReq+0x2d8>
 8006c96:	7bbb      	ldrb	r3, [r7, #14]
 8006c98:	2b80      	cmp	r3, #128	; 0x80
 8006c9a:	d103      	bne.n	8006ca4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	601a      	str	r2, [r3, #0]
 8006ca2:	e00e      	b.n	8006cc2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006ca4:	7bbb      	ldrb	r3, [r7, #14]
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f001 f9f9 	bl	80080a0 <USBD_LL_IsStallEP>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d003      	beq.n	8006cbc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	601a      	str	r2, [r3, #0]
 8006cba:	e002      	b.n	8006cc2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	2202      	movs	r2, #2
 8006cc6:	4619      	mov	r1, r3
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 fbd1 	bl	8007470 <USBD_CtlSendData>
              break;
 8006cce:	e004      	b.n	8006cda <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8006cd0:	6839      	ldr	r1, [r7, #0]
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 fb5b 	bl	800738e <USBD_CtlError>
              break;
 8006cd8:	bf00      	nop
          }
          break;
 8006cda:	e004      	b.n	8006ce6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8006cdc:	6839      	ldr	r1, [r7, #0]
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f000 fb55 	bl	800738e <USBD_CtlError>
          break;
 8006ce4:	bf00      	nop
      }
      break;
 8006ce6:	e005      	b.n	8006cf4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006ce8:	6839      	ldr	r1, [r7, #0]
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f000 fb4f 	bl	800738e <USBD_CtlError>
      break;
 8006cf0:	e000      	b.n	8006cf4 <USBD_StdEPReq+0x330>
      break;
 8006cf2:	bf00      	nop
  }

  return ret;
 8006cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3710      	adds	r7, #16
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}
	...

08006d00 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b084      	sub	sp, #16
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006d12:	2300      	movs	r3, #0
 8006d14:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	885b      	ldrh	r3, [r3, #2]
 8006d1a:	0a1b      	lsrs	r3, r3, #8
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	3b01      	subs	r3, #1
 8006d20:	2b06      	cmp	r3, #6
 8006d22:	f200 8128 	bhi.w	8006f76 <USBD_GetDescriptor+0x276>
 8006d26:	a201      	add	r2, pc, #4	; (adr r2, 8006d2c <USBD_GetDescriptor+0x2c>)
 8006d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d2c:	08006d49 	.word	0x08006d49
 8006d30:	08006d61 	.word	0x08006d61
 8006d34:	08006da1 	.word	0x08006da1
 8006d38:	08006f77 	.word	0x08006f77
 8006d3c:	08006f77 	.word	0x08006f77
 8006d40:	08006f17 	.word	0x08006f17
 8006d44:	08006f43 	.word	0x08006f43
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	7c12      	ldrb	r2, [r2, #16]
 8006d54:	f107 0108 	add.w	r1, r7, #8
 8006d58:	4610      	mov	r0, r2
 8006d5a:	4798      	blx	r3
 8006d5c:	60f8      	str	r0, [r7, #12]
      break;
 8006d5e:	e112      	b.n	8006f86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	7c1b      	ldrb	r3, [r3, #16]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d10d      	bne.n	8006d84 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d70:	f107 0208 	add.w	r2, r7, #8
 8006d74:	4610      	mov	r0, r2
 8006d76:	4798      	blx	r3
 8006d78:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	3301      	adds	r3, #1
 8006d7e:	2202      	movs	r2, #2
 8006d80:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006d82:	e100      	b.n	8006f86 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d8c:	f107 0208 	add.w	r2, r7, #8
 8006d90:	4610      	mov	r0, r2
 8006d92:	4798      	blx	r3
 8006d94:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	3301      	adds	r3, #1
 8006d9a:	2202      	movs	r2, #2
 8006d9c:	701a      	strb	r2, [r3, #0]
      break;
 8006d9e:	e0f2      	b.n	8006f86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	885b      	ldrh	r3, [r3, #2]
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b05      	cmp	r3, #5
 8006da8:	f200 80ac 	bhi.w	8006f04 <USBD_GetDescriptor+0x204>
 8006dac:	a201      	add	r2, pc, #4	; (adr r2, 8006db4 <USBD_GetDescriptor+0xb4>)
 8006dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006db2:	bf00      	nop
 8006db4:	08006dcd 	.word	0x08006dcd
 8006db8:	08006e01 	.word	0x08006e01
 8006dbc:	08006e35 	.word	0x08006e35
 8006dc0:	08006e69 	.word	0x08006e69
 8006dc4:	08006e9d 	.word	0x08006e9d
 8006dc8:	08006ed1 	.word	0x08006ed1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d00b      	beq.n	8006df0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	7c12      	ldrb	r2, [r2, #16]
 8006de4:	f107 0108 	add.w	r1, r7, #8
 8006de8:	4610      	mov	r0, r2
 8006dea:	4798      	blx	r3
 8006dec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006dee:	e091      	b.n	8006f14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006df0:	6839      	ldr	r1, [r7, #0]
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 facb 	bl	800738e <USBD_CtlError>
            err++;
 8006df8:	7afb      	ldrb	r3, [r7, #11]
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	72fb      	strb	r3, [r7, #11]
          break;
 8006dfe:	e089      	b.n	8006f14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d00b      	beq.n	8006e24 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e12:	689b      	ldr	r3, [r3, #8]
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	7c12      	ldrb	r2, [r2, #16]
 8006e18:	f107 0108 	add.w	r1, r7, #8
 8006e1c:	4610      	mov	r0, r2
 8006e1e:	4798      	blx	r3
 8006e20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e22:	e077      	b.n	8006f14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e24:	6839      	ldr	r1, [r7, #0]
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f000 fab1 	bl	800738e <USBD_CtlError>
            err++;
 8006e2c:	7afb      	ldrb	r3, [r7, #11]
 8006e2e:	3301      	adds	r3, #1
 8006e30:	72fb      	strb	r3, [r7, #11]
          break;
 8006e32:	e06f      	b.n	8006f14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d00b      	beq.n	8006e58 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	7c12      	ldrb	r2, [r2, #16]
 8006e4c:	f107 0108 	add.w	r1, r7, #8
 8006e50:	4610      	mov	r0, r2
 8006e52:	4798      	blx	r3
 8006e54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e56:	e05d      	b.n	8006f14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e58:	6839      	ldr	r1, [r7, #0]
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 fa97 	bl	800738e <USBD_CtlError>
            err++;
 8006e60:	7afb      	ldrb	r3, [r7, #11]
 8006e62:	3301      	adds	r3, #1
 8006e64:	72fb      	strb	r3, [r7, #11]
          break;
 8006e66:	e055      	b.n	8006f14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e6e:	691b      	ldr	r3, [r3, #16]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d00b      	beq.n	8006e8c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e7a:	691b      	ldr	r3, [r3, #16]
 8006e7c:	687a      	ldr	r2, [r7, #4]
 8006e7e:	7c12      	ldrb	r2, [r2, #16]
 8006e80:	f107 0108 	add.w	r1, r7, #8
 8006e84:	4610      	mov	r0, r2
 8006e86:	4798      	blx	r3
 8006e88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e8a:	e043      	b.n	8006f14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e8c:	6839      	ldr	r1, [r7, #0]
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f000 fa7d 	bl	800738e <USBD_CtlError>
            err++;
 8006e94:	7afb      	ldrb	r3, [r7, #11]
 8006e96:	3301      	adds	r3, #1
 8006e98:	72fb      	strb	r3, [r7, #11]
          break;
 8006e9a:	e03b      	b.n	8006f14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ea2:	695b      	ldr	r3, [r3, #20]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d00b      	beq.n	8006ec0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006eae:	695b      	ldr	r3, [r3, #20]
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	7c12      	ldrb	r2, [r2, #16]
 8006eb4:	f107 0108 	add.w	r1, r7, #8
 8006eb8:	4610      	mov	r0, r2
 8006eba:	4798      	blx	r3
 8006ebc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006ebe:	e029      	b.n	8006f14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006ec0:	6839      	ldr	r1, [r7, #0]
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 fa63 	bl	800738e <USBD_CtlError>
            err++;
 8006ec8:	7afb      	ldrb	r3, [r7, #11]
 8006eca:	3301      	adds	r3, #1
 8006ecc:	72fb      	strb	r3, [r7, #11]
          break;
 8006ece:	e021      	b.n	8006f14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ed6:	699b      	ldr	r3, [r3, #24]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00b      	beq.n	8006ef4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ee2:	699b      	ldr	r3, [r3, #24]
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	7c12      	ldrb	r2, [r2, #16]
 8006ee8:	f107 0108 	add.w	r1, r7, #8
 8006eec:	4610      	mov	r0, r2
 8006eee:	4798      	blx	r3
 8006ef0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006ef2:	e00f      	b.n	8006f14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006ef4:	6839      	ldr	r1, [r7, #0]
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 fa49 	bl	800738e <USBD_CtlError>
            err++;
 8006efc:	7afb      	ldrb	r3, [r7, #11]
 8006efe:	3301      	adds	r3, #1
 8006f00:	72fb      	strb	r3, [r7, #11]
          break;
 8006f02:	e007      	b.n	8006f14 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006f04:	6839      	ldr	r1, [r7, #0]
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 fa41 	bl	800738e <USBD_CtlError>
          err++;
 8006f0c:	7afb      	ldrb	r3, [r7, #11]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006f12:	bf00      	nop
      }
      break;
 8006f14:	e037      	b.n	8006f86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	7c1b      	ldrb	r3, [r3, #16]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d109      	bne.n	8006f32 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f26:	f107 0208 	add.w	r2, r7, #8
 8006f2a:	4610      	mov	r0, r2
 8006f2c:	4798      	blx	r3
 8006f2e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006f30:	e029      	b.n	8006f86 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006f32:	6839      	ldr	r1, [r7, #0]
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f000 fa2a 	bl	800738e <USBD_CtlError>
        err++;
 8006f3a:	7afb      	ldrb	r3, [r7, #11]
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	72fb      	strb	r3, [r7, #11]
      break;
 8006f40:	e021      	b.n	8006f86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	7c1b      	ldrb	r3, [r3, #16]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d10d      	bne.n	8006f66 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f52:	f107 0208 	add.w	r2, r7, #8
 8006f56:	4610      	mov	r0, r2
 8006f58:	4798      	blx	r3
 8006f5a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	3301      	adds	r3, #1
 8006f60:	2207      	movs	r2, #7
 8006f62:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006f64:	e00f      	b.n	8006f86 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006f66:	6839      	ldr	r1, [r7, #0]
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 fa10 	bl	800738e <USBD_CtlError>
        err++;
 8006f6e:	7afb      	ldrb	r3, [r7, #11]
 8006f70:	3301      	adds	r3, #1
 8006f72:	72fb      	strb	r3, [r7, #11]
      break;
 8006f74:	e007      	b.n	8006f86 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006f76:	6839      	ldr	r1, [r7, #0]
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 fa08 	bl	800738e <USBD_CtlError>
      err++;
 8006f7e:	7afb      	ldrb	r3, [r7, #11]
 8006f80:	3301      	adds	r3, #1
 8006f82:	72fb      	strb	r3, [r7, #11]
      break;
 8006f84:	bf00      	nop
  }

  if (err != 0U)
 8006f86:	7afb      	ldrb	r3, [r7, #11]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d11e      	bne.n	8006fca <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	88db      	ldrh	r3, [r3, #6]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d016      	beq.n	8006fc2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8006f94:	893b      	ldrh	r3, [r7, #8]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d00e      	beq.n	8006fb8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	88da      	ldrh	r2, [r3, #6]
 8006f9e:	893b      	ldrh	r3, [r7, #8]
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	bf28      	it	cs
 8006fa4:	4613      	movcs	r3, r2
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006faa:	893b      	ldrh	r3, [r7, #8]
 8006fac:	461a      	mov	r2, r3
 8006fae:	68f9      	ldr	r1, [r7, #12]
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f000 fa5d 	bl	8007470 <USBD_CtlSendData>
 8006fb6:	e009      	b.n	8006fcc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006fb8:	6839      	ldr	r1, [r7, #0]
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 f9e7 	bl	800738e <USBD_CtlError>
 8006fc0:	e004      	b.n	8006fcc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 faae 	bl	8007524 <USBD_CtlSendStatus>
 8006fc8:	e000      	b.n	8006fcc <USBD_GetDescriptor+0x2cc>
    return;
 8006fca:	bf00      	nop
  }
}
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop

08006fd4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b084      	sub	sp, #16
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	889b      	ldrh	r3, [r3, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d131      	bne.n	800704a <USBD_SetAddress+0x76>
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	88db      	ldrh	r3, [r3, #6]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d12d      	bne.n	800704a <USBD_SetAddress+0x76>
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	885b      	ldrh	r3, [r3, #2]
 8006ff2:	2b7f      	cmp	r3, #127	; 0x7f
 8006ff4:	d829      	bhi.n	800704a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	885b      	ldrh	r3, [r3, #2]
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007000:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b03      	cmp	r3, #3
 800700c:	d104      	bne.n	8007018 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800700e:	6839      	ldr	r1, [r7, #0]
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 f9bc 	bl	800738e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007016:	e01d      	b.n	8007054 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	7bfa      	ldrb	r2, [r7, #15]
 800701c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007020:	7bfb      	ldrb	r3, [r7, #15]
 8007022:	4619      	mov	r1, r3
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f001 f867 	bl	80080f8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 fa7a 	bl	8007524 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007030:	7bfb      	ldrb	r3, [r7, #15]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d004      	beq.n	8007040 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2202      	movs	r2, #2
 800703a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800703e:	e009      	b.n	8007054 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007048:	e004      	b.n	8007054 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800704a:	6839      	ldr	r1, [r7, #0]
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f99e 	bl	800738e <USBD_CtlError>
  }
}
 8007052:	bf00      	nop
 8007054:	bf00      	nop
 8007056:	3710      	adds	r7, #16
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}

0800705c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b084      	sub	sp, #16
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007066:	2300      	movs	r3, #0
 8007068:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	885b      	ldrh	r3, [r3, #2]
 800706e:	b2da      	uxtb	r2, r3
 8007070:	4b4e      	ldr	r3, [pc, #312]	; (80071ac <USBD_SetConfig+0x150>)
 8007072:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007074:	4b4d      	ldr	r3, [pc, #308]	; (80071ac <USBD_SetConfig+0x150>)
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	2b01      	cmp	r3, #1
 800707a:	d905      	bls.n	8007088 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800707c:	6839      	ldr	r1, [r7, #0]
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f985 	bl	800738e <USBD_CtlError>
    return USBD_FAIL;
 8007084:	2303      	movs	r3, #3
 8007086:	e08c      	b.n	80071a2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800708e:	b2db      	uxtb	r3, r3
 8007090:	2b02      	cmp	r3, #2
 8007092:	d002      	beq.n	800709a <USBD_SetConfig+0x3e>
 8007094:	2b03      	cmp	r3, #3
 8007096:	d029      	beq.n	80070ec <USBD_SetConfig+0x90>
 8007098:	e075      	b.n	8007186 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800709a:	4b44      	ldr	r3, [pc, #272]	; (80071ac <USBD_SetConfig+0x150>)
 800709c:	781b      	ldrb	r3, [r3, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d020      	beq.n	80070e4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80070a2:	4b42      	ldr	r3, [pc, #264]	; (80071ac <USBD_SetConfig+0x150>)
 80070a4:	781b      	ldrb	r3, [r3, #0]
 80070a6:	461a      	mov	r2, r3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80070ac:	4b3f      	ldr	r3, [pc, #252]	; (80071ac <USBD_SetConfig+0x150>)
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	4619      	mov	r1, r3
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f7fe ffe7 	bl	8006086 <USBD_SetClassConfig>
 80070b8:	4603      	mov	r3, r0
 80070ba:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80070bc:	7bfb      	ldrb	r3, [r7, #15]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d008      	beq.n	80070d4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80070c2:	6839      	ldr	r1, [r7, #0]
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	f000 f962 	bl	800738e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2202      	movs	r2, #2
 80070ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80070d2:	e065      	b.n	80071a0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 fa25 	bl	8007524 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2203      	movs	r2, #3
 80070de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80070e2:	e05d      	b.n	80071a0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 fa1d 	bl	8007524 <USBD_CtlSendStatus>
      break;
 80070ea:	e059      	b.n	80071a0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80070ec:	4b2f      	ldr	r3, [pc, #188]	; (80071ac <USBD_SetConfig+0x150>)
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d112      	bne.n	800711a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2202      	movs	r2, #2
 80070f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80070fc:	4b2b      	ldr	r3, [pc, #172]	; (80071ac <USBD_SetConfig+0x150>)
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	461a      	mov	r2, r3
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007106:	4b29      	ldr	r3, [pc, #164]	; (80071ac <USBD_SetConfig+0x150>)
 8007108:	781b      	ldrb	r3, [r3, #0]
 800710a:	4619      	mov	r1, r3
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f7fe ffd6 	bl	80060be <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 fa06 	bl	8007524 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007118:	e042      	b.n	80071a0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800711a:	4b24      	ldr	r3, [pc, #144]	; (80071ac <USBD_SetConfig+0x150>)
 800711c:	781b      	ldrb	r3, [r3, #0]
 800711e:	461a      	mov	r2, r3
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	429a      	cmp	r2, r3
 8007126:	d02a      	beq.n	800717e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	b2db      	uxtb	r3, r3
 800712e:	4619      	mov	r1, r3
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f7fe ffc4 	bl	80060be <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007136:	4b1d      	ldr	r3, [pc, #116]	; (80071ac <USBD_SetConfig+0x150>)
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	461a      	mov	r2, r3
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007140:	4b1a      	ldr	r3, [pc, #104]	; (80071ac <USBD_SetConfig+0x150>)
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	4619      	mov	r1, r3
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f7fe ff9d 	bl	8006086 <USBD_SetClassConfig>
 800714c:	4603      	mov	r3, r0
 800714e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007150:	7bfb      	ldrb	r3, [r7, #15]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d00f      	beq.n	8007176 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007156:	6839      	ldr	r1, [r7, #0]
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 f918 	bl	800738e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	b2db      	uxtb	r3, r3
 8007164:	4619      	mov	r1, r3
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f7fe ffa9 	bl	80060be <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2202      	movs	r2, #2
 8007170:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007174:	e014      	b.n	80071a0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f9d4 	bl	8007524 <USBD_CtlSendStatus>
      break;
 800717c:	e010      	b.n	80071a0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 f9d0 	bl	8007524 <USBD_CtlSendStatus>
      break;
 8007184:	e00c      	b.n	80071a0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007186:	6839      	ldr	r1, [r7, #0]
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f000 f900 	bl	800738e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800718e:	4b07      	ldr	r3, [pc, #28]	; (80071ac <USBD_SetConfig+0x150>)
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	4619      	mov	r1, r3
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f7fe ff92 	bl	80060be <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800719a:	2303      	movs	r3, #3
 800719c:	73fb      	strb	r3, [r7, #15]
      break;
 800719e:	bf00      	nop
  }

  return ret;
 80071a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3710      	adds	r7, #16
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	200001f8 	.word	0x200001f8

080071b0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b082      	sub	sp, #8
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
 80071b8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	88db      	ldrh	r3, [r3, #6]
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d004      	beq.n	80071cc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80071c2:	6839      	ldr	r1, [r7, #0]
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f000 f8e2 	bl	800738e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80071ca:	e023      	b.n	8007214 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	2b02      	cmp	r3, #2
 80071d6:	dc02      	bgt.n	80071de <USBD_GetConfig+0x2e>
 80071d8:	2b00      	cmp	r3, #0
 80071da:	dc03      	bgt.n	80071e4 <USBD_GetConfig+0x34>
 80071dc:	e015      	b.n	800720a <USBD_GetConfig+0x5a>
 80071de:	2b03      	cmp	r3, #3
 80071e0:	d00b      	beq.n	80071fa <USBD_GetConfig+0x4a>
 80071e2:	e012      	b.n	800720a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2200      	movs	r2, #0
 80071e8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	3308      	adds	r3, #8
 80071ee:	2201      	movs	r2, #1
 80071f0:	4619      	mov	r1, r3
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f000 f93c 	bl	8007470 <USBD_CtlSendData>
        break;
 80071f8:	e00c      	b.n	8007214 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	3304      	adds	r3, #4
 80071fe:	2201      	movs	r2, #1
 8007200:	4619      	mov	r1, r3
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f934 	bl	8007470 <USBD_CtlSendData>
        break;
 8007208:	e004      	b.n	8007214 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800720a:	6839      	ldr	r1, [r7, #0]
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f000 f8be 	bl	800738e <USBD_CtlError>
        break;
 8007212:	bf00      	nop
}
 8007214:	bf00      	nop
 8007216:	3708      	adds	r7, #8
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}

0800721c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800722c:	b2db      	uxtb	r3, r3
 800722e:	3b01      	subs	r3, #1
 8007230:	2b02      	cmp	r3, #2
 8007232:	d81e      	bhi.n	8007272 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	88db      	ldrh	r3, [r3, #6]
 8007238:	2b02      	cmp	r3, #2
 800723a:	d004      	beq.n	8007246 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800723c:	6839      	ldr	r1, [r7, #0]
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 f8a5 	bl	800738e <USBD_CtlError>
        break;
 8007244:	e01a      	b.n	800727c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2201      	movs	r2, #1
 800724a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007252:	2b00      	cmp	r3, #0
 8007254:	d005      	beq.n	8007262 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	f043 0202 	orr.w	r2, r3, #2
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	330c      	adds	r3, #12
 8007266:	2202      	movs	r2, #2
 8007268:	4619      	mov	r1, r3
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 f900 	bl	8007470 <USBD_CtlSendData>
      break;
 8007270:	e004      	b.n	800727c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007272:	6839      	ldr	r1, [r7, #0]
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 f88a 	bl	800738e <USBD_CtlError>
      break;
 800727a:	bf00      	nop
  }
}
 800727c:	bf00      	nop
 800727e:	3708      	adds	r7, #8
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}

08007284 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	885b      	ldrh	r3, [r3, #2]
 8007292:	2b01      	cmp	r3, #1
 8007294:	d107      	bne.n	80072a6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2201      	movs	r2, #1
 800729a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 f940 	bl	8007524 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80072a4:	e013      	b.n	80072ce <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	885b      	ldrh	r3, [r3, #2]
 80072aa:	2b02      	cmp	r3, #2
 80072ac:	d10b      	bne.n	80072c6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	889b      	ldrh	r3, [r3, #4]
 80072b2:	0a1b      	lsrs	r3, r3, #8
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	b2da      	uxtb	r2, r3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 f930 	bl	8007524 <USBD_CtlSendStatus>
}
 80072c4:	e003      	b.n	80072ce <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80072c6:	6839      	ldr	r1, [r7, #0]
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 f860 	bl	800738e <USBD_CtlError>
}
 80072ce:	bf00      	nop
 80072d0:	3708      	adds	r7, #8
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}

080072d6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072d6:	b580      	push	{r7, lr}
 80072d8:	b082      	sub	sp, #8
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
 80072de:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	3b01      	subs	r3, #1
 80072ea:	2b02      	cmp	r3, #2
 80072ec:	d80b      	bhi.n	8007306 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	885b      	ldrh	r3, [r3, #2]
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d10c      	bne.n	8007310 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 f910 	bl	8007524 <USBD_CtlSendStatus>
      }
      break;
 8007304:	e004      	b.n	8007310 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007306:	6839      	ldr	r1, [r7, #0]
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 f840 	bl	800738e <USBD_CtlError>
      break;
 800730e:	e000      	b.n	8007312 <USBD_ClrFeature+0x3c>
      break;
 8007310:	bf00      	nop
  }
}
 8007312:	bf00      	nop
 8007314:	3708      	adds	r7, #8
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}

0800731a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800731a:	b580      	push	{r7, lr}
 800731c:	b084      	sub	sp, #16
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
 8007322:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	781a      	ldrb	r2, [r3, #0]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	3301      	adds	r3, #1
 8007334:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	781a      	ldrb	r2, [r3, #0]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	3301      	adds	r3, #1
 8007342:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007344:	68f8      	ldr	r0, [r7, #12]
 8007346:	f7ff fa41 	bl	80067cc <SWAPBYTE>
 800734a:	4603      	mov	r3, r0
 800734c:	461a      	mov	r2, r3
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	3301      	adds	r3, #1
 8007356:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	3301      	adds	r3, #1
 800735c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800735e:	68f8      	ldr	r0, [r7, #12]
 8007360:	f7ff fa34 	bl	80067cc <SWAPBYTE>
 8007364:	4603      	mov	r3, r0
 8007366:	461a      	mov	r2, r3
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	3301      	adds	r3, #1
 8007370:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	3301      	adds	r3, #1
 8007376:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f7ff fa27 	bl	80067cc <SWAPBYTE>
 800737e:	4603      	mov	r3, r0
 8007380:	461a      	mov	r2, r3
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	80da      	strh	r2, [r3, #6]
}
 8007386:	bf00      	nop
 8007388:	3710      	adds	r7, #16
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}

0800738e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b082      	sub	sp, #8
 8007392:	af00      	add	r7, sp, #0
 8007394:	6078      	str	r0, [r7, #4]
 8007396:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007398:	2180      	movs	r1, #128	; 0x80
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 fe42 	bl	8008024 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80073a0:	2100      	movs	r1, #0
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 fe3e 	bl	8008024 <USBD_LL_StallEP>
}
 80073a8:	bf00      	nop
 80073aa:	3708      	adds	r7, #8
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}

080073b0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b086      	sub	sp, #24
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80073bc:	2300      	movs	r3, #0
 80073be:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d036      	beq.n	8007434 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80073ca:	6938      	ldr	r0, [r7, #16]
 80073cc:	f000 f836 	bl	800743c <USBD_GetLen>
 80073d0:	4603      	mov	r3, r0
 80073d2:	3301      	adds	r3, #1
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	005b      	lsls	r3, r3, #1
 80073d8:	b29a      	uxth	r2, r3
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80073de:	7dfb      	ldrb	r3, [r7, #23]
 80073e0:	68ba      	ldr	r2, [r7, #8]
 80073e2:	4413      	add	r3, r2
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	7812      	ldrb	r2, [r2, #0]
 80073e8:	701a      	strb	r2, [r3, #0]
  idx++;
 80073ea:	7dfb      	ldrb	r3, [r7, #23]
 80073ec:	3301      	adds	r3, #1
 80073ee:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80073f0:	7dfb      	ldrb	r3, [r7, #23]
 80073f2:	68ba      	ldr	r2, [r7, #8]
 80073f4:	4413      	add	r3, r2
 80073f6:	2203      	movs	r2, #3
 80073f8:	701a      	strb	r2, [r3, #0]
  idx++;
 80073fa:	7dfb      	ldrb	r3, [r7, #23]
 80073fc:	3301      	adds	r3, #1
 80073fe:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007400:	e013      	b.n	800742a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007402:	7dfb      	ldrb	r3, [r7, #23]
 8007404:	68ba      	ldr	r2, [r7, #8]
 8007406:	4413      	add	r3, r2
 8007408:	693a      	ldr	r2, [r7, #16]
 800740a:	7812      	ldrb	r2, [r2, #0]
 800740c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	3301      	adds	r3, #1
 8007412:	613b      	str	r3, [r7, #16]
    idx++;
 8007414:	7dfb      	ldrb	r3, [r7, #23]
 8007416:	3301      	adds	r3, #1
 8007418:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800741a:	7dfb      	ldrb	r3, [r7, #23]
 800741c:	68ba      	ldr	r2, [r7, #8]
 800741e:	4413      	add	r3, r2
 8007420:	2200      	movs	r2, #0
 8007422:	701a      	strb	r2, [r3, #0]
    idx++;
 8007424:	7dfb      	ldrb	r3, [r7, #23]
 8007426:	3301      	adds	r3, #1
 8007428:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	781b      	ldrb	r3, [r3, #0]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1e7      	bne.n	8007402 <USBD_GetString+0x52>
 8007432:	e000      	b.n	8007436 <USBD_GetString+0x86>
    return;
 8007434:	bf00      	nop
  }
}
 8007436:	3718      	adds	r7, #24
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800743c:	b480      	push	{r7}
 800743e:	b085      	sub	sp, #20
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007444:	2300      	movs	r3, #0
 8007446:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800744c:	e005      	b.n	800745a <USBD_GetLen+0x1e>
  {
    len++;
 800744e:	7bfb      	ldrb	r3, [r7, #15]
 8007450:	3301      	adds	r3, #1
 8007452:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	3301      	adds	r3, #1
 8007458:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1f5      	bne.n	800744e <USBD_GetLen+0x12>
  }

  return len;
 8007462:	7bfb      	ldrb	r3, [r7, #15]
}
 8007464:	4618      	mov	r0, r3
 8007466:	3714      	adds	r7, #20
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	60f8      	str	r0, [r7, #12]
 8007478:	60b9      	str	r1, [r7, #8]
 800747a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2202      	movs	r2, #2
 8007480:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	687a      	ldr	r2, [r7, #4]
 800748e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	68ba      	ldr	r2, [r7, #8]
 8007494:	2100      	movs	r1, #0
 8007496:	68f8      	ldr	r0, [r7, #12]
 8007498:	f000 fe4d 	bl	8008136 <USBD_LL_Transmit>

  return USBD_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}

080074a6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80074a6:	b580      	push	{r7, lr}
 80074a8:	b084      	sub	sp, #16
 80074aa:	af00      	add	r7, sp, #0
 80074ac:	60f8      	str	r0, [r7, #12]
 80074ae:	60b9      	str	r1, [r7, #8]
 80074b0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	68ba      	ldr	r2, [r7, #8]
 80074b6:	2100      	movs	r1, #0
 80074b8:	68f8      	ldr	r0, [r7, #12]
 80074ba:	f000 fe3c 	bl	8008136 <USBD_LL_Transmit>

  return USBD_OK;
 80074be:	2300      	movs	r3, #0
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3710      	adds	r7, #16
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}

080074c8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b084      	sub	sp, #16
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2203      	movs	r2, #3
 80074d8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	68ba      	ldr	r2, [r7, #8]
 80074f0:	2100      	movs	r1, #0
 80074f2:	68f8      	ldr	r0, [r7, #12]
 80074f4:	f000 fe40 	bl	8008178 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3710      	adds	r7, #16
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}

08007502 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007502:	b580      	push	{r7, lr}
 8007504:	b084      	sub	sp, #16
 8007506:	af00      	add	r7, sp, #0
 8007508:	60f8      	str	r0, [r7, #12]
 800750a:	60b9      	str	r1, [r7, #8]
 800750c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	68ba      	ldr	r2, [r7, #8]
 8007512:	2100      	movs	r1, #0
 8007514:	68f8      	ldr	r0, [r7, #12]
 8007516:	f000 fe2f 	bl	8008178 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800751a:	2300      	movs	r3, #0
}
 800751c:	4618      	mov	r0, r3
 800751e:	3710      	adds	r7, #16
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}

08007524 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b082      	sub	sp, #8
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2204      	movs	r2, #4
 8007530:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007534:	2300      	movs	r3, #0
 8007536:	2200      	movs	r2, #0
 8007538:	2100      	movs	r1, #0
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 fdfb 	bl	8008136 <USBD_LL_Transmit>

  return USBD_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	3708      	adds	r7, #8
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}

0800754a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800754a:	b580      	push	{r7, lr}
 800754c:	b082      	sub	sp, #8
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2205      	movs	r2, #5
 8007556:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800755a:	2300      	movs	r3, #0
 800755c:	2200      	movs	r2, #0
 800755e:	2100      	movs	r1, #0
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f000 fe09 	bl	8008178 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007566:	2300      	movs	r3, #0
}
 8007568:	4618      	mov	r0, r3
 800756a:	3708      	adds	r7, #8
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}

08007570 <BMX055_Init>:
uint8_t Ascale = BMX055_ACC_RANGE_4G;
uint8_t Mscale = 0;



uint8_t BMX055_Init(I2C_HandleTypeDef *I2Cx){
 8007570:	b580      	push	{r7, lr}
 8007572:	b088      	sub	sp, #32
 8007574:	af04      	add	r7, sp, #16
 8007576:	6078      	str	r0, [r7, #4]
	//pre-def. vars
	uint8_t readData;
	uint8_t writeData;

	/* Read ACC BMX055 WHOAMI */
	HAL_I2C_Mem_Read(I2Cx, BMX055_ACC_SLAVE_ADDRESS_DEFAULT<<1, BMX055_WHO_AM_I_REG, 1, &readData, 1, 500);
 8007578:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800757c:	9302      	str	r3, [sp, #8]
 800757e:	2301      	movs	r3, #1
 8007580:	9301      	str	r3, [sp, #4]
 8007582:	f107 030f 	add.w	r3, r7, #15
 8007586:	9300      	str	r3, [sp, #0]
 8007588:	2301      	movs	r3, #1
 800758a:	2200      	movs	r2, #0
 800758c:	2130      	movs	r1, #48	; 0x30
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f7f9 ff96 	bl	80014c0 <HAL_I2C_Mem_Read>

	if(readData != BMX055_ACC_DEVICE){
 8007594:	7bfb      	ldrb	r3, [r7, #15]
 8007596:	2bfa      	cmp	r3, #250	; 0xfa
 8007598:	d001      	beq.n	800759e <BMX055_Init+0x2e>
		return 0xFF;
 800759a:	23ff      	movs	r3, #255	; 0xff
 800759c:	e103      	b.n	80077a6 <BMX055_Init+0x236>
	}

	/* Wakeup Magnetometer */
	writeData = BMX055_MAG_WK_UP;
 800759e:	2301      	movs	r3, #1
 80075a0:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_MAG_SLAVE_ADDRESS_DEFAULT<<1, BMX055_MAG_POW_CTL_REG, 1, &writeData, 1, 500);
 80075a2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80075a6:	9302      	str	r3, [sp, #8]
 80075a8:	2301      	movs	r3, #1
 80075aa:	9301      	str	r3, [sp, #4]
 80075ac:	f107 030e 	add.w	r3, r7, #14
 80075b0:	9300      	str	r3, [sp, #0]
 80075b2:	2301      	movs	r3, #1
 80075b4:	224b      	movs	r2, #75	; 0x4b
 80075b6:	2120      	movs	r1, #32
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f7f9 fe87 	bl	80012cc <HAL_I2C_Mem_Write>
	/* Read MAG BMX055 WHOAMI */
	HAL_I2C_Mem_Read(I2Cx, BMX055_MAG_SLAVE_ADDRESS_DEFAULT<<1, BMX055_WHO_AM_I_MAG_REG, 1, &readData, 1, 500);
 80075be:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80075c2:	9302      	str	r3, [sp, #8]
 80075c4:	2301      	movs	r3, #1
 80075c6:	9301      	str	r3, [sp, #4]
 80075c8:	f107 030f 	add.w	r3, r7, #15
 80075cc:	9300      	str	r3, [sp, #0]
 80075ce:	2301      	movs	r3, #1
 80075d0:	2240      	movs	r2, #64	; 0x40
 80075d2:	2120      	movs	r1, #32
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f7f9 ff73 	bl	80014c0 <HAL_I2C_Mem_Read>
	if( readData != BMX055_MAG_DEVICE && readData == 0x00){
 80075da:	7bfb      	ldrb	r3, [r7, #15]
 80075dc:	2b32      	cmp	r3, #50	; 0x32
 80075de:	d004      	beq.n	80075ea <BMX055_Init+0x7a>
 80075e0:	7bfb      	ldrb	r3, [r7, #15]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d101      	bne.n	80075ea <BMX055_Init+0x7a>
		/* Sleep mode */
		return 0xFE;
 80075e6:	23fe      	movs	r3, #254	; 0xfe
 80075e8:	e0dd      	b.n	80077a6 <BMX055_Init+0x236>
	}

	/* Read GYRO BMX055 WHOAMI */
	HAL_I2C_Mem_Read(I2Cx, BMX055_GYRO_SLAVE_ADDRESS_DEFAULT<<1, BMX055_WHO_AM_I_REG, 1, &readData, 1, 500);
 80075ea:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80075ee:	9302      	str	r3, [sp, #8]
 80075f0:	2301      	movs	r3, #1
 80075f2:	9301      	str	r3, [sp, #4]
 80075f4:	f107 030f 	add.w	r3, r7, #15
 80075f8:	9300      	str	r3, [sp, #0]
 80075fa:	2301      	movs	r3, #1
 80075fc:	2200      	movs	r2, #0
 80075fe:	21d0      	movs	r1, #208	; 0xd0
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f7f9 ff5d 	bl	80014c0 <HAL_I2C_Mem_Read>
	if( readData != BMX055_GYRO_DEVICE ){
 8007606:	7bfb      	ldrb	r3, [r7, #15]
 8007608:	2b0f      	cmp	r3, #15
 800760a:	d001      	beq.n	8007610 <BMX055_Init+0xa0>
		return 0xFD;
 800760c:	23fd      	movs	r3, #253	; 0xfd
 800760e:	e0ca      	b.n	80077a6 <BMX055_Init+0x236>
	}

	/* Accelerometer Soft Reset */
	writeData = BMX055_INITIATED_SOFT_RESET;
 8007610:	23b6      	movs	r3, #182	; 0xb6
 8007612:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_ACC_SLAVE_ADDRESS_DEFAULT<<1, BMX055_RESET_REG, 1, &writeData, 1, 500);
 8007614:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007618:	9302      	str	r3, [sp, #8]
 800761a:	2301      	movs	r3, #1
 800761c:	9301      	str	r3, [sp, #4]
 800761e:	f107 030e 	add.w	r3, r7, #14
 8007622:	9300      	str	r3, [sp, #0]
 8007624:	2301      	movs	r3, #1
 8007626:	2214      	movs	r2, #20
 8007628:	2130      	movs	r1, #48	; 0x30
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f7f9 fe4e 	bl	80012cc <HAL_I2C_Mem_Write>
	HAL_Delay(2);	/* Wait 2ms */
 8007630:	2002      	movs	r0, #2
 8007632:	f7f9 fa4d 	bl	8000ad0 <HAL_Delay>

	/* Configure Acceleration range */
	writeData = Ascale;
 8007636:	4b5e      	ldr	r3, [pc, #376]	; (80077b0 <BMX055_Init+0x240>)
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_ACC_SLAVE_ADDRESS_DEFAULT<<1, BMX055_ACC_PMU_RANGE_REG, 1, &writeData, 1, 500);
 800763c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007640:	9302      	str	r3, [sp, #8]
 8007642:	2301      	movs	r3, #1
 8007644:	9301      	str	r3, [sp, #4]
 8007646:	f107 030e 	add.w	r3, r7, #14
 800764a:	9300      	str	r3, [sp, #0]
 800764c:	2301      	movs	r3, #1
 800764e:	220f      	movs	r2, #15
 8007650:	2130      	movs	r1, #48	; 0x30
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f7f9 fe3a 	bl	80012cc <HAL_I2C_Mem_Write>

	/* Select Accel BandWidth */
	writeData = BMX055_ACC_PMU_BW_250;
 8007658:	230d      	movs	r3, #13
 800765a:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_ACC_SLAVE_ADDRESS_DEFAULT<<1, BMX055_ACC_PMU_BW_REG, 1, &writeData, 1, 500);
 800765c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007660:	9302      	str	r3, [sp, #8]
 8007662:	2301      	movs	r3, #1
 8007664:	9301      	str	r3, [sp, #4]
 8007666:	f107 030e 	add.w	r3, r7, #14
 800766a:	9300      	str	r3, [sp, #0]
 800766c:	2301      	movs	r3, #1
 800766e:	2210      	movs	r2, #16
 8007670:	2130      	movs	r1, #48	; 0x30
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7f9 fe2a 	bl	80012cc <HAL_I2C_Mem_Write>


	/* LP Mode Sleep mode */
	writeData = BMX055_ACC_PMU_LPW_MODE_NOMAL|BMX055_ACC_PMU_LPW_SLEEP_DUR_2MS;
 8007678:	230e      	movs	r3, #14
 800767a:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_ACC_SLAVE_ADDRESS_DEFAULT<<1, BMX055_ACC_PMU_LPW_REG, 1, &writeData, 1, 500);
 800767c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007680:	9302      	str	r3, [sp, #8]
 8007682:	2301      	movs	r3, #1
 8007684:	9301      	str	r3, [sp, #4]
 8007686:	f107 030e 	add.w	r3, r7, #14
 800768a:	9300      	str	r3, [sp, #0]
 800768c:	2301      	movs	r3, #1
 800768e:	2211      	movs	r2, #17
 8007690:	2130      	movs	r1, #48	; 0x30
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f7f9 fe1a 	bl	80012cc <HAL_I2C_Mem_Write>

	/* Gyroscope Soft Reset  */
	writeData = BMX055_INITIATED_SOFT_RESET;
 8007698:	23b6      	movs	r3, #182	; 0xb6
 800769a:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_GYRO_SLAVE_ADDRESS_DEFAULT<<1, BMX055_RESET_REG, 1, &writeData, 1, 500);
 800769c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80076a0:	9302      	str	r3, [sp, #8]
 80076a2:	2301      	movs	r3, #1
 80076a4:	9301      	str	r3, [sp, #4]
 80076a6:	f107 030e 	add.w	r3, r7, #14
 80076aa:	9300      	str	r3, [sp, #0]
 80076ac:	2301      	movs	r3, #1
 80076ae:	2214      	movs	r2, #20
 80076b0:	21d0      	movs	r1, #208	; 0xd0
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f7f9 fe0a 	bl	80012cc <HAL_I2C_Mem_Write>
	HAL_Delay(2);	/* Wait 2ms */
 80076b8:	2002      	movs	r0, #2
 80076ba:	f7f9 fa09 	bl	8000ad0 <HAL_Delay>

	/* Select Gyro Range 262.4 LSB/°/s */
	writeData = BMX055_GYRO_RANGE_262_4;
 80076be:	2304      	movs	r3, #4
 80076c0:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_GYRO_SLAVE_ADDRESS_DEFAULT<<1, BMX055_GYRO_RANGE_REG, 1, &writeData, 1, 500);
 80076c2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80076c6:	9302      	str	r3, [sp, #8]
 80076c8:	2301      	movs	r3, #1
 80076ca:	9301      	str	r3, [sp, #4]
 80076cc:	f107 030e 	add.w	r3, r7, #14
 80076d0:	9300      	str	r3, [sp, #0]
 80076d2:	2301      	movs	r3, #1
 80076d4:	220f      	movs	r2, #15
 80076d6:	21d0      	movs	r1, #208	; 0xd0
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f7f9 fdf7 	bl	80012cc <HAL_I2C_Mem_Write>

	/* Select Gyro BandWidth */
	writeData = BMX055_GYRO_BW_230;
 80076de:	2301      	movs	r3, #1
 80076e0:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_GYRO_SLAVE_ADDRESS_DEFAULT<<1, BMX055_GYRO_BW_REG, 1, &writeData, 1, 500);
 80076e2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80076e6:	9302      	str	r3, [sp, #8]
 80076e8:	2301      	movs	r3, #1
 80076ea:	9301      	str	r3, [sp, #4]
 80076ec:	f107 030e 	add.w	r3, r7, #14
 80076f0:	9300      	str	r3, [sp, #0]
 80076f2:	2301      	movs	r3, #1
 80076f4:	2210      	movs	r2, #16
 80076f6:	21d0      	movs	r1, #208	; 0xd0
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f7f9 fde7 	bl	80012cc <HAL_I2C_Mem_Write>

	/* Select Gyro LPM (NormalMode, SleepDuration 2ms) */
	writeData = BMX055_GYRO_LPM1_MODE_NOMAL|BMX055_GYRO_LPM1_SLEEP_DUR_2MS;
 80076fe:	2300      	movs	r3, #0
 8007700:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_GYRO_SLAVE_ADDRESS_DEFAULT<<1, BMX055_GYRO_LPM1_REG, 1, &writeData, 1, 500);
 8007702:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007706:	9302      	str	r3, [sp, #8]
 8007708:	2301      	movs	r3, #1
 800770a:	9301      	str	r3, [sp, #4]
 800770c:	f107 030e 	add.w	r3, r7, #14
 8007710:	9300      	str	r3, [sp, #0]
 8007712:	2301      	movs	r3, #1
 8007714:	2211      	movs	r2, #17
 8007716:	21d0      	movs	r1, #208	; 0xd0
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f7f9 fdd7 	bl	80012cc <HAL_I2C_Mem_Write>


	/* Magnetometer Soft Reset */
	writeData = BMX055_MAG_POW_CTL_SOFT_RESET;
 800771e:	2382      	movs	r3, #130	; 0x82
 8007720:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_MAG_SLAVE_ADDRESS_DEFAULT<<1, BMX055_MAG_POW_CTL_REG, 1, &writeData, 1, 500);
 8007722:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007726:	9302      	str	r3, [sp, #8]
 8007728:	2301      	movs	r3, #1
 800772a:	9301      	str	r3, [sp, #4]
 800772c:	f107 030e 	add.w	r3, r7, #14
 8007730:	9300      	str	r3, [sp, #0]
 8007732:	2301      	movs	r3, #1
 8007734:	224b      	movs	r2, #75	; 0x4b
 8007736:	2120      	movs	r1, #32
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f7f9 fdc7 	bl	80012cc <HAL_I2C_Mem_Write>
	HAL_Delay(2);	/* Wait 2ms */
 800773e:	2002      	movs	r0, #2
 8007740:	f7f9 f9c6 	bl	8000ad0 <HAL_Delay>

	/* Magnetometer Rate */
	writeData = BMX055_MAG_DATA_RATE_30;
 8007744:	2338      	movs	r3, #56	; 0x38
 8007746:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_MAG_SLAVE_ADDRESS_DEFAULT<<1, BMX055_MAG_ADV_OP_OUTPUT_REG, 1, &writeData, 1, 500);
 8007748:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800774c:	9302      	str	r3, [sp, #8]
 800774e:	2301      	movs	r3, #1
 8007750:	9301      	str	r3, [sp, #4]
 8007752:	f107 030e 	add.w	r3, r7, #14
 8007756:	9300      	str	r3, [sp, #0]
 8007758:	2301      	movs	r3, #1
 800775a:	224c      	movs	r2, #76	; 0x4c
 800775c:	2120      	movs	r1, #32
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f7f9 fdb4 	bl	80012cc <HAL_I2C_Mem_Write>

	/* Repetitions for X-Y Axis 0x04 -> 0b0100 -> 1+2(2^2) = 9 */
	writeData = 0x04;
 8007764:	2304      	movs	r3, #4
 8007766:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_MAG_SLAVE_ADDRESS_DEFAULT<<1, BMX055_MAG_REP_XY_REG, 1, &writeData, 1, 500);
 8007768:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800776c:	9302      	str	r3, [sp, #8]
 800776e:	2301      	movs	r3, #1
 8007770:	9301      	str	r3, [sp, #4]
 8007772:	f107 030e 	add.w	r3, r7, #14
 8007776:	9300      	str	r3, [sp, #0]
 8007778:	2301      	movs	r3, #1
 800777a:	2251      	movs	r2, #81	; 0x51
 800777c:	2120      	movs	r1, #32
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f7f9 fda4 	bl	80012cc <HAL_I2C_Mem_Write>

	/* Repetitions for Z Axis 0x0F -> 0b1111 -> 1+2(2^3 + 2^2 + 2^1 + 2^0) = 15 */
	writeData = 0x0F;
 8007784:	230f      	movs	r3, #15
 8007786:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, BMX055_MAG_SLAVE_ADDRESS_DEFAULT<<1, BMX055_MAG_REP_Z_REG, 1, &writeData, 1, 500);
 8007788:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800778c:	9302      	str	r3, [sp, #8]
 800778e:	2301      	movs	r3, #1
 8007790:	9301      	str	r3, [sp, #4]
 8007792:	f107 030e 	add.w	r3, r7, #14
 8007796:	9300      	str	r3, [sp, #0]
 8007798:	2301      	movs	r3, #1
 800779a:	2252      	movs	r2, #82	; 0x52
 800779c:	2120      	movs	r1, #32
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f7f9 fd94 	bl	80012cc <HAL_I2C_Mem_Write>


	//Init Accelerometer


	return 0;
 80077a4:	2300      	movs	r3, #0
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3710      	adds	r7, #16
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}
 80077ae:	bf00      	nop
 80077b0:	200000b6 	.word	0x200000b6

080077b4 <readAccelData>:

void readAccelData(int16_t *destination, I2C_HandleTypeDef *I2Cx){
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b088      	sub	sp, #32
 80077b8:	af04      	add	r7, sp, #16
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	6039      	str	r1, [r7, #0]
	/* XYZ Data Register Stored Here */
	uint8_t rawData[6];

	HAL_I2C_Mem_Read(I2Cx, BMX055_ACC_SLAVE_ADDRESS_DEFAULT<<1, BMX055_ACC_DATA_START_REG, 1, rawData, 6, 500);
 80077be:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80077c2:	9302      	str	r3, [sp, #8]
 80077c4:	2306      	movs	r3, #6
 80077c6:	9301      	str	r3, [sp, #4]
 80077c8:	f107 0308 	add.w	r3, r7, #8
 80077cc:	9300      	str	r3, [sp, #0]
 80077ce:	2301      	movs	r3, #1
 80077d0:	2202      	movs	r2, #2
 80077d2:	2130      	movs	r1, #48	; 0x30
 80077d4:	6838      	ldr	r0, [r7, #0]
 80077d6:	f7f9 fe73 	bl	80014c0 <HAL_I2C_Mem_Read>

	if((rawData[0] & 0x01) && (rawData[2] & 0x01) && (rawData[4] & 0x01)) {  // Check that all 3 axes have new data
 80077da:	7a3b      	ldrb	r3, [r7, #8]
 80077dc:	f003 0301 	and.w	r3, r3, #1
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d02c      	beq.n	800783e <readAccelData+0x8a>
 80077e4:	7abb      	ldrb	r3, [r7, #10]
 80077e6:	f003 0301 	and.w	r3, r3, #1
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d027      	beq.n	800783e <readAccelData+0x8a>
 80077ee:	7b3b      	ldrb	r3, [r7, #12]
 80077f0:	f003 0301 	and.w	r3, r3, #1
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d022      	beq.n	800783e <readAccelData+0x8a>
	  destination[0] = (int16_t) (((int16_t)rawData[1] << 8) | rawData[0]) >> 4;  // Turn the MSB and LSB into a signed 12-bit value
 80077f8:	7a7b      	ldrb	r3, [r7, #9]
 80077fa:	021b      	lsls	r3, r3, #8
 80077fc:	b21a      	sxth	r2, r3
 80077fe:	7a3b      	ldrb	r3, [r7, #8]
 8007800:	b21b      	sxth	r3, r3
 8007802:	4313      	orrs	r3, r2
 8007804:	b21b      	sxth	r3, r3
 8007806:	111b      	asrs	r3, r3, #4
 8007808:	b21a      	sxth	r2, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	801a      	strh	r2, [r3, #0]
	  destination[1] = (int16_t) (((int16_t)rawData[3] << 8) | rawData[2]) >> 4;
 800780e:	7afb      	ldrb	r3, [r7, #11]
 8007810:	021b      	lsls	r3, r3, #8
 8007812:	b21a      	sxth	r2, r3
 8007814:	7abb      	ldrb	r3, [r7, #10]
 8007816:	b21b      	sxth	r3, r3
 8007818:	4313      	orrs	r3, r2
 800781a:	b21a      	sxth	r2, r3
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	3302      	adds	r3, #2
 8007820:	1112      	asrs	r2, r2, #4
 8007822:	b212      	sxth	r2, r2
 8007824:	801a      	strh	r2, [r3, #0]
	  destination[2] = (int16_t) (((int16_t)rawData[5] << 8) | rawData[4]) >> 4;
 8007826:	7b7b      	ldrb	r3, [r7, #13]
 8007828:	021b      	lsls	r3, r3, #8
 800782a:	b21a      	sxth	r2, r3
 800782c:	7b3b      	ldrb	r3, [r7, #12]
 800782e:	b21b      	sxth	r3, r3
 8007830:	4313      	orrs	r3, r2
 8007832:	b21a      	sxth	r2, r3
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	3304      	adds	r3, #4
 8007838:	1112      	asrs	r2, r2, #4
 800783a:	b212      	sxth	r2, r2
 800783c:	801a      	strh	r2, [r3, #0]
	  }

}
 800783e:	bf00      	nop
 8007840:	3710      	adds	r7, #16
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
	...

08007848 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800784c:	2200      	movs	r2, #0
 800784e:	4912      	ldr	r1, [pc, #72]	; (8007898 <MX_USB_DEVICE_Init+0x50>)
 8007850:	4812      	ldr	r0, [pc, #72]	; (800789c <MX_USB_DEVICE_Init+0x54>)
 8007852:	f7fe fb9b 	bl	8005f8c <USBD_Init>
 8007856:	4603      	mov	r3, r0
 8007858:	2b00      	cmp	r3, #0
 800785a:	d001      	beq.n	8007860 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800785c:	f7f8 ffaa 	bl	80007b4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007860:	490f      	ldr	r1, [pc, #60]	; (80078a0 <MX_USB_DEVICE_Init+0x58>)
 8007862:	480e      	ldr	r0, [pc, #56]	; (800789c <MX_USB_DEVICE_Init+0x54>)
 8007864:	f7fe fbc2 	bl	8005fec <USBD_RegisterClass>
 8007868:	4603      	mov	r3, r0
 800786a:	2b00      	cmp	r3, #0
 800786c:	d001      	beq.n	8007872 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800786e:	f7f8 ffa1 	bl	80007b4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007872:	490c      	ldr	r1, [pc, #48]	; (80078a4 <MX_USB_DEVICE_Init+0x5c>)
 8007874:	4809      	ldr	r0, [pc, #36]	; (800789c <MX_USB_DEVICE_Init+0x54>)
 8007876:	f7fe fab3 	bl	8005de0 <USBD_CDC_RegisterInterface>
 800787a:	4603      	mov	r3, r0
 800787c:	2b00      	cmp	r3, #0
 800787e:	d001      	beq.n	8007884 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007880:	f7f8 ff98 	bl	80007b4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007884:	4805      	ldr	r0, [pc, #20]	; (800789c <MX_USB_DEVICE_Init+0x54>)
 8007886:	f7fe fbe7 	bl	8006058 <USBD_Start>
 800788a:	4603      	mov	r3, r0
 800788c:	2b00      	cmp	r3, #0
 800788e:	d001      	beq.n	8007894 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007890:	f7f8 ff90 	bl	80007b4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007894:	bf00      	nop
 8007896:	bd80      	pop	{r7, pc}
 8007898:	200000cc 	.word	0x200000cc
 800789c:	200001fc 	.word	0x200001fc
 80078a0:	20000038 	.word	0x20000038
 80078a4:	200000b8 	.word	0x200000b8

080078a8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80078ac:	2200      	movs	r2, #0
 80078ae:	4905      	ldr	r1, [pc, #20]	; (80078c4 <CDC_Init_FS+0x1c>)
 80078b0:	4805      	ldr	r0, [pc, #20]	; (80078c8 <CDC_Init_FS+0x20>)
 80078b2:	f7fe faaf 	bl	8005e14 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80078b6:	4905      	ldr	r1, [pc, #20]	; (80078cc <CDC_Init_FS+0x24>)
 80078b8:	4803      	ldr	r0, [pc, #12]	; (80078c8 <CDC_Init_FS+0x20>)
 80078ba:	f7fe facd 	bl	8005e58 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80078be:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	bd80      	pop	{r7, pc}
 80078c4:	20000cd8 	.word	0x20000cd8
 80078c8:	200001fc 	.word	0x200001fc
 80078cc:	200004d8 	.word	0x200004d8

080078d0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80078d0:	b480      	push	{r7}
 80078d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80078d4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr

080078e0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	4603      	mov	r3, r0
 80078e8:	6039      	str	r1, [r7, #0]
 80078ea:	71fb      	strb	r3, [r7, #7]
 80078ec:	4613      	mov	r3, r2
 80078ee:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80078f0:	79fb      	ldrb	r3, [r7, #7]
 80078f2:	2b23      	cmp	r3, #35	; 0x23
 80078f4:	d84a      	bhi.n	800798c <CDC_Control_FS+0xac>
 80078f6:	a201      	add	r2, pc, #4	; (adr r2, 80078fc <CDC_Control_FS+0x1c>)
 80078f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078fc:	0800798d 	.word	0x0800798d
 8007900:	0800798d 	.word	0x0800798d
 8007904:	0800798d 	.word	0x0800798d
 8007908:	0800798d 	.word	0x0800798d
 800790c:	0800798d 	.word	0x0800798d
 8007910:	0800798d 	.word	0x0800798d
 8007914:	0800798d 	.word	0x0800798d
 8007918:	0800798d 	.word	0x0800798d
 800791c:	0800798d 	.word	0x0800798d
 8007920:	0800798d 	.word	0x0800798d
 8007924:	0800798d 	.word	0x0800798d
 8007928:	0800798d 	.word	0x0800798d
 800792c:	0800798d 	.word	0x0800798d
 8007930:	0800798d 	.word	0x0800798d
 8007934:	0800798d 	.word	0x0800798d
 8007938:	0800798d 	.word	0x0800798d
 800793c:	0800798d 	.word	0x0800798d
 8007940:	0800798d 	.word	0x0800798d
 8007944:	0800798d 	.word	0x0800798d
 8007948:	0800798d 	.word	0x0800798d
 800794c:	0800798d 	.word	0x0800798d
 8007950:	0800798d 	.word	0x0800798d
 8007954:	0800798d 	.word	0x0800798d
 8007958:	0800798d 	.word	0x0800798d
 800795c:	0800798d 	.word	0x0800798d
 8007960:	0800798d 	.word	0x0800798d
 8007964:	0800798d 	.word	0x0800798d
 8007968:	0800798d 	.word	0x0800798d
 800796c:	0800798d 	.word	0x0800798d
 8007970:	0800798d 	.word	0x0800798d
 8007974:	0800798d 	.word	0x0800798d
 8007978:	0800798d 	.word	0x0800798d
 800797c:	0800798d 	.word	0x0800798d
 8007980:	0800798d 	.word	0x0800798d
 8007984:	0800798d 	.word	0x0800798d
 8007988:	0800798d 	.word	0x0800798d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800798c:	bf00      	nop
  }

  return (USBD_OK);
 800798e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007990:	4618      	mov	r0, r3
 8007992:	370c      	adds	r7, #12
 8007994:	46bd      	mov	sp, r7
 8007996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799a:	4770      	bx	lr

0800799c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b082      	sub	sp, #8
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80079a6:	6879      	ldr	r1, [r7, #4]
 80079a8:	4805      	ldr	r0, [pc, #20]	; (80079c0 <CDC_Receive_FS+0x24>)
 80079aa:	f7fe fa55 	bl	8005e58 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80079ae:	4804      	ldr	r0, [pc, #16]	; (80079c0 <CDC_Receive_FS+0x24>)
 80079b0:	f7fe fab6 	bl	8005f20 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80079b4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	3708      	adds	r7, #8
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}
 80079be:	bf00      	nop
 80079c0:	200001fc 	.word	0x200001fc

080079c4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
 80079cc:	460b      	mov	r3, r1
 80079ce:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80079d0:	2300      	movs	r3, #0
 80079d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80079d4:	4b0d      	ldr	r3, [pc, #52]	; (8007a0c <CDC_Transmit_FS+0x48>)
 80079d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80079da:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80079e6:	2301      	movs	r3, #1
 80079e8:	e00b      	b.n	8007a02 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80079ea:	887b      	ldrh	r3, [r7, #2]
 80079ec:	461a      	mov	r2, r3
 80079ee:	6879      	ldr	r1, [r7, #4]
 80079f0:	4806      	ldr	r0, [pc, #24]	; (8007a0c <CDC_Transmit_FS+0x48>)
 80079f2:	f7fe fa0f 	bl	8005e14 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80079f6:	4805      	ldr	r0, [pc, #20]	; (8007a0c <CDC_Transmit_FS+0x48>)
 80079f8:	f7fe fa4c 	bl	8005e94 <USBD_CDC_TransmitPacket>
 80079fc:	4603      	mov	r3, r0
 80079fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3710      	adds	r7, #16
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	200001fc 	.word	0x200001fc

08007a10 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b087      	sub	sp, #28
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	60b9      	str	r1, [r7, #8]
 8007a1a:	4613      	mov	r3, r2
 8007a1c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007a22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	371c      	adds	r7, #28
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr
	...

08007a34 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	6039      	str	r1, [r7, #0]
 8007a3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	2212      	movs	r2, #18
 8007a44:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007a46:	4b03      	ldr	r3, [pc, #12]	; (8007a54 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr
 8007a54:	200000e8 	.word	0x200000e8

08007a58 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	4603      	mov	r3, r0
 8007a60:	6039      	str	r1, [r7, #0]
 8007a62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	2204      	movs	r2, #4
 8007a68:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007a6a:	4b03      	ldr	r3, [pc, #12]	; (8007a78 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	370c      	adds	r7, #12
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr
 8007a78:	200000fc 	.word	0x200000fc

08007a7c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b082      	sub	sp, #8
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	4603      	mov	r3, r0
 8007a84:	6039      	str	r1, [r7, #0]
 8007a86:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007a88:	79fb      	ldrb	r3, [r7, #7]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d105      	bne.n	8007a9a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007a8e:	683a      	ldr	r2, [r7, #0]
 8007a90:	4907      	ldr	r1, [pc, #28]	; (8007ab0 <USBD_FS_ProductStrDescriptor+0x34>)
 8007a92:	4808      	ldr	r0, [pc, #32]	; (8007ab4 <USBD_FS_ProductStrDescriptor+0x38>)
 8007a94:	f7ff fc8c 	bl	80073b0 <USBD_GetString>
 8007a98:	e004      	b.n	8007aa4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007a9a:	683a      	ldr	r2, [r7, #0]
 8007a9c:	4904      	ldr	r1, [pc, #16]	; (8007ab0 <USBD_FS_ProductStrDescriptor+0x34>)
 8007a9e:	4805      	ldr	r0, [pc, #20]	; (8007ab4 <USBD_FS_ProductStrDescriptor+0x38>)
 8007aa0:	f7ff fc86 	bl	80073b0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007aa4:	4b02      	ldr	r3, [pc, #8]	; (8007ab0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3708      	adds	r7, #8
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	200014d8 	.word	0x200014d8
 8007ab4:	08008bd0 	.word	0x08008bd0

08007ab8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b082      	sub	sp, #8
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	4603      	mov	r3, r0
 8007ac0:	6039      	str	r1, [r7, #0]
 8007ac2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007ac4:	683a      	ldr	r2, [r7, #0]
 8007ac6:	4904      	ldr	r1, [pc, #16]	; (8007ad8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007ac8:	4804      	ldr	r0, [pc, #16]	; (8007adc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007aca:	f7ff fc71 	bl	80073b0 <USBD_GetString>
  return USBD_StrDesc;
 8007ace:	4b02      	ldr	r3, [pc, #8]	; (8007ad8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3708      	adds	r7, #8
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}
 8007ad8:	200014d8 	.word	0x200014d8
 8007adc:	08008be8 	.word	0x08008be8

08007ae0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b082      	sub	sp, #8
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	6039      	str	r1, [r7, #0]
 8007aea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	221a      	movs	r2, #26
 8007af0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007af2:	f000 f843 	bl	8007b7c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007af6:	4b02      	ldr	r3, [pc, #8]	; (8007b00 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3708      	adds	r7, #8
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}
 8007b00:	20000100 	.word	0x20000100

08007b04 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	6039      	str	r1, [r7, #0]
 8007b0e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007b10:	79fb      	ldrb	r3, [r7, #7]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d105      	bne.n	8007b22 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007b16:	683a      	ldr	r2, [r7, #0]
 8007b18:	4907      	ldr	r1, [pc, #28]	; (8007b38 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007b1a:	4808      	ldr	r0, [pc, #32]	; (8007b3c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007b1c:	f7ff fc48 	bl	80073b0 <USBD_GetString>
 8007b20:	e004      	b.n	8007b2c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007b22:	683a      	ldr	r2, [r7, #0]
 8007b24:	4904      	ldr	r1, [pc, #16]	; (8007b38 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007b26:	4805      	ldr	r0, [pc, #20]	; (8007b3c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007b28:	f7ff fc42 	bl	80073b0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007b2c:	4b02      	ldr	r3, [pc, #8]	; (8007b38 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3708      	adds	r7, #8
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	200014d8 	.word	0x200014d8
 8007b3c:	08008bfc 	.word	0x08008bfc

08007b40 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b082      	sub	sp, #8
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	4603      	mov	r3, r0
 8007b48:	6039      	str	r1, [r7, #0]
 8007b4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007b4c:	79fb      	ldrb	r3, [r7, #7]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d105      	bne.n	8007b5e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007b52:	683a      	ldr	r2, [r7, #0]
 8007b54:	4907      	ldr	r1, [pc, #28]	; (8007b74 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007b56:	4808      	ldr	r0, [pc, #32]	; (8007b78 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007b58:	f7ff fc2a 	bl	80073b0 <USBD_GetString>
 8007b5c:	e004      	b.n	8007b68 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007b5e:	683a      	ldr	r2, [r7, #0]
 8007b60:	4904      	ldr	r1, [pc, #16]	; (8007b74 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007b62:	4805      	ldr	r0, [pc, #20]	; (8007b78 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007b64:	f7ff fc24 	bl	80073b0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007b68:	4b02      	ldr	r3, [pc, #8]	; (8007b74 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3708      	adds	r7, #8
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	bf00      	nop
 8007b74:	200014d8 	.word	0x200014d8
 8007b78:	08008c08 	.word	0x08008c08

08007b7c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b084      	sub	sp, #16
 8007b80:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007b82:	4b0f      	ldr	r3, [pc, #60]	; (8007bc0 <Get_SerialNum+0x44>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007b88:	4b0e      	ldr	r3, [pc, #56]	; (8007bc4 <Get_SerialNum+0x48>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007b8e:	4b0e      	ldr	r3, [pc, #56]	; (8007bc8 <Get_SerialNum+0x4c>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007b94:	68fa      	ldr	r2, [r7, #12]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4413      	add	r3, r2
 8007b9a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d009      	beq.n	8007bb6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007ba2:	2208      	movs	r2, #8
 8007ba4:	4909      	ldr	r1, [pc, #36]	; (8007bcc <Get_SerialNum+0x50>)
 8007ba6:	68f8      	ldr	r0, [r7, #12]
 8007ba8:	f000 f814 	bl	8007bd4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007bac:	2204      	movs	r2, #4
 8007bae:	4908      	ldr	r1, [pc, #32]	; (8007bd0 <Get_SerialNum+0x54>)
 8007bb0:	68b8      	ldr	r0, [r7, #8]
 8007bb2:	f000 f80f 	bl	8007bd4 <IntToUnicode>
  }
}
 8007bb6:	bf00      	nop
 8007bb8:	3710      	adds	r7, #16
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	1fff7a10 	.word	0x1fff7a10
 8007bc4:	1fff7a14 	.word	0x1fff7a14
 8007bc8:	1fff7a18 	.word	0x1fff7a18
 8007bcc:	20000102 	.word	0x20000102
 8007bd0:	20000112 	.word	0x20000112

08007bd4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b087      	sub	sp, #28
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	60f8      	str	r0, [r7, #12]
 8007bdc:	60b9      	str	r1, [r7, #8]
 8007bde:	4613      	mov	r3, r2
 8007be0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007be2:	2300      	movs	r3, #0
 8007be4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007be6:	2300      	movs	r3, #0
 8007be8:	75fb      	strb	r3, [r7, #23]
 8007bea:	e027      	b.n	8007c3c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	0f1b      	lsrs	r3, r3, #28
 8007bf0:	2b09      	cmp	r3, #9
 8007bf2:	d80b      	bhi.n	8007c0c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	0f1b      	lsrs	r3, r3, #28
 8007bf8:	b2da      	uxtb	r2, r3
 8007bfa:	7dfb      	ldrb	r3, [r7, #23]
 8007bfc:	005b      	lsls	r3, r3, #1
 8007bfe:	4619      	mov	r1, r3
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	440b      	add	r3, r1
 8007c04:	3230      	adds	r2, #48	; 0x30
 8007c06:	b2d2      	uxtb	r2, r2
 8007c08:	701a      	strb	r2, [r3, #0]
 8007c0a:	e00a      	b.n	8007c22 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	0f1b      	lsrs	r3, r3, #28
 8007c10:	b2da      	uxtb	r2, r3
 8007c12:	7dfb      	ldrb	r3, [r7, #23]
 8007c14:	005b      	lsls	r3, r3, #1
 8007c16:	4619      	mov	r1, r3
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	440b      	add	r3, r1
 8007c1c:	3237      	adds	r2, #55	; 0x37
 8007c1e:	b2d2      	uxtb	r2, r2
 8007c20:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	011b      	lsls	r3, r3, #4
 8007c26:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007c28:	7dfb      	ldrb	r3, [r7, #23]
 8007c2a:	005b      	lsls	r3, r3, #1
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	68ba      	ldr	r2, [r7, #8]
 8007c30:	4413      	add	r3, r2
 8007c32:	2200      	movs	r2, #0
 8007c34:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007c36:	7dfb      	ldrb	r3, [r7, #23]
 8007c38:	3301      	adds	r3, #1
 8007c3a:	75fb      	strb	r3, [r7, #23]
 8007c3c:	7dfa      	ldrb	r2, [r7, #23]
 8007c3e:	79fb      	ldrb	r3, [r7, #7]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d3d3      	bcc.n	8007bec <IntToUnicode+0x18>
  }
}
 8007c44:	bf00      	nop
 8007c46:	bf00      	nop
 8007c48:	371c      	adds	r7, #28
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr
	...

08007c54 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b08a      	sub	sp, #40	; 0x28
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c5c:	f107 0314 	add.w	r3, r7, #20
 8007c60:	2200      	movs	r2, #0
 8007c62:	601a      	str	r2, [r3, #0]
 8007c64:	605a      	str	r2, [r3, #4]
 8007c66:	609a      	str	r2, [r3, #8]
 8007c68:	60da      	str	r2, [r3, #12]
 8007c6a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007c74:	d13a      	bne.n	8007cec <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c76:	2300      	movs	r3, #0
 8007c78:	613b      	str	r3, [r7, #16]
 8007c7a:	4b1e      	ldr	r3, [pc, #120]	; (8007cf4 <HAL_PCD_MspInit+0xa0>)
 8007c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c7e:	4a1d      	ldr	r2, [pc, #116]	; (8007cf4 <HAL_PCD_MspInit+0xa0>)
 8007c80:	f043 0301 	orr.w	r3, r3, #1
 8007c84:	6313      	str	r3, [r2, #48]	; 0x30
 8007c86:	4b1b      	ldr	r3, [pc, #108]	; (8007cf4 <HAL_PCD_MspInit+0xa0>)
 8007c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c8a:	f003 0301 	and.w	r3, r3, #1
 8007c8e:	613b      	str	r3, [r7, #16]
 8007c90:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007c92:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007c96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c98:	2302      	movs	r3, #2
 8007c9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007ca0:	2303      	movs	r3, #3
 8007ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007ca4:	230a      	movs	r3, #10
 8007ca6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ca8:	f107 0314 	add.w	r3, r7, #20
 8007cac:	4619      	mov	r1, r3
 8007cae:	4812      	ldr	r0, [pc, #72]	; (8007cf8 <HAL_PCD_MspInit+0xa4>)
 8007cb0:	f7f9 f844 	bl	8000d3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007cb4:	4b0f      	ldr	r3, [pc, #60]	; (8007cf4 <HAL_PCD_MspInit+0xa0>)
 8007cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cb8:	4a0e      	ldr	r2, [pc, #56]	; (8007cf4 <HAL_PCD_MspInit+0xa0>)
 8007cba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cbe:	6353      	str	r3, [r2, #52]	; 0x34
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	60fb      	str	r3, [r7, #12]
 8007cc4:	4b0b      	ldr	r3, [pc, #44]	; (8007cf4 <HAL_PCD_MspInit+0xa0>)
 8007cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cc8:	4a0a      	ldr	r2, [pc, #40]	; (8007cf4 <HAL_PCD_MspInit+0xa0>)
 8007cca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007cce:	6453      	str	r3, [r2, #68]	; 0x44
 8007cd0:	4b08      	ldr	r3, [pc, #32]	; (8007cf4 <HAL_PCD_MspInit+0xa0>)
 8007cd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007cd8:	60fb      	str	r3, [r7, #12]
 8007cda:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007cdc:	2200      	movs	r2, #0
 8007cde:	2100      	movs	r1, #0
 8007ce0:	2043      	movs	r0, #67	; 0x43
 8007ce2:	f7f8 fff4 	bl	8000cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007ce6:	2043      	movs	r0, #67	; 0x43
 8007ce8:	f7f9 f80d 	bl	8000d06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007cec:	bf00      	nop
 8007cee:	3728      	adds	r7, #40	; 0x28
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}
 8007cf4:	40023800 	.word	0x40023800
 8007cf8:	40020000 	.word	0x40020000

08007cfc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b082      	sub	sp, #8
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007d10:	4619      	mov	r1, r3
 8007d12:	4610      	mov	r0, r2
 8007d14:	f7fe f9ed 	bl	80060f2 <USBD_LL_SetupStage>
}
 8007d18:	bf00      	nop
 8007d1a:	3708      	adds	r7, #8
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b082      	sub	sp, #8
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	460b      	mov	r3, r1
 8007d2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8007d32:	78fa      	ldrb	r2, [r7, #3]
 8007d34:	6879      	ldr	r1, [r7, #4]
 8007d36:	4613      	mov	r3, r2
 8007d38:	00db      	lsls	r3, r3, #3
 8007d3a:	4413      	add	r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	440b      	add	r3, r1
 8007d40:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	78fb      	ldrb	r3, [r7, #3]
 8007d48:	4619      	mov	r1, r3
 8007d4a:	f7fe fa27 	bl	800619c <USBD_LL_DataOutStage>
}
 8007d4e:	bf00      	nop
 8007d50:	3708      	adds	r7, #8
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d56:	b580      	push	{r7, lr}
 8007d58:	b082      	sub	sp, #8
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
 8007d5e:	460b      	mov	r3, r1
 8007d60:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8007d68:	78fa      	ldrb	r2, [r7, #3]
 8007d6a:	6879      	ldr	r1, [r7, #4]
 8007d6c:	4613      	mov	r3, r2
 8007d6e:	00db      	lsls	r3, r3, #3
 8007d70:	4413      	add	r3, r2
 8007d72:	009b      	lsls	r3, r3, #2
 8007d74:	440b      	add	r3, r1
 8007d76:	334c      	adds	r3, #76	; 0x4c
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	78fb      	ldrb	r3, [r7, #3]
 8007d7c:	4619      	mov	r1, r3
 8007d7e:	f7fe fac0 	bl	8006302 <USBD_LL_DataInStage>
}
 8007d82:	bf00      	nop
 8007d84:	3708      	adds	r7, #8
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}

08007d8a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d8a:	b580      	push	{r7, lr}
 8007d8c:	b082      	sub	sp, #8
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f7fe fbf4 	bl	8006586 <USBD_LL_SOF>
}
 8007d9e:	bf00      	nop
 8007da0:	3708      	adds	r7, #8
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}

08007da6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007da6:	b580      	push	{r7, lr}
 8007da8:	b084      	sub	sp, #16
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007dae:	2301      	movs	r3, #1
 8007db0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	d001      	beq.n	8007dbe <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007dba:	f7f8 fcfb 	bl	80007b4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007dc4:	7bfa      	ldrb	r2, [r7, #15]
 8007dc6:	4611      	mov	r1, r2
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f7fe fb9e 	bl	800650a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f7fe fb46 	bl	8006466 <USBD_LL_Reset>
}
 8007dda:	bf00      	nop
 8007ddc:	3710      	adds	r7, #16
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
	...

08007de4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b082      	sub	sp, #8
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7fe fb99 	bl	800652a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	687a      	ldr	r2, [r7, #4]
 8007e04:	6812      	ldr	r2, [r2, #0]
 8007e06:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007e0a:	f043 0301 	orr.w	r3, r3, #1
 8007e0e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6a1b      	ldr	r3, [r3, #32]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d005      	beq.n	8007e24 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007e18:	4b04      	ldr	r3, [pc, #16]	; (8007e2c <HAL_PCD_SuspendCallback+0x48>)
 8007e1a:	691b      	ldr	r3, [r3, #16]
 8007e1c:	4a03      	ldr	r2, [pc, #12]	; (8007e2c <HAL_PCD_SuspendCallback+0x48>)
 8007e1e:	f043 0306 	orr.w	r3, r3, #6
 8007e22:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007e24:	bf00      	nop
 8007e26:	3708      	adds	r7, #8
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}
 8007e2c:	e000ed00 	.word	0xe000ed00

08007e30 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b082      	sub	sp, #8
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7fe fb89 	bl	8006556 <USBD_LL_Resume>
}
 8007e44:	bf00      	nop
 8007e46:	3708      	adds	r7, #8
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b082      	sub	sp, #8
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	460b      	mov	r3, r1
 8007e56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007e5e:	78fa      	ldrb	r2, [r7, #3]
 8007e60:	4611      	mov	r1, r2
 8007e62:	4618      	mov	r0, r3
 8007e64:	f7fe fbe1 	bl	800662a <USBD_LL_IsoOUTIncomplete>
}
 8007e68:	bf00      	nop
 8007e6a:	3708      	adds	r7, #8
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	460b      	mov	r3, r1
 8007e7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007e82:	78fa      	ldrb	r2, [r7, #3]
 8007e84:	4611      	mov	r1, r2
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7fe fb9d 	bl	80065c6 <USBD_LL_IsoINIncomplete>
}
 8007e8c:	bf00      	nop
 8007e8e:	3708      	adds	r7, #8
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b082      	sub	sp, #8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f7fe fbf3 	bl	800668e <USBD_LL_DevConnected>
}
 8007ea8:	bf00      	nop
 8007eaa:	3708      	adds	r7, #8
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b082      	sub	sp, #8
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7fe fbf0 	bl	80066a4 <USBD_LL_DevDisconnected>
}
 8007ec4:	bf00      	nop
 8007ec6:	3708      	adds	r7, #8
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}

08007ecc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b082      	sub	sp, #8
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d13c      	bne.n	8007f56 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007edc:	4a20      	ldr	r2, [pc, #128]	; (8007f60 <USBD_LL_Init+0x94>)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	4a1e      	ldr	r2, [pc, #120]	; (8007f60 <USBD_LL_Init+0x94>)
 8007ee8:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007eec:	4b1c      	ldr	r3, [pc, #112]	; (8007f60 <USBD_LL_Init+0x94>)
 8007eee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007ef2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007ef4:	4b1a      	ldr	r3, [pc, #104]	; (8007f60 <USBD_LL_Init+0x94>)
 8007ef6:	2204      	movs	r2, #4
 8007ef8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007efa:	4b19      	ldr	r3, [pc, #100]	; (8007f60 <USBD_LL_Init+0x94>)
 8007efc:	2202      	movs	r2, #2
 8007efe:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007f00:	4b17      	ldr	r3, [pc, #92]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f02:	2200      	movs	r2, #0
 8007f04:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007f06:	4b16      	ldr	r3, [pc, #88]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f08:	2202      	movs	r2, #2
 8007f0a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007f0c:	4b14      	ldr	r3, [pc, #80]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f0e:	2200      	movs	r2, #0
 8007f10:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007f12:	4b13      	ldr	r3, [pc, #76]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f14:	2200      	movs	r2, #0
 8007f16:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007f18:	4b11      	ldr	r3, [pc, #68]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007f1e:	4b10      	ldr	r3, [pc, #64]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f20:	2200      	movs	r2, #0
 8007f22:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007f24:	4b0e      	ldr	r3, [pc, #56]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f26:	2200      	movs	r2, #0
 8007f28:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007f2a:	480d      	ldr	r0, [pc, #52]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f2c:	f7fa f849 	bl	8001fc2 <HAL_PCD_Init>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d001      	beq.n	8007f3a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007f36:	f7f8 fc3d 	bl	80007b4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007f3a:	2180      	movs	r1, #128	; 0x80
 8007f3c:	4808      	ldr	r0, [pc, #32]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f3e:	f7fb faa0 	bl	8003482 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007f42:	2240      	movs	r2, #64	; 0x40
 8007f44:	2100      	movs	r1, #0
 8007f46:	4806      	ldr	r0, [pc, #24]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f48:	f7fb fa54 	bl	80033f4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007f4c:	2280      	movs	r2, #128	; 0x80
 8007f4e:	2101      	movs	r1, #1
 8007f50:	4803      	ldr	r0, [pc, #12]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f52:	f7fb fa4f 	bl	80033f4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007f56:	2300      	movs	r3, #0
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3708      	adds	r7, #8
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}
 8007f60:	200016d8 	.word	0x200016d8

08007f64 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b084      	sub	sp, #16
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f70:	2300      	movs	r3, #0
 8007f72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7fa f93e 	bl	80021fc <HAL_PCD_Start>
 8007f80:	4603      	mov	r3, r0
 8007f82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f84:	7bfb      	ldrb	r3, [r7, #15]
 8007f86:	4618      	mov	r0, r3
 8007f88:	f000 f942 	bl	8008210 <USBD_Get_USB_Status>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007f90:	7bbb      	ldrb	r3, [r7, #14]
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3710      	adds	r7, #16
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}

08007f9a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007f9a:	b580      	push	{r7, lr}
 8007f9c:	b084      	sub	sp, #16
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
 8007fa2:	4608      	mov	r0, r1
 8007fa4:	4611      	mov	r1, r2
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	4603      	mov	r3, r0
 8007faa:	70fb      	strb	r3, [r7, #3]
 8007fac:	460b      	mov	r3, r1
 8007fae:	70bb      	strb	r3, [r7, #2]
 8007fb0:	4613      	mov	r3, r2
 8007fb2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8007fc2:	78bb      	ldrb	r3, [r7, #2]
 8007fc4:	883a      	ldrh	r2, [r7, #0]
 8007fc6:	78f9      	ldrb	r1, [r7, #3]
 8007fc8:	f7fa fe0f 	bl	8002bea <HAL_PCD_EP_Open>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007fd0:	7bfb      	ldrb	r3, [r7, #15]
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	f000 f91c 	bl	8008210 <USBD_Get_USB_Status>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007fdc:	7bbb      	ldrb	r3, [r7, #14]
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3710      	adds	r7, #16
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}

08007fe6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007fe6:	b580      	push	{r7, lr}
 8007fe8:	b084      	sub	sp, #16
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
 8007fee:	460b      	mov	r3, r1
 8007ff0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008000:	78fa      	ldrb	r2, [r7, #3]
 8008002:	4611      	mov	r1, r2
 8008004:	4618      	mov	r0, r3
 8008006:	f7fa fe58 	bl	8002cba <HAL_PCD_EP_Close>
 800800a:	4603      	mov	r3, r0
 800800c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800800e:	7bfb      	ldrb	r3, [r7, #15]
 8008010:	4618      	mov	r0, r3
 8008012:	f000 f8fd 	bl	8008210 <USBD_Get_USB_Status>
 8008016:	4603      	mov	r3, r0
 8008018:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800801a:	7bbb      	ldrb	r3, [r7, #14]
}
 800801c:	4618      	mov	r0, r3
 800801e:	3710      	adds	r7, #16
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b084      	sub	sp, #16
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	460b      	mov	r3, r1
 800802e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008030:	2300      	movs	r3, #0
 8008032:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008034:	2300      	movs	r3, #0
 8008036:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800803e:	78fa      	ldrb	r2, [r7, #3]
 8008040:	4611      	mov	r1, r2
 8008042:	4618      	mov	r0, r3
 8008044:	f7fa ff30 	bl	8002ea8 <HAL_PCD_EP_SetStall>
 8008048:	4603      	mov	r3, r0
 800804a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800804c:	7bfb      	ldrb	r3, [r7, #15]
 800804e:	4618      	mov	r0, r3
 8008050:	f000 f8de 	bl	8008210 <USBD_Get_USB_Status>
 8008054:	4603      	mov	r3, r0
 8008056:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008058:	7bbb      	ldrb	r3, [r7, #14]
}
 800805a:	4618      	mov	r0, r3
 800805c:	3710      	adds	r7, #16
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}

08008062 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008062:	b580      	push	{r7, lr}
 8008064:	b084      	sub	sp, #16
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
 800806a:	460b      	mov	r3, r1
 800806c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800806e:	2300      	movs	r3, #0
 8008070:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008072:	2300      	movs	r3, #0
 8008074:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800807c:	78fa      	ldrb	r2, [r7, #3]
 800807e:	4611      	mov	r1, r2
 8008080:	4618      	mov	r0, r3
 8008082:	f7fa ff75 	bl	8002f70 <HAL_PCD_EP_ClrStall>
 8008086:	4603      	mov	r3, r0
 8008088:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800808a:	7bfb      	ldrb	r3, [r7, #15]
 800808c:	4618      	mov	r0, r3
 800808e:	f000 f8bf 	bl	8008210 <USBD_Get_USB_Status>
 8008092:	4603      	mov	r3, r0
 8008094:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008096:	7bbb      	ldrb	r3, [r7, #14]
}
 8008098:	4618      	mov	r0, r3
 800809a:	3710      	adds	r7, #16
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	460b      	mov	r3, r1
 80080aa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80080b2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80080b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	da0b      	bge.n	80080d4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80080bc:	78fb      	ldrb	r3, [r7, #3]
 80080be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80080c2:	68f9      	ldr	r1, [r7, #12]
 80080c4:	4613      	mov	r3, r2
 80080c6:	00db      	lsls	r3, r3, #3
 80080c8:	4413      	add	r3, r2
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	440b      	add	r3, r1
 80080ce:	333e      	adds	r3, #62	; 0x3e
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	e00b      	b.n	80080ec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80080d4:	78fb      	ldrb	r3, [r7, #3]
 80080d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80080da:	68f9      	ldr	r1, [r7, #12]
 80080dc:	4613      	mov	r3, r2
 80080de:	00db      	lsls	r3, r3, #3
 80080e0:	4413      	add	r3, r2
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	440b      	add	r3, r1
 80080e6:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80080ea:	781b      	ldrb	r3, [r3, #0]
  }
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3714      	adds	r7, #20
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b084      	sub	sp, #16
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	460b      	mov	r3, r1
 8008102:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008104:	2300      	movs	r3, #0
 8008106:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008108:	2300      	movs	r3, #0
 800810a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008112:	78fa      	ldrb	r2, [r7, #3]
 8008114:	4611      	mov	r1, r2
 8008116:	4618      	mov	r0, r3
 8008118:	f7fa fd42 	bl	8002ba0 <HAL_PCD_SetAddress>
 800811c:	4603      	mov	r3, r0
 800811e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008120:	7bfb      	ldrb	r3, [r7, #15]
 8008122:	4618      	mov	r0, r3
 8008124:	f000 f874 	bl	8008210 <USBD_Get_USB_Status>
 8008128:	4603      	mov	r3, r0
 800812a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800812c:	7bbb      	ldrb	r3, [r7, #14]
}
 800812e:	4618      	mov	r0, r3
 8008130:	3710      	adds	r7, #16
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b086      	sub	sp, #24
 800813a:	af00      	add	r7, sp, #0
 800813c:	60f8      	str	r0, [r7, #12]
 800813e:	607a      	str	r2, [r7, #4]
 8008140:	603b      	str	r3, [r7, #0]
 8008142:	460b      	mov	r3, r1
 8008144:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008146:	2300      	movs	r3, #0
 8008148:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800814a:	2300      	movs	r3, #0
 800814c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008154:	7af9      	ldrb	r1, [r7, #11]
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	f7fa fe5b 	bl	8002e14 <HAL_PCD_EP_Transmit>
 800815e:	4603      	mov	r3, r0
 8008160:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008162:	7dfb      	ldrb	r3, [r7, #23]
 8008164:	4618      	mov	r0, r3
 8008166:	f000 f853 	bl	8008210 <USBD_Get_USB_Status>
 800816a:	4603      	mov	r3, r0
 800816c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800816e:	7dbb      	ldrb	r3, [r7, #22]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3718      	adds	r7, #24
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b086      	sub	sp, #24
 800817c:	af00      	add	r7, sp, #0
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	607a      	str	r2, [r7, #4]
 8008182:	603b      	str	r3, [r7, #0]
 8008184:	460b      	mov	r3, r1
 8008186:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008188:	2300      	movs	r3, #0
 800818a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800818c:	2300      	movs	r3, #0
 800818e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008196:	7af9      	ldrb	r1, [r7, #11]
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	687a      	ldr	r2, [r7, #4]
 800819c:	f7fa fdd7 	bl	8002d4e <HAL_PCD_EP_Receive>
 80081a0:	4603      	mov	r3, r0
 80081a2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80081a4:	7dfb      	ldrb	r3, [r7, #23]
 80081a6:	4618      	mov	r0, r3
 80081a8:	f000 f832 	bl	8008210 <USBD_Get_USB_Status>
 80081ac:	4603      	mov	r3, r0
 80081ae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80081b0:	7dbb      	ldrb	r3, [r7, #22]
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3718      	adds	r7, #24
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b082      	sub	sp, #8
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
 80081c2:	460b      	mov	r3, r1
 80081c4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80081cc:	78fa      	ldrb	r2, [r7, #3]
 80081ce:	4611      	mov	r1, r2
 80081d0:	4618      	mov	r0, r3
 80081d2:	f7fa fe07 	bl	8002de4 <HAL_PCD_EP_GetRxCount>
 80081d6:	4603      	mov	r3, r0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3708      	adds	r7, #8
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b083      	sub	sp, #12
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80081e8:	4b03      	ldr	r3, [pc, #12]	; (80081f8 <USBD_static_malloc+0x18>)
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	370c      	adds	r7, #12
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	20001be4 	.word	0x20001be4

080081fc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b083      	sub	sp, #12
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]

}
 8008204:	bf00      	nop
 8008206:	370c      	adds	r7, #12
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr

08008210 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
 8008216:	4603      	mov	r3, r0
 8008218:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800821a:	2300      	movs	r3, #0
 800821c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800821e:	79fb      	ldrb	r3, [r7, #7]
 8008220:	2b03      	cmp	r3, #3
 8008222:	d817      	bhi.n	8008254 <USBD_Get_USB_Status+0x44>
 8008224:	a201      	add	r2, pc, #4	; (adr r2, 800822c <USBD_Get_USB_Status+0x1c>)
 8008226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800822a:	bf00      	nop
 800822c:	0800823d 	.word	0x0800823d
 8008230:	08008243 	.word	0x08008243
 8008234:	08008249 	.word	0x08008249
 8008238:	0800824f 	.word	0x0800824f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800823c:	2300      	movs	r3, #0
 800823e:	73fb      	strb	r3, [r7, #15]
    break;
 8008240:	e00b      	b.n	800825a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008242:	2303      	movs	r3, #3
 8008244:	73fb      	strb	r3, [r7, #15]
    break;
 8008246:	e008      	b.n	800825a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008248:	2301      	movs	r3, #1
 800824a:	73fb      	strb	r3, [r7, #15]
    break;
 800824c:	e005      	b.n	800825a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800824e:	2303      	movs	r3, #3
 8008250:	73fb      	strb	r3, [r7, #15]
    break;
 8008252:	e002      	b.n	800825a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008254:	2303      	movs	r3, #3
 8008256:	73fb      	strb	r3, [r7, #15]
    break;
 8008258:	bf00      	nop
  }
  return usb_status;
 800825a:	7bfb      	ldrb	r3, [r7, #15]
}
 800825c:	4618      	mov	r0, r3
 800825e:	3714      	adds	r7, #20
 8008260:	46bd      	mov	sp, r7
 8008262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008266:	4770      	bx	lr

08008268 <__errno>:
 8008268:	4b01      	ldr	r3, [pc, #4]	; (8008270 <__errno+0x8>)
 800826a:	6818      	ldr	r0, [r3, #0]
 800826c:	4770      	bx	lr
 800826e:	bf00      	nop
 8008270:	2000011c 	.word	0x2000011c

08008274 <__libc_init_array>:
 8008274:	b570      	push	{r4, r5, r6, lr}
 8008276:	4d0d      	ldr	r5, [pc, #52]	; (80082ac <__libc_init_array+0x38>)
 8008278:	4c0d      	ldr	r4, [pc, #52]	; (80082b0 <__libc_init_array+0x3c>)
 800827a:	1b64      	subs	r4, r4, r5
 800827c:	10a4      	asrs	r4, r4, #2
 800827e:	2600      	movs	r6, #0
 8008280:	42a6      	cmp	r6, r4
 8008282:	d109      	bne.n	8008298 <__libc_init_array+0x24>
 8008284:	4d0b      	ldr	r5, [pc, #44]	; (80082b4 <__libc_init_array+0x40>)
 8008286:	4c0c      	ldr	r4, [pc, #48]	; (80082b8 <__libc_init_array+0x44>)
 8008288:	f000 fc8e 	bl	8008ba8 <_init>
 800828c:	1b64      	subs	r4, r4, r5
 800828e:	10a4      	asrs	r4, r4, #2
 8008290:	2600      	movs	r6, #0
 8008292:	42a6      	cmp	r6, r4
 8008294:	d105      	bne.n	80082a2 <__libc_init_array+0x2e>
 8008296:	bd70      	pop	{r4, r5, r6, pc}
 8008298:	f855 3b04 	ldr.w	r3, [r5], #4
 800829c:	4798      	blx	r3
 800829e:	3601      	adds	r6, #1
 80082a0:	e7ee      	b.n	8008280 <__libc_init_array+0xc>
 80082a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80082a6:	4798      	blx	r3
 80082a8:	3601      	adds	r6, #1
 80082aa:	e7f2      	b.n	8008292 <__libc_init_array+0x1e>
 80082ac:	08008c6c 	.word	0x08008c6c
 80082b0:	08008c6c 	.word	0x08008c6c
 80082b4:	08008c6c 	.word	0x08008c6c
 80082b8:	08008c70 	.word	0x08008c70

080082bc <memset>:
 80082bc:	4402      	add	r2, r0
 80082be:	4603      	mov	r3, r0
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d100      	bne.n	80082c6 <memset+0xa>
 80082c4:	4770      	bx	lr
 80082c6:	f803 1b01 	strb.w	r1, [r3], #1
 80082ca:	e7f9      	b.n	80082c0 <memset+0x4>

080082cc <siprintf>:
 80082cc:	b40e      	push	{r1, r2, r3}
 80082ce:	b500      	push	{lr}
 80082d0:	b09c      	sub	sp, #112	; 0x70
 80082d2:	ab1d      	add	r3, sp, #116	; 0x74
 80082d4:	9002      	str	r0, [sp, #8]
 80082d6:	9006      	str	r0, [sp, #24]
 80082d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80082dc:	4809      	ldr	r0, [pc, #36]	; (8008304 <siprintf+0x38>)
 80082de:	9107      	str	r1, [sp, #28]
 80082e0:	9104      	str	r1, [sp, #16]
 80082e2:	4909      	ldr	r1, [pc, #36]	; (8008308 <siprintf+0x3c>)
 80082e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80082e8:	9105      	str	r1, [sp, #20]
 80082ea:	6800      	ldr	r0, [r0, #0]
 80082ec:	9301      	str	r3, [sp, #4]
 80082ee:	a902      	add	r1, sp, #8
 80082f0:	f000 f868 	bl	80083c4 <_svfiprintf_r>
 80082f4:	9b02      	ldr	r3, [sp, #8]
 80082f6:	2200      	movs	r2, #0
 80082f8:	701a      	strb	r2, [r3, #0]
 80082fa:	b01c      	add	sp, #112	; 0x70
 80082fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008300:	b003      	add	sp, #12
 8008302:	4770      	bx	lr
 8008304:	2000011c 	.word	0x2000011c
 8008308:	ffff0208 	.word	0xffff0208

0800830c <__ssputs_r>:
 800830c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008310:	688e      	ldr	r6, [r1, #8]
 8008312:	429e      	cmp	r6, r3
 8008314:	4682      	mov	sl, r0
 8008316:	460c      	mov	r4, r1
 8008318:	4690      	mov	r8, r2
 800831a:	461f      	mov	r7, r3
 800831c:	d838      	bhi.n	8008390 <__ssputs_r+0x84>
 800831e:	898a      	ldrh	r2, [r1, #12]
 8008320:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008324:	d032      	beq.n	800838c <__ssputs_r+0x80>
 8008326:	6825      	ldr	r5, [r4, #0]
 8008328:	6909      	ldr	r1, [r1, #16]
 800832a:	eba5 0901 	sub.w	r9, r5, r1
 800832e:	6965      	ldr	r5, [r4, #20]
 8008330:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008334:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008338:	3301      	adds	r3, #1
 800833a:	444b      	add	r3, r9
 800833c:	106d      	asrs	r5, r5, #1
 800833e:	429d      	cmp	r5, r3
 8008340:	bf38      	it	cc
 8008342:	461d      	movcc	r5, r3
 8008344:	0553      	lsls	r3, r2, #21
 8008346:	d531      	bpl.n	80083ac <__ssputs_r+0xa0>
 8008348:	4629      	mov	r1, r5
 800834a:	f000 fb63 	bl	8008a14 <_malloc_r>
 800834e:	4606      	mov	r6, r0
 8008350:	b950      	cbnz	r0, 8008368 <__ssputs_r+0x5c>
 8008352:	230c      	movs	r3, #12
 8008354:	f8ca 3000 	str.w	r3, [sl]
 8008358:	89a3      	ldrh	r3, [r4, #12]
 800835a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800835e:	81a3      	strh	r3, [r4, #12]
 8008360:	f04f 30ff 	mov.w	r0, #4294967295
 8008364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008368:	6921      	ldr	r1, [r4, #16]
 800836a:	464a      	mov	r2, r9
 800836c:	f000 fabe 	bl	80088ec <memcpy>
 8008370:	89a3      	ldrh	r3, [r4, #12]
 8008372:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008376:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800837a:	81a3      	strh	r3, [r4, #12]
 800837c:	6126      	str	r6, [r4, #16]
 800837e:	6165      	str	r5, [r4, #20]
 8008380:	444e      	add	r6, r9
 8008382:	eba5 0509 	sub.w	r5, r5, r9
 8008386:	6026      	str	r6, [r4, #0]
 8008388:	60a5      	str	r5, [r4, #8]
 800838a:	463e      	mov	r6, r7
 800838c:	42be      	cmp	r6, r7
 800838e:	d900      	bls.n	8008392 <__ssputs_r+0x86>
 8008390:	463e      	mov	r6, r7
 8008392:	6820      	ldr	r0, [r4, #0]
 8008394:	4632      	mov	r2, r6
 8008396:	4641      	mov	r1, r8
 8008398:	f000 fab6 	bl	8008908 <memmove>
 800839c:	68a3      	ldr	r3, [r4, #8]
 800839e:	1b9b      	subs	r3, r3, r6
 80083a0:	60a3      	str	r3, [r4, #8]
 80083a2:	6823      	ldr	r3, [r4, #0]
 80083a4:	4433      	add	r3, r6
 80083a6:	6023      	str	r3, [r4, #0]
 80083a8:	2000      	movs	r0, #0
 80083aa:	e7db      	b.n	8008364 <__ssputs_r+0x58>
 80083ac:	462a      	mov	r2, r5
 80083ae:	f000 fba5 	bl	8008afc <_realloc_r>
 80083b2:	4606      	mov	r6, r0
 80083b4:	2800      	cmp	r0, #0
 80083b6:	d1e1      	bne.n	800837c <__ssputs_r+0x70>
 80083b8:	6921      	ldr	r1, [r4, #16]
 80083ba:	4650      	mov	r0, sl
 80083bc:	f000 fabe 	bl	800893c <_free_r>
 80083c0:	e7c7      	b.n	8008352 <__ssputs_r+0x46>
	...

080083c4 <_svfiprintf_r>:
 80083c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c8:	4698      	mov	r8, r3
 80083ca:	898b      	ldrh	r3, [r1, #12]
 80083cc:	061b      	lsls	r3, r3, #24
 80083ce:	b09d      	sub	sp, #116	; 0x74
 80083d0:	4607      	mov	r7, r0
 80083d2:	460d      	mov	r5, r1
 80083d4:	4614      	mov	r4, r2
 80083d6:	d50e      	bpl.n	80083f6 <_svfiprintf_r+0x32>
 80083d8:	690b      	ldr	r3, [r1, #16]
 80083da:	b963      	cbnz	r3, 80083f6 <_svfiprintf_r+0x32>
 80083dc:	2140      	movs	r1, #64	; 0x40
 80083de:	f000 fb19 	bl	8008a14 <_malloc_r>
 80083e2:	6028      	str	r0, [r5, #0]
 80083e4:	6128      	str	r0, [r5, #16]
 80083e6:	b920      	cbnz	r0, 80083f2 <_svfiprintf_r+0x2e>
 80083e8:	230c      	movs	r3, #12
 80083ea:	603b      	str	r3, [r7, #0]
 80083ec:	f04f 30ff 	mov.w	r0, #4294967295
 80083f0:	e0d1      	b.n	8008596 <_svfiprintf_r+0x1d2>
 80083f2:	2340      	movs	r3, #64	; 0x40
 80083f4:	616b      	str	r3, [r5, #20]
 80083f6:	2300      	movs	r3, #0
 80083f8:	9309      	str	r3, [sp, #36]	; 0x24
 80083fa:	2320      	movs	r3, #32
 80083fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008400:	f8cd 800c 	str.w	r8, [sp, #12]
 8008404:	2330      	movs	r3, #48	; 0x30
 8008406:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80085b0 <_svfiprintf_r+0x1ec>
 800840a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800840e:	f04f 0901 	mov.w	r9, #1
 8008412:	4623      	mov	r3, r4
 8008414:	469a      	mov	sl, r3
 8008416:	f813 2b01 	ldrb.w	r2, [r3], #1
 800841a:	b10a      	cbz	r2, 8008420 <_svfiprintf_r+0x5c>
 800841c:	2a25      	cmp	r2, #37	; 0x25
 800841e:	d1f9      	bne.n	8008414 <_svfiprintf_r+0x50>
 8008420:	ebba 0b04 	subs.w	fp, sl, r4
 8008424:	d00b      	beq.n	800843e <_svfiprintf_r+0x7a>
 8008426:	465b      	mov	r3, fp
 8008428:	4622      	mov	r2, r4
 800842a:	4629      	mov	r1, r5
 800842c:	4638      	mov	r0, r7
 800842e:	f7ff ff6d 	bl	800830c <__ssputs_r>
 8008432:	3001      	adds	r0, #1
 8008434:	f000 80aa 	beq.w	800858c <_svfiprintf_r+0x1c8>
 8008438:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800843a:	445a      	add	r2, fp
 800843c:	9209      	str	r2, [sp, #36]	; 0x24
 800843e:	f89a 3000 	ldrb.w	r3, [sl]
 8008442:	2b00      	cmp	r3, #0
 8008444:	f000 80a2 	beq.w	800858c <_svfiprintf_r+0x1c8>
 8008448:	2300      	movs	r3, #0
 800844a:	f04f 32ff 	mov.w	r2, #4294967295
 800844e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008452:	f10a 0a01 	add.w	sl, sl, #1
 8008456:	9304      	str	r3, [sp, #16]
 8008458:	9307      	str	r3, [sp, #28]
 800845a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800845e:	931a      	str	r3, [sp, #104]	; 0x68
 8008460:	4654      	mov	r4, sl
 8008462:	2205      	movs	r2, #5
 8008464:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008468:	4851      	ldr	r0, [pc, #324]	; (80085b0 <_svfiprintf_r+0x1ec>)
 800846a:	f7f7 feb9 	bl	80001e0 <memchr>
 800846e:	9a04      	ldr	r2, [sp, #16]
 8008470:	b9d8      	cbnz	r0, 80084aa <_svfiprintf_r+0xe6>
 8008472:	06d0      	lsls	r0, r2, #27
 8008474:	bf44      	itt	mi
 8008476:	2320      	movmi	r3, #32
 8008478:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800847c:	0711      	lsls	r1, r2, #28
 800847e:	bf44      	itt	mi
 8008480:	232b      	movmi	r3, #43	; 0x2b
 8008482:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008486:	f89a 3000 	ldrb.w	r3, [sl]
 800848a:	2b2a      	cmp	r3, #42	; 0x2a
 800848c:	d015      	beq.n	80084ba <_svfiprintf_r+0xf6>
 800848e:	9a07      	ldr	r2, [sp, #28]
 8008490:	4654      	mov	r4, sl
 8008492:	2000      	movs	r0, #0
 8008494:	f04f 0c0a 	mov.w	ip, #10
 8008498:	4621      	mov	r1, r4
 800849a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800849e:	3b30      	subs	r3, #48	; 0x30
 80084a0:	2b09      	cmp	r3, #9
 80084a2:	d94e      	bls.n	8008542 <_svfiprintf_r+0x17e>
 80084a4:	b1b0      	cbz	r0, 80084d4 <_svfiprintf_r+0x110>
 80084a6:	9207      	str	r2, [sp, #28]
 80084a8:	e014      	b.n	80084d4 <_svfiprintf_r+0x110>
 80084aa:	eba0 0308 	sub.w	r3, r0, r8
 80084ae:	fa09 f303 	lsl.w	r3, r9, r3
 80084b2:	4313      	orrs	r3, r2
 80084b4:	9304      	str	r3, [sp, #16]
 80084b6:	46a2      	mov	sl, r4
 80084b8:	e7d2      	b.n	8008460 <_svfiprintf_r+0x9c>
 80084ba:	9b03      	ldr	r3, [sp, #12]
 80084bc:	1d19      	adds	r1, r3, #4
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	9103      	str	r1, [sp, #12]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	bfbb      	ittet	lt
 80084c6:	425b      	neglt	r3, r3
 80084c8:	f042 0202 	orrlt.w	r2, r2, #2
 80084cc:	9307      	strge	r3, [sp, #28]
 80084ce:	9307      	strlt	r3, [sp, #28]
 80084d0:	bfb8      	it	lt
 80084d2:	9204      	strlt	r2, [sp, #16]
 80084d4:	7823      	ldrb	r3, [r4, #0]
 80084d6:	2b2e      	cmp	r3, #46	; 0x2e
 80084d8:	d10c      	bne.n	80084f4 <_svfiprintf_r+0x130>
 80084da:	7863      	ldrb	r3, [r4, #1]
 80084dc:	2b2a      	cmp	r3, #42	; 0x2a
 80084de:	d135      	bne.n	800854c <_svfiprintf_r+0x188>
 80084e0:	9b03      	ldr	r3, [sp, #12]
 80084e2:	1d1a      	adds	r2, r3, #4
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	9203      	str	r2, [sp, #12]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	bfb8      	it	lt
 80084ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80084f0:	3402      	adds	r4, #2
 80084f2:	9305      	str	r3, [sp, #20]
 80084f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80085c0 <_svfiprintf_r+0x1fc>
 80084f8:	7821      	ldrb	r1, [r4, #0]
 80084fa:	2203      	movs	r2, #3
 80084fc:	4650      	mov	r0, sl
 80084fe:	f7f7 fe6f 	bl	80001e0 <memchr>
 8008502:	b140      	cbz	r0, 8008516 <_svfiprintf_r+0x152>
 8008504:	2340      	movs	r3, #64	; 0x40
 8008506:	eba0 000a 	sub.w	r0, r0, sl
 800850a:	fa03 f000 	lsl.w	r0, r3, r0
 800850e:	9b04      	ldr	r3, [sp, #16]
 8008510:	4303      	orrs	r3, r0
 8008512:	3401      	adds	r4, #1
 8008514:	9304      	str	r3, [sp, #16]
 8008516:	f814 1b01 	ldrb.w	r1, [r4], #1
 800851a:	4826      	ldr	r0, [pc, #152]	; (80085b4 <_svfiprintf_r+0x1f0>)
 800851c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008520:	2206      	movs	r2, #6
 8008522:	f7f7 fe5d 	bl	80001e0 <memchr>
 8008526:	2800      	cmp	r0, #0
 8008528:	d038      	beq.n	800859c <_svfiprintf_r+0x1d8>
 800852a:	4b23      	ldr	r3, [pc, #140]	; (80085b8 <_svfiprintf_r+0x1f4>)
 800852c:	bb1b      	cbnz	r3, 8008576 <_svfiprintf_r+0x1b2>
 800852e:	9b03      	ldr	r3, [sp, #12]
 8008530:	3307      	adds	r3, #7
 8008532:	f023 0307 	bic.w	r3, r3, #7
 8008536:	3308      	adds	r3, #8
 8008538:	9303      	str	r3, [sp, #12]
 800853a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800853c:	4433      	add	r3, r6
 800853e:	9309      	str	r3, [sp, #36]	; 0x24
 8008540:	e767      	b.n	8008412 <_svfiprintf_r+0x4e>
 8008542:	fb0c 3202 	mla	r2, ip, r2, r3
 8008546:	460c      	mov	r4, r1
 8008548:	2001      	movs	r0, #1
 800854a:	e7a5      	b.n	8008498 <_svfiprintf_r+0xd4>
 800854c:	2300      	movs	r3, #0
 800854e:	3401      	adds	r4, #1
 8008550:	9305      	str	r3, [sp, #20]
 8008552:	4619      	mov	r1, r3
 8008554:	f04f 0c0a 	mov.w	ip, #10
 8008558:	4620      	mov	r0, r4
 800855a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800855e:	3a30      	subs	r2, #48	; 0x30
 8008560:	2a09      	cmp	r2, #9
 8008562:	d903      	bls.n	800856c <_svfiprintf_r+0x1a8>
 8008564:	2b00      	cmp	r3, #0
 8008566:	d0c5      	beq.n	80084f4 <_svfiprintf_r+0x130>
 8008568:	9105      	str	r1, [sp, #20]
 800856a:	e7c3      	b.n	80084f4 <_svfiprintf_r+0x130>
 800856c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008570:	4604      	mov	r4, r0
 8008572:	2301      	movs	r3, #1
 8008574:	e7f0      	b.n	8008558 <_svfiprintf_r+0x194>
 8008576:	ab03      	add	r3, sp, #12
 8008578:	9300      	str	r3, [sp, #0]
 800857a:	462a      	mov	r2, r5
 800857c:	4b0f      	ldr	r3, [pc, #60]	; (80085bc <_svfiprintf_r+0x1f8>)
 800857e:	a904      	add	r1, sp, #16
 8008580:	4638      	mov	r0, r7
 8008582:	f3af 8000 	nop.w
 8008586:	1c42      	adds	r2, r0, #1
 8008588:	4606      	mov	r6, r0
 800858a:	d1d6      	bne.n	800853a <_svfiprintf_r+0x176>
 800858c:	89ab      	ldrh	r3, [r5, #12]
 800858e:	065b      	lsls	r3, r3, #25
 8008590:	f53f af2c 	bmi.w	80083ec <_svfiprintf_r+0x28>
 8008594:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008596:	b01d      	add	sp, #116	; 0x74
 8008598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800859c:	ab03      	add	r3, sp, #12
 800859e:	9300      	str	r3, [sp, #0]
 80085a0:	462a      	mov	r2, r5
 80085a2:	4b06      	ldr	r3, [pc, #24]	; (80085bc <_svfiprintf_r+0x1f8>)
 80085a4:	a904      	add	r1, sp, #16
 80085a6:	4638      	mov	r0, r7
 80085a8:	f000 f87a 	bl	80086a0 <_printf_i>
 80085ac:	e7eb      	b.n	8008586 <_svfiprintf_r+0x1c2>
 80085ae:	bf00      	nop
 80085b0:	08008c30 	.word	0x08008c30
 80085b4:	08008c3a 	.word	0x08008c3a
 80085b8:	00000000 	.word	0x00000000
 80085bc:	0800830d 	.word	0x0800830d
 80085c0:	08008c36 	.word	0x08008c36

080085c4 <_printf_common>:
 80085c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085c8:	4616      	mov	r6, r2
 80085ca:	4699      	mov	r9, r3
 80085cc:	688a      	ldr	r2, [r1, #8]
 80085ce:	690b      	ldr	r3, [r1, #16]
 80085d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80085d4:	4293      	cmp	r3, r2
 80085d6:	bfb8      	it	lt
 80085d8:	4613      	movlt	r3, r2
 80085da:	6033      	str	r3, [r6, #0]
 80085dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80085e0:	4607      	mov	r7, r0
 80085e2:	460c      	mov	r4, r1
 80085e4:	b10a      	cbz	r2, 80085ea <_printf_common+0x26>
 80085e6:	3301      	adds	r3, #1
 80085e8:	6033      	str	r3, [r6, #0]
 80085ea:	6823      	ldr	r3, [r4, #0]
 80085ec:	0699      	lsls	r1, r3, #26
 80085ee:	bf42      	ittt	mi
 80085f0:	6833      	ldrmi	r3, [r6, #0]
 80085f2:	3302      	addmi	r3, #2
 80085f4:	6033      	strmi	r3, [r6, #0]
 80085f6:	6825      	ldr	r5, [r4, #0]
 80085f8:	f015 0506 	ands.w	r5, r5, #6
 80085fc:	d106      	bne.n	800860c <_printf_common+0x48>
 80085fe:	f104 0a19 	add.w	sl, r4, #25
 8008602:	68e3      	ldr	r3, [r4, #12]
 8008604:	6832      	ldr	r2, [r6, #0]
 8008606:	1a9b      	subs	r3, r3, r2
 8008608:	42ab      	cmp	r3, r5
 800860a:	dc26      	bgt.n	800865a <_printf_common+0x96>
 800860c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008610:	1e13      	subs	r3, r2, #0
 8008612:	6822      	ldr	r2, [r4, #0]
 8008614:	bf18      	it	ne
 8008616:	2301      	movne	r3, #1
 8008618:	0692      	lsls	r2, r2, #26
 800861a:	d42b      	bmi.n	8008674 <_printf_common+0xb0>
 800861c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008620:	4649      	mov	r1, r9
 8008622:	4638      	mov	r0, r7
 8008624:	47c0      	blx	r8
 8008626:	3001      	adds	r0, #1
 8008628:	d01e      	beq.n	8008668 <_printf_common+0xa4>
 800862a:	6823      	ldr	r3, [r4, #0]
 800862c:	68e5      	ldr	r5, [r4, #12]
 800862e:	6832      	ldr	r2, [r6, #0]
 8008630:	f003 0306 	and.w	r3, r3, #6
 8008634:	2b04      	cmp	r3, #4
 8008636:	bf08      	it	eq
 8008638:	1aad      	subeq	r5, r5, r2
 800863a:	68a3      	ldr	r3, [r4, #8]
 800863c:	6922      	ldr	r2, [r4, #16]
 800863e:	bf0c      	ite	eq
 8008640:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008644:	2500      	movne	r5, #0
 8008646:	4293      	cmp	r3, r2
 8008648:	bfc4      	itt	gt
 800864a:	1a9b      	subgt	r3, r3, r2
 800864c:	18ed      	addgt	r5, r5, r3
 800864e:	2600      	movs	r6, #0
 8008650:	341a      	adds	r4, #26
 8008652:	42b5      	cmp	r5, r6
 8008654:	d11a      	bne.n	800868c <_printf_common+0xc8>
 8008656:	2000      	movs	r0, #0
 8008658:	e008      	b.n	800866c <_printf_common+0xa8>
 800865a:	2301      	movs	r3, #1
 800865c:	4652      	mov	r2, sl
 800865e:	4649      	mov	r1, r9
 8008660:	4638      	mov	r0, r7
 8008662:	47c0      	blx	r8
 8008664:	3001      	adds	r0, #1
 8008666:	d103      	bne.n	8008670 <_printf_common+0xac>
 8008668:	f04f 30ff 	mov.w	r0, #4294967295
 800866c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008670:	3501      	adds	r5, #1
 8008672:	e7c6      	b.n	8008602 <_printf_common+0x3e>
 8008674:	18e1      	adds	r1, r4, r3
 8008676:	1c5a      	adds	r2, r3, #1
 8008678:	2030      	movs	r0, #48	; 0x30
 800867a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800867e:	4422      	add	r2, r4
 8008680:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008684:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008688:	3302      	adds	r3, #2
 800868a:	e7c7      	b.n	800861c <_printf_common+0x58>
 800868c:	2301      	movs	r3, #1
 800868e:	4622      	mov	r2, r4
 8008690:	4649      	mov	r1, r9
 8008692:	4638      	mov	r0, r7
 8008694:	47c0      	blx	r8
 8008696:	3001      	adds	r0, #1
 8008698:	d0e6      	beq.n	8008668 <_printf_common+0xa4>
 800869a:	3601      	adds	r6, #1
 800869c:	e7d9      	b.n	8008652 <_printf_common+0x8e>
	...

080086a0 <_printf_i>:
 80086a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086a4:	7e0f      	ldrb	r7, [r1, #24]
 80086a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80086a8:	2f78      	cmp	r7, #120	; 0x78
 80086aa:	4691      	mov	r9, r2
 80086ac:	4680      	mov	r8, r0
 80086ae:	460c      	mov	r4, r1
 80086b0:	469a      	mov	sl, r3
 80086b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80086b6:	d807      	bhi.n	80086c8 <_printf_i+0x28>
 80086b8:	2f62      	cmp	r7, #98	; 0x62
 80086ba:	d80a      	bhi.n	80086d2 <_printf_i+0x32>
 80086bc:	2f00      	cmp	r7, #0
 80086be:	f000 80d8 	beq.w	8008872 <_printf_i+0x1d2>
 80086c2:	2f58      	cmp	r7, #88	; 0x58
 80086c4:	f000 80a3 	beq.w	800880e <_printf_i+0x16e>
 80086c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80086d0:	e03a      	b.n	8008748 <_printf_i+0xa8>
 80086d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80086d6:	2b15      	cmp	r3, #21
 80086d8:	d8f6      	bhi.n	80086c8 <_printf_i+0x28>
 80086da:	a101      	add	r1, pc, #4	; (adr r1, 80086e0 <_printf_i+0x40>)
 80086dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086e0:	08008739 	.word	0x08008739
 80086e4:	0800874d 	.word	0x0800874d
 80086e8:	080086c9 	.word	0x080086c9
 80086ec:	080086c9 	.word	0x080086c9
 80086f0:	080086c9 	.word	0x080086c9
 80086f4:	080086c9 	.word	0x080086c9
 80086f8:	0800874d 	.word	0x0800874d
 80086fc:	080086c9 	.word	0x080086c9
 8008700:	080086c9 	.word	0x080086c9
 8008704:	080086c9 	.word	0x080086c9
 8008708:	080086c9 	.word	0x080086c9
 800870c:	08008859 	.word	0x08008859
 8008710:	0800877d 	.word	0x0800877d
 8008714:	0800883b 	.word	0x0800883b
 8008718:	080086c9 	.word	0x080086c9
 800871c:	080086c9 	.word	0x080086c9
 8008720:	0800887b 	.word	0x0800887b
 8008724:	080086c9 	.word	0x080086c9
 8008728:	0800877d 	.word	0x0800877d
 800872c:	080086c9 	.word	0x080086c9
 8008730:	080086c9 	.word	0x080086c9
 8008734:	08008843 	.word	0x08008843
 8008738:	682b      	ldr	r3, [r5, #0]
 800873a:	1d1a      	adds	r2, r3, #4
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	602a      	str	r2, [r5, #0]
 8008740:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008744:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008748:	2301      	movs	r3, #1
 800874a:	e0a3      	b.n	8008894 <_printf_i+0x1f4>
 800874c:	6820      	ldr	r0, [r4, #0]
 800874e:	6829      	ldr	r1, [r5, #0]
 8008750:	0606      	lsls	r6, r0, #24
 8008752:	f101 0304 	add.w	r3, r1, #4
 8008756:	d50a      	bpl.n	800876e <_printf_i+0xce>
 8008758:	680e      	ldr	r6, [r1, #0]
 800875a:	602b      	str	r3, [r5, #0]
 800875c:	2e00      	cmp	r6, #0
 800875e:	da03      	bge.n	8008768 <_printf_i+0xc8>
 8008760:	232d      	movs	r3, #45	; 0x2d
 8008762:	4276      	negs	r6, r6
 8008764:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008768:	485e      	ldr	r0, [pc, #376]	; (80088e4 <_printf_i+0x244>)
 800876a:	230a      	movs	r3, #10
 800876c:	e019      	b.n	80087a2 <_printf_i+0x102>
 800876e:	680e      	ldr	r6, [r1, #0]
 8008770:	602b      	str	r3, [r5, #0]
 8008772:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008776:	bf18      	it	ne
 8008778:	b236      	sxthne	r6, r6
 800877a:	e7ef      	b.n	800875c <_printf_i+0xbc>
 800877c:	682b      	ldr	r3, [r5, #0]
 800877e:	6820      	ldr	r0, [r4, #0]
 8008780:	1d19      	adds	r1, r3, #4
 8008782:	6029      	str	r1, [r5, #0]
 8008784:	0601      	lsls	r1, r0, #24
 8008786:	d501      	bpl.n	800878c <_printf_i+0xec>
 8008788:	681e      	ldr	r6, [r3, #0]
 800878a:	e002      	b.n	8008792 <_printf_i+0xf2>
 800878c:	0646      	lsls	r6, r0, #25
 800878e:	d5fb      	bpl.n	8008788 <_printf_i+0xe8>
 8008790:	881e      	ldrh	r6, [r3, #0]
 8008792:	4854      	ldr	r0, [pc, #336]	; (80088e4 <_printf_i+0x244>)
 8008794:	2f6f      	cmp	r7, #111	; 0x6f
 8008796:	bf0c      	ite	eq
 8008798:	2308      	moveq	r3, #8
 800879a:	230a      	movne	r3, #10
 800879c:	2100      	movs	r1, #0
 800879e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80087a2:	6865      	ldr	r5, [r4, #4]
 80087a4:	60a5      	str	r5, [r4, #8]
 80087a6:	2d00      	cmp	r5, #0
 80087a8:	bfa2      	ittt	ge
 80087aa:	6821      	ldrge	r1, [r4, #0]
 80087ac:	f021 0104 	bicge.w	r1, r1, #4
 80087b0:	6021      	strge	r1, [r4, #0]
 80087b2:	b90e      	cbnz	r6, 80087b8 <_printf_i+0x118>
 80087b4:	2d00      	cmp	r5, #0
 80087b6:	d04d      	beq.n	8008854 <_printf_i+0x1b4>
 80087b8:	4615      	mov	r5, r2
 80087ba:	fbb6 f1f3 	udiv	r1, r6, r3
 80087be:	fb03 6711 	mls	r7, r3, r1, r6
 80087c2:	5dc7      	ldrb	r7, [r0, r7]
 80087c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80087c8:	4637      	mov	r7, r6
 80087ca:	42bb      	cmp	r3, r7
 80087cc:	460e      	mov	r6, r1
 80087ce:	d9f4      	bls.n	80087ba <_printf_i+0x11a>
 80087d0:	2b08      	cmp	r3, #8
 80087d2:	d10b      	bne.n	80087ec <_printf_i+0x14c>
 80087d4:	6823      	ldr	r3, [r4, #0]
 80087d6:	07de      	lsls	r6, r3, #31
 80087d8:	d508      	bpl.n	80087ec <_printf_i+0x14c>
 80087da:	6923      	ldr	r3, [r4, #16]
 80087dc:	6861      	ldr	r1, [r4, #4]
 80087de:	4299      	cmp	r1, r3
 80087e0:	bfde      	ittt	le
 80087e2:	2330      	movle	r3, #48	; 0x30
 80087e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80087e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80087ec:	1b52      	subs	r2, r2, r5
 80087ee:	6122      	str	r2, [r4, #16]
 80087f0:	f8cd a000 	str.w	sl, [sp]
 80087f4:	464b      	mov	r3, r9
 80087f6:	aa03      	add	r2, sp, #12
 80087f8:	4621      	mov	r1, r4
 80087fa:	4640      	mov	r0, r8
 80087fc:	f7ff fee2 	bl	80085c4 <_printf_common>
 8008800:	3001      	adds	r0, #1
 8008802:	d14c      	bne.n	800889e <_printf_i+0x1fe>
 8008804:	f04f 30ff 	mov.w	r0, #4294967295
 8008808:	b004      	add	sp, #16
 800880a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800880e:	4835      	ldr	r0, [pc, #212]	; (80088e4 <_printf_i+0x244>)
 8008810:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008814:	6829      	ldr	r1, [r5, #0]
 8008816:	6823      	ldr	r3, [r4, #0]
 8008818:	f851 6b04 	ldr.w	r6, [r1], #4
 800881c:	6029      	str	r1, [r5, #0]
 800881e:	061d      	lsls	r5, r3, #24
 8008820:	d514      	bpl.n	800884c <_printf_i+0x1ac>
 8008822:	07df      	lsls	r7, r3, #31
 8008824:	bf44      	itt	mi
 8008826:	f043 0320 	orrmi.w	r3, r3, #32
 800882a:	6023      	strmi	r3, [r4, #0]
 800882c:	b91e      	cbnz	r6, 8008836 <_printf_i+0x196>
 800882e:	6823      	ldr	r3, [r4, #0]
 8008830:	f023 0320 	bic.w	r3, r3, #32
 8008834:	6023      	str	r3, [r4, #0]
 8008836:	2310      	movs	r3, #16
 8008838:	e7b0      	b.n	800879c <_printf_i+0xfc>
 800883a:	6823      	ldr	r3, [r4, #0]
 800883c:	f043 0320 	orr.w	r3, r3, #32
 8008840:	6023      	str	r3, [r4, #0]
 8008842:	2378      	movs	r3, #120	; 0x78
 8008844:	4828      	ldr	r0, [pc, #160]	; (80088e8 <_printf_i+0x248>)
 8008846:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800884a:	e7e3      	b.n	8008814 <_printf_i+0x174>
 800884c:	0659      	lsls	r1, r3, #25
 800884e:	bf48      	it	mi
 8008850:	b2b6      	uxthmi	r6, r6
 8008852:	e7e6      	b.n	8008822 <_printf_i+0x182>
 8008854:	4615      	mov	r5, r2
 8008856:	e7bb      	b.n	80087d0 <_printf_i+0x130>
 8008858:	682b      	ldr	r3, [r5, #0]
 800885a:	6826      	ldr	r6, [r4, #0]
 800885c:	6961      	ldr	r1, [r4, #20]
 800885e:	1d18      	adds	r0, r3, #4
 8008860:	6028      	str	r0, [r5, #0]
 8008862:	0635      	lsls	r5, r6, #24
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	d501      	bpl.n	800886c <_printf_i+0x1cc>
 8008868:	6019      	str	r1, [r3, #0]
 800886a:	e002      	b.n	8008872 <_printf_i+0x1d2>
 800886c:	0670      	lsls	r0, r6, #25
 800886e:	d5fb      	bpl.n	8008868 <_printf_i+0x1c8>
 8008870:	8019      	strh	r1, [r3, #0]
 8008872:	2300      	movs	r3, #0
 8008874:	6123      	str	r3, [r4, #16]
 8008876:	4615      	mov	r5, r2
 8008878:	e7ba      	b.n	80087f0 <_printf_i+0x150>
 800887a:	682b      	ldr	r3, [r5, #0]
 800887c:	1d1a      	adds	r2, r3, #4
 800887e:	602a      	str	r2, [r5, #0]
 8008880:	681d      	ldr	r5, [r3, #0]
 8008882:	6862      	ldr	r2, [r4, #4]
 8008884:	2100      	movs	r1, #0
 8008886:	4628      	mov	r0, r5
 8008888:	f7f7 fcaa 	bl	80001e0 <memchr>
 800888c:	b108      	cbz	r0, 8008892 <_printf_i+0x1f2>
 800888e:	1b40      	subs	r0, r0, r5
 8008890:	6060      	str	r0, [r4, #4]
 8008892:	6863      	ldr	r3, [r4, #4]
 8008894:	6123      	str	r3, [r4, #16]
 8008896:	2300      	movs	r3, #0
 8008898:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800889c:	e7a8      	b.n	80087f0 <_printf_i+0x150>
 800889e:	6923      	ldr	r3, [r4, #16]
 80088a0:	462a      	mov	r2, r5
 80088a2:	4649      	mov	r1, r9
 80088a4:	4640      	mov	r0, r8
 80088a6:	47d0      	blx	sl
 80088a8:	3001      	adds	r0, #1
 80088aa:	d0ab      	beq.n	8008804 <_printf_i+0x164>
 80088ac:	6823      	ldr	r3, [r4, #0]
 80088ae:	079b      	lsls	r3, r3, #30
 80088b0:	d413      	bmi.n	80088da <_printf_i+0x23a>
 80088b2:	68e0      	ldr	r0, [r4, #12]
 80088b4:	9b03      	ldr	r3, [sp, #12]
 80088b6:	4298      	cmp	r0, r3
 80088b8:	bfb8      	it	lt
 80088ba:	4618      	movlt	r0, r3
 80088bc:	e7a4      	b.n	8008808 <_printf_i+0x168>
 80088be:	2301      	movs	r3, #1
 80088c0:	4632      	mov	r2, r6
 80088c2:	4649      	mov	r1, r9
 80088c4:	4640      	mov	r0, r8
 80088c6:	47d0      	blx	sl
 80088c8:	3001      	adds	r0, #1
 80088ca:	d09b      	beq.n	8008804 <_printf_i+0x164>
 80088cc:	3501      	adds	r5, #1
 80088ce:	68e3      	ldr	r3, [r4, #12]
 80088d0:	9903      	ldr	r1, [sp, #12]
 80088d2:	1a5b      	subs	r3, r3, r1
 80088d4:	42ab      	cmp	r3, r5
 80088d6:	dcf2      	bgt.n	80088be <_printf_i+0x21e>
 80088d8:	e7eb      	b.n	80088b2 <_printf_i+0x212>
 80088da:	2500      	movs	r5, #0
 80088dc:	f104 0619 	add.w	r6, r4, #25
 80088e0:	e7f5      	b.n	80088ce <_printf_i+0x22e>
 80088e2:	bf00      	nop
 80088e4:	08008c41 	.word	0x08008c41
 80088e8:	08008c52 	.word	0x08008c52

080088ec <memcpy>:
 80088ec:	440a      	add	r2, r1
 80088ee:	4291      	cmp	r1, r2
 80088f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80088f4:	d100      	bne.n	80088f8 <memcpy+0xc>
 80088f6:	4770      	bx	lr
 80088f8:	b510      	push	{r4, lr}
 80088fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008902:	4291      	cmp	r1, r2
 8008904:	d1f9      	bne.n	80088fa <memcpy+0xe>
 8008906:	bd10      	pop	{r4, pc}

08008908 <memmove>:
 8008908:	4288      	cmp	r0, r1
 800890a:	b510      	push	{r4, lr}
 800890c:	eb01 0402 	add.w	r4, r1, r2
 8008910:	d902      	bls.n	8008918 <memmove+0x10>
 8008912:	4284      	cmp	r4, r0
 8008914:	4623      	mov	r3, r4
 8008916:	d807      	bhi.n	8008928 <memmove+0x20>
 8008918:	1e43      	subs	r3, r0, #1
 800891a:	42a1      	cmp	r1, r4
 800891c:	d008      	beq.n	8008930 <memmove+0x28>
 800891e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008922:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008926:	e7f8      	b.n	800891a <memmove+0x12>
 8008928:	4402      	add	r2, r0
 800892a:	4601      	mov	r1, r0
 800892c:	428a      	cmp	r2, r1
 800892e:	d100      	bne.n	8008932 <memmove+0x2a>
 8008930:	bd10      	pop	{r4, pc}
 8008932:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008936:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800893a:	e7f7      	b.n	800892c <memmove+0x24>

0800893c <_free_r>:
 800893c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800893e:	2900      	cmp	r1, #0
 8008940:	d044      	beq.n	80089cc <_free_r+0x90>
 8008942:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008946:	9001      	str	r0, [sp, #4]
 8008948:	2b00      	cmp	r3, #0
 800894a:	f1a1 0404 	sub.w	r4, r1, #4
 800894e:	bfb8      	it	lt
 8008950:	18e4      	addlt	r4, r4, r3
 8008952:	f000 f913 	bl	8008b7c <__malloc_lock>
 8008956:	4a1e      	ldr	r2, [pc, #120]	; (80089d0 <_free_r+0x94>)
 8008958:	9801      	ldr	r0, [sp, #4]
 800895a:	6813      	ldr	r3, [r2, #0]
 800895c:	b933      	cbnz	r3, 800896c <_free_r+0x30>
 800895e:	6063      	str	r3, [r4, #4]
 8008960:	6014      	str	r4, [r2, #0]
 8008962:	b003      	add	sp, #12
 8008964:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008968:	f000 b90e 	b.w	8008b88 <__malloc_unlock>
 800896c:	42a3      	cmp	r3, r4
 800896e:	d908      	bls.n	8008982 <_free_r+0x46>
 8008970:	6825      	ldr	r5, [r4, #0]
 8008972:	1961      	adds	r1, r4, r5
 8008974:	428b      	cmp	r3, r1
 8008976:	bf01      	itttt	eq
 8008978:	6819      	ldreq	r1, [r3, #0]
 800897a:	685b      	ldreq	r3, [r3, #4]
 800897c:	1949      	addeq	r1, r1, r5
 800897e:	6021      	streq	r1, [r4, #0]
 8008980:	e7ed      	b.n	800895e <_free_r+0x22>
 8008982:	461a      	mov	r2, r3
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	b10b      	cbz	r3, 800898c <_free_r+0x50>
 8008988:	42a3      	cmp	r3, r4
 800898a:	d9fa      	bls.n	8008982 <_free_r+0x46>
 800898c:	6811      	ldr	r1, [r2, #0]
 800898e:	1855      	adds	r5, r2, r1
 8008990:	42a5      	cmp	r5, r4
 8008992:	d10b      	bne.n	80089ac <_free_r+0x70>
 8008994:	6824      	ldr	r4, [r4, #0]
 8008996:	4421      	add	r1, r4
 8008998:	1854      	adds	r4, r2, r1
 800899a:	42a3      	cmp	r3, r4
 800899c:	6011      	str	r1, [r2, #0]
 800899e:	d1e0      	bne.n	8008962 <_free_r+0x26>
 80089a0:	681c      	ldr	r4, [r3, #0]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	6053      	str	r3, [r2, #4]
 80089a6:	4421      	add	r1, r4
 80089a8:	6011      	str	r1, [r2, #0]
 80089aa:	e7da      	b.n	8008962 <_free_r+0x26>
 80089ac:	d902      	bls.n	80089b4 <_free_r+0x78>
 80089ae:	230c      	movs	r3, #12
 80089b0:	6003      	str	r3, [r0, #0]
 80089b2:	e7d6      	b.n	8008962 <_free_r+0x26>
 80089b4:	6825      	ldr	r5, [r4, #0]
 80089b6:	1961      	adds	r1, r4, r5
 80089b8:	428b      	cmp	r3, r1
 80089ba:	bf04      	itt	eq
 80089bc:	6819      	ldreq	r1, [r3, #0]
 80089be:	685b      	ldreq	r3, [r3, #4]
 80089c0:	6063      	str	r3, [r4, #4]
 80089c2:	bf04      	itt	eq
 80089c4:	1949      	addeq	r1, r1, r5
 80089c6:	6021      	streq	r1, [r4, #0]
 80089c8:	6054      	str	r4, [r2, #4]
 80089ca:	e7ca      	b.n	8008962 <_free_r+0x26>
 80089cc:	b003      	add	sp, #12
 80089ce:	bd30      	pop	{r4, r5, pc}
 80089d0:	20001e04 	.word	0x20001e04

080089d4 <sbrk_aligned>:
 80089d4:	b570      	push	{r4, r5, r6, lr}
 80089d6:	4e0e      	ldr	r6, [pc, #56]	; (8008a10 <sbrk_aligned+0x3c>)
 80089d8:	460c      	mov	r4, r1
 80089da:	6831      	ldr	r1, [r6, #0]
 80089dc:	4605      	mov	r5, r0
 80089de:	b911      	cbnz	r1, 80089e6 <sbrk_aligned+0x12>
 80089e0:	f000 f8bc 	bl	8008b5c <_sbrk_r>
 80089e4:	6030      	str	r0, [r6, #0]
 80089e6:	4621      	mov	r1, r4
 80089e8:	4628      	mov	r0, r5
 80089ea:	f000 f8b7 	bl	8008b5c <_sbrk_r>
 80089ee:	1c43      	adds	r3, r0, #1
 80089f0:	d00a      	beq.n	8008a08 <sbrk_aligned+0x34>
 80089f2:	1cc4      	adds	r4, r0, #3
 80089f4:	f024 0403 	bic.w	r4, r4, #3
 80089f8:	42a0      	cmp	r0, r4
 80089fa:	d007      	beq.n	8008a0c <sbrk_aligned+0x38>
 80089fc:	1a21      	subs	r1, r4, r0
 80089fe:	4628      	mov	r0, r5
 8008a00:	f000 f8ac 	bl	8008b5c <_sbrk_r>
 8008a04:	3001      	adds	r0, #1
 8008a06:	d101      	bne.n	8008a0c <sbrk_aligned+0x38>
 8008a08:	f04f 34ff 	mov.w	r4, #4294967295
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	bd70      	pop	{r4, r5, r6, pc}
 8008a10:	20001e08 	.word	0x20001e08

08008a14 <_malloc_r>:
 8008a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a18:	1ccd      	adds	r5, r1, #3
 8008a1a:	f025 0503 	bic.w	r5, r5, #3
 8008a1e:	3508      	adds	r5, #8
 8008a20:	2d0c      	cmp	r5, #12
 8008a22:	bf38      	it	cc
 8008a24:	250c      	movcc	r5, #12
 8008a26:	2d00      	cmp	r5, #0
 8008a28:	4607      	mov	r7, r0
 8008a2a:	db01      	blt.n	8008a30 <_malloc_r+0x1c>
 8008a2c:	42a9      	cmp	r1, r5
 8008a2e:	d905      	bls.n	8008a3c <_malloc_r+0x28>
 8008a30:	230c      	movs	r3, #12
 8008a32:	603b      	str	r3, [r7, #0]
 8008a34:	2600      	movs	r6, #0
 8008a36:	4630      	mov	r0, r6
 8008a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a3c:	4e2e      	ldr	r6, [pc, #184]	; (8008af8 <_malloc_r+0xe4>)
 8008a3e:	f000 f89d 	bl	8008b7c <__malloc_lock>
 8008a42:	6833      	ldr	r3, [r6, #0]
 8008a44:	461c      	mov	r4, r3
 8008a46:	bb34      	cbnz	r4, 8008a96 <_malloc_r+0x82>
 8008a48:	4629      	mov	r1, r5
 8008a4a:	4638      	mov	r0, r7
 8008a4c:	f7ff ffc2 	bl	80089d4 <sbrk_aligned>
 8008a50:	1c43      	adds	r3, r0, #1
 8008a52:	4604      	mov	r4, r0
 8008a54:	d14d      	bne.n	8008af2 <_malloc_r+0xde>
 8008a56:	6834      	ldr	r4, [r6, #0]
 8008a58:	4626      	mov	r6, r4
 8008a5a:	2e00      	cmp	r6, #0
 8008a5c:	d140      	bne.n	8008ae0 <_malloc_r+0xcc>
 8008a5e:	6823      	ldr	r3, [r4, #0]
 8008a60:	4631      	mov	r1, r6
 8008a62:	4638      	mov	r0, r7
 8008a64:	eb04 0803 	add.w	r8, r4, r3
 8008a68:	f000 f878 	bl	8008b5c <_sbrk_r>
 8008a6c:	4580      	cmp	r8, r0
 8008a6e:	d13a      	bne.n	8008ae6 <_malloc_r+0xd2>
 8008a70:	6821      	ldr	r1, [r4, #0]
 8008a72:	3503      	adds	r5, #3
 8008a74:	1a6d      	subs	r5, r5, r1
 8008a76:	f025 0503 	bic.w	r5, r5, #3
 8008a7a:	3508      	adds	r5, #8
 8008a7c:	2d0c      	cmp	r5, #12
 8008a7e:	bf38      	it	cc
 8008a80:	250c      	movcc	r5, #12
 8008a82:	4629      	mov	r1, r5
 8008a84:	4638      	mov	r0, r7
 8008a86:	f7ff ffa5 	bl	80089d4 <sbrk_aligned>
 8008a8a:	3001      	adds	r0, #1
 8008a8c:	d02b      	beq.n	8008ae6 <_malloc_r+0xd2>
 8008a8e:	6823      	ldr	r3, [r4, #0]
 8008a90:	442b      	add	r3, r5
 8008a92:	6023      	str	r3, [r4, #0]
 8008a94:	e00e      	b.n	8008ab4 <_malloc_r+0xa0>
 8008a96:	6822      	ldr	r2, [r4, #0]
 8008a98:	1b52      	subs	r2, r2, r5
 8008a9a:	d41e      	bmi.n	8008ada <_malloc_r+0xc6>
 8008a9c:	2a0b      	cmp	r2, #11
 8008a9e:	d916      	bls.n	8008ace <_malloc_r+0xba>
 8008aa0:	1961      	adds	r1, r4, r5
 8008aa2:	42a3      	cmp	r3, r4
 8008aa4:	6025      	str	r5, [r4, #0]
 8008aa6:	bf18      	it	ne
 8008aa8:	6059      	strne	r1, [r3, #4]
 8008aaa:	6863      	ldr	r3, [r4, #4]
 8008aac:	bf08      	it	eq
 8008aae:	6031      	streq	r1, [r6, #0]
 8008ab0:	5162      	str	r2, [r4, r5]
 8008ab2:	604b      	str	r3, [r1, #4]
 8008ab4:	4638      	mov	r0, r7
 8008ab6:	f104 060b 	add.w	r6, r4, #11
 8008aba:	f000 f865 	bl	8008b88 <__malloc_unlock>
 8008abe:	f026 0607 	bic.w	r6, r6, #7
 8008ac2:	1d23      	adds	r3, r4, #4
 8008ac4:	1af2      	subs	r2, r6, r3
 8008ac6:	d0b6      	beq.n	8008a36 <_malloc_r+0x22>
 8008ac8:	1b9b      	subs	r3, r3, r6
 8008aca:	50a3      	str	r3, [r4, r2]
 8008acc:	e7b3      	b.n	8008a36 <_malloc_r+0x22>
 8008ace:	6862      	ldr	r2, [r4, #4]
 8008ad0:	42a3      	cmp	r3, r4
 8008ad2:	bf0c      	ite	eq
 8008ad4:	6032      	streq	r2, [r6, #0]
 8008ad6:	605a      	strne	r2, [r3, #4]
 8008ad8:	e7ec      	b.n	8008ab4 <_malloc_r+0xa0>
 8008ada:	4623      	mov	r3, r4
 8008adc:	6864      	ldr	r4, [r4, #4]
 8008ade:	e7b2      	b.n	8008a46 <_malloc_r+0x32>
 8008ae0:	4634      	mov	r4, r6
 8008ae2:	6876      	ldr	r6, [r6, #4]
 8008ae4:	e7b9      	b.n	8008a5a <_malloc_r+0x46>
 8008ae6:	230c      	movs	r3, #12
 8008ae8:	603b      	str	r3, [r7, #0]
 8008aea:	4638      	mov	r0, r7
 8008aec:	f000 f84c 	bl	8008b88 <__malloc_unlock>
 8008af0:	e7a1      	b.n	8008a36 <_malloc_r+0x22>
 8008af2:	6025      	str	r5, [r4, #0]
 8008af4:	e7de      	b.n	8008ab4 <_malloc_r+0xa0>
 8008af6:	bf00      	nop
 8008af8:	20001e04 	.word	0x20001e04

08008afc <_realloc_r>:
 8008afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b00:	4680      	mov	r8, r0
 8008b02:	4614      	mov	r4, r2
 8008b04:	460e      	mov	r6, r1
 8008b06:	b921      	cbnz	r1, 8008b12 <_realloc_r+0x16>
 8008b08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b0c:	4611      	mov	r1, r2
 8008b0e:	f7ff bf81 	b.w	8008a14 <_malloc_r>
 8008b12:	b92a      	cbnz	r2, 8008b20 <_realloc_r+0x24>
 8008b14:	f7ff ff12 	bl	800893c <_free_r>
 8008b18:	4625      	mov	r5, r4
 8008b1a:	4628      	mov	r0, r5
 8008b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b20:	f000 f838 	bl	8008b94 <_malloc_usable_size_r>
 8008b24:	4284      	cmp	r4, r0
 8008b26:	4607      	mov	r7, r0
 8008b28:	d802      	bhi.n	8008b30 <_realloc_r+0x34>
 8008b2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b2e:	d812      	bhi.n	8008b56 <_realloc_r+0x5a>
 8008b30:	4621      	mov	r1, r4
 8008b32:	4640      	mov	r0, r8
 8008b34:	f7ff ff6e 	bl	8008a14 <_malloc_r>
 8008b38:	4605      	mov	r5, r0
 8008b3a:	2800      	cmp	r0, #0
 8008b3c:	d0ed      	beq.n	8008b1a <_realloc_r+0x1e>
 8008b3e:	42bc      	cmp	r4, r7
 8008b40:	4622      	mov	r2, r4
 8008b42:	4631      	mov	r1, r6
 8008b44:	bf28      	it	cs
 8008b46:	463a      	movcs	r2, r7
 8008b48:	f7ff fed0 	bl	80088ec <memcpy>
 8008b4c:	4631      	mov	r1, r6
 8008b4e:	4640      	mov	r0, r8
 8008b50:	f7ff fef4 	bl	800893c <_free_r>
 8008b54:	e7e1      	b.n	8008b1a <_realloc_r+0x1e>
 8008b56:	4635      	mov	r5, r6
 8008b58:	e7df      	b.n	8008b1a <_realloc_r+0x1e>
	...

08008b5c <_sbrk_r>:
 8008b5c:	b538      	push	{r3, r4, r5, lr}
 8008b5e:	4d06      	ldr	r5, [pc, #24]	; (8008b78 <_sbrk_r+0x1c>)
 8008b60:	2300      	movs	r3, #0
 8008b62:	4604      	mov	r4, r0
 8008b64:	4608      	mov	r0, r1
 8008b66:	602b      	str	r3, [r5, #0]
 8008b68:	f7f7 fece 	bl	8000908 <_sbrk>
 8008b6c:	1c43      	adds	r3, r0, #1
 8008b6e:	d102      	bne.n	8008b76 <_sbrk_r+0x1a>
 8008b70:	682b      	ldr	r3, [r5, #0]
 8008b72:	b103      	cbz	r3, 8008b76 <_sbrk_r+0x1a>
 8008b74:	6023      	str	r3, [r4, #0]
 8008b76:	bd38      	pop	{r3, r4, r5, pc}
 8008b78:	20001e0c 	.word	0x20001e0c

08008b7c <__malloc_lock>:
 8008b7c:	4801      	ldr	r0, [pc, #4]	; (8008b84 <__malloc_lock+0x8>)
 8008b7e:	f000 b811 	b.w	8008ba4 <__retarget_lock_acquire_recursive>
 8008b82:	bf00      	nop
 8008b84:	20001e10 	.word	0x20001e10

08008b88 <__malloc_unlock>:
 8008b88:	4801      	ldr	r0, [pc, #4]	; (8008b90 <__malloc_unlock+0x8>)
 8008b8a:	f000 b80c 	b.w	8008ba6 <__retarget_lock_release_recursive>
 8008b8e:	bf00      	nop
 8008b90:	20001e10 	.word	0x20001e10

08008b94 <_malloc_usable_size_r>:
 8008b94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b98:	1f18      	subs	r0, r3, #4
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	bfbc      	itt	lt
 8008b9e:	580b      	ldrlt	r3, [r1, r0]
 8008ba0:	18c0      	addlt	r0, r0, r3
 8008ba2:	4770      	bx	lr

08008ba4 <__retarget_lock_acquire_recursive>:
 8008ba4:	4770      	bx	lr

08008ba6 <__retarget_lock_release_recursive>:
 8008ba6:	4770      	bx	lr

08008ba8 <_init>:
 8008ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008baa:	bf00      	nop
 8008bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bae:	bc08      	pop	{r3}
 8008bb0:	469e      	mov	lr, r3
 8008bb2:	4770      	bx	lr

08008bb4 <_fini>:
 8008bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bb6:	bf00      	nop
 8008bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bba:	bc08      	pop	{r3}
 8008bbc:	469e      	mov	lr, r3
 8008bbe:	4770      	bx	lr
