recheck 01/12/21 
diff thruwire.pcf ~/07118catzip/rtl/uart/noflowcntl/echotest.pcf
0a1
>  
3,5c4,6
< #set_io clk C8 
< set_io o_led B5 
< set_io i_sw B3
---
> set_io i_clk C8 
> set_io i_uart_rx B5 
> set_io o_uart_tx B3
echotest wks

U4B
ICE40-HX8K-CT256				echotest										PMODUSB
PM2-A2 IOT-223 B3 output wire	o_uart_tx B3 with respect to module --> to uart rx	2 
PM2-A3 IOT-214 B5 input  i_uart_rx B5 with respect to module	<-- from the uart tx 3 
																				PMODUSB

thruwire
PM2-A2 IOT-223 B3 input	wire	i_sw B3 with respect to module --> input to fpga
PM2-A3 IOT-214 B5 output wire	o_led B5 with respect to module <-- output from fpga

yosys -l simple.log -p 'synth_ice40 -abc9 -blif thruwire.blif -json thruwire.json' thruwire.v
=== thruwire ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0


nextpnr-ice40 --hx8k --pcf thruwire.pcf --json thruwire.json --asc thruwire.asc

 
icepack thruwire.asc thruwire.bin

icetime -d hx8k -c 100 thruwire.asc
// Reading input .asc file..
// Reading 8k chipdb file..
// Creating timing netlist..
// Timing estimate: 1.59 ns (627.41 MHz)
// Checking 10.00 ns (100.00 MHz) clock constraint: PASSED.
