Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 1.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : frame_timer.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : frame_timer
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : frame_timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 2
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd in Library work.
Entity <frame_timer> (Architecture <behavioral>) compiled.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.


Synthesizing Unit <frame_timer>.
    Related source file is C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd.
    Found 14-bit register for signal <sample>.
    Found 11-bit register for signal <line>.
    Found 2-bit register for signal <frame>.
    Found 14-bit comparator not equal for signal <$n0010> created at line 34.
    Found 11-bit comparator not equal for signal <$n0011> created at line 53.
    Found 14-bit adder for signal <$n0013> created at line 35.
    Found 14-bit comparator greatequal for signal <$n0014> created at line 36.
    Found 14-bit comparator lessequal for signal <$n0015> created at line 36.
    Found 11-bit adder for signal <$n0016> created at line 62.
    Found 11-bit comparator greatequal for signal <$n0017> created at line 63.
    Found 11-bit comparator lessequal for signal <$n0018> created at line 63.
    Found 2-bit adder for signal <$n0019> created at line 79.
    Found 1-bit register for signal <new_frame>.
    Found 1-bit register for signal <new_line>.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   6 Comparator(s).
Unit <frame_timer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  14-bit register                  : 1
  1-bit register                   : 2
  11-bit register                  : 1
  2-bit register                   : 1
# Adders/Subtractors               : 3
  14-bit adder                     : 1
  11-bit adder                     : 1
  2-bit adder                      : 1
# Comparators                      : 6
  14-bit comparator not equal      : 1
  11-bit comparator not equal      : 1
  14-bit comparator greatequal     : 1
  14-bit comparator lessequal      : 1
  11-bit comparator greatequal     : 1
  11-bit comparator lessequal      : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <frame_timer> ...

Merging netlists...

