Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sat Apr 01 14:57:14 2017
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPGA_TOP_timing_summary_routed.rpt -rpx FPGA_TOP_timing_summary_routed.rpx
| Design       : FPGA_TOP
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.251        0.000                      0                 8771        0.078        0.000                      0                 8755        7.500        0.000                       0                  4549  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
Clk_40M                                                                  {0.000 12.500}       25.000          40.000          
  feedback                                                               {0.000 12.500}       25.000          40.000          
  pll_40                                                                 {0.000 12.500}       25.000          40.000          
  pll_5                                                                  {0.000 100.000}      200.000         5.000           
VIRTUAL_pll_5                                                            {0.000 100.000}      200.000         5.000           
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
usb_clkout                                                               {0.000 10.417}       20.833          48.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_40M                                                                                                                                                                                                                    7.500        0.000                       0                     1  
  feedback                                                                                                                                                                                                                23.751        0.000                       0                     2  
  pll_40                                                                       4.001        0.000                      0                 4141        0.093        0.000                      0                 4141       12.000        0.000                       0                  2166  
  pll_5                                                                      196.528        0.000                      0                  127        0.121        0.000                      0                  127       13.360        0.000                       0                    97  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.670        0.000                      0                  653        0.098        0.000                      0                  653       15.370        0.000                       0                   343  
usb_clkout                                                                     0.251        0.000                      0                 3453        0.078        0.000                      0                 3453        9.286        0.000                       0                  1940  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pll_40         Clk_40M              0.536        0.000                      0                   19        5.552        0.000                      0                   19  
Clk_40M        pll_40               6.525        0.000                      0                    9        7.974        0.000                      0                    9  
pll_5          pll_40              20.746        0.000                      0                   45        0.291        0.000                      0                   37  
pll_40         pll_5               22.990        0.000                      0                    9        0.245        0.000                      0                    1  
pll_5          VIRTUAL_pll_5       87.821        0.000                      0                    2       10.055        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.972        0.000                      0                  118        0.107        0.000                      0                  118  
**async_default**                                                        pll_40                                                                   pll_40                                                                        21.349        0.000                      0                  135        0.181        0.000                      0                  135  
**async_default**                                                        pll_5                                                                    pll_5                                                                        197.891        0.000                      0                    4        0.504        0.000                      0                    4  
**async_default**                                                        usb_clkout                                                               usb_clkout                                                                    17.452        0.000                      0                  101        0.143        0.000                      0                  101  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_40M
  To Clock:  Clk_40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_40M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack        4.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_External_RAZ_Delay_Time_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.332ns  (logic 2.125ns (25.503%)  route 6.207ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 30.537 - 25.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 18.330 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.414    18.330    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.455 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=216, routed)         6.207    26.662    usb_control/USB_COMMAND[3]
    SLICE_X5Y82          FDCE                                         r  usb_control/Microroc_External_RAZ_Delay_Time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.338    30.537    usb_control/rst_n_0
    SLICE_X5Y82          FDCE                                         r  usb_control/Microroc_External_RAZ_Delay_Time_reg[3]/C
                         clock pessimism              0.223    30.759    
                         clock uncertainty           -0.057    30.703    
    SLICE_X5Y82          FDCE (Setup_fdce_C_D)       -0.039    30.664    usb_control/Microroc_External_RAZ_Delay_Time_reg[3]
  -------------------------------------------------------------------
                         required time                         30.664    
                         arrival time                         -26.662    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Read_reg_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.320ns  (logic 2.230ns (26.802%)  route 6.090ns (73.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 30.465 - 25.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 18.330 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.414    18.330    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.455 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=219, routed)         6.090    26.545    usb_control/USB_COMMAND[1]
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.105    26.650 r  usb_control/Microroc_param_Read_reg[63]_i_2/O
                         net (fo=1, routed)           0.000    26.650    usb_control/Microroc_param_Read_reg[63]_i_2_n_0
    SLICE_X10Y78         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.266    30.465    usb_control/rst_n_0
    SLICE_X10Y78         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[63]/C
                         clock pessimism              0.223    30.687    
                         clock uncertainty           -0.057    30.631    
    SLICE_X10Y78         FDCE (Setup_fdce_C_D)        0.074    30.705    usb_control/Microroc_param_Read_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         30.705    
                         arrival time                         -26.650    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_4Bit_DAC_chn_reg[22][3]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.239ns  (logic 2.125ns (25.793%)  route 6.114ns (74.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.538ns = ( 30.538 - 25.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 18.330 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.414    18.330    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.455 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=216, routed)         6.114    26.569    usb_control/USB_COMMAND[3]
    SLICE_X5Y83          FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[22][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.339    30.538    usb_control/rst_n_0
    SLICE_X5Y83          FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[22][3]/C
                         clock pessimism              0.223    30.760    
                         clock uncertainty           -0.057    30.704    
    SLICE_X5Y83          FDCE (Setup_fdce_C_D)       -0.047    30.657    usb_control/Microroc_4Bit_DAC_chn_reg[22][3]
  -------------------------------------------------------------------
                         required time                         30.657    
                         arrival time                         -26.569    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_Hold_Delay_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.217ns  (logic 2.125ns (25.862%)  route 6.092ns (74.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.538ns = ( 30.538 - 25.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 18.330 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.414    18.330    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.455 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=216, routed)         6.092    26.547    usb_control/USB_COMMAND[3]
    SLICE_X4Y84          FDCE                                         r  usb_control/Microroc_Hold_Delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.339    30.538    usb_control/rst_n_0
    SLICE_X4Y84          FDCE                                         r  usb_control/Microroc_Hold_Delay_reg[3]/C
                         clock pessimism              0.223    30.760    
                         clock uncertainty           -0.057    30.704    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)       -0.039    30.665    usb_control/Microroc_Hold_Delay_reg[3]
  -------------------------------------------------------------------
                         required time                         30.665    
                         arrival time                         -26.547    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_4Bit_DAC_chn_reg[32][3]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.204ns  (logic 2.125ns (25.903%)  route 6.079ns (74.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 30.543 - 25.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 18.330 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.414    18.330    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.455 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=216, routed)         6.079    26.534    usb_control/USB_COMMAND[3]
    SLICE_X3Y88          FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[32][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.344    30.543    usb_control/rst_n_0
    SLICE_X3Y88          FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[32][3]/C
                         clock pessimism              0.223    30.765    
                         clock uncertainty           -0.057    30.709    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)       -0.047    30.662    usb_control/Microroc_4Bit_DAC_chn_reg[32][3]
  -------------------------------------------------------------------
                         required time                         30.662    
                         arrival time                         -26.534    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Read_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.121ns  (logic 2.230ns (27.459%)  route 5.891ns (72.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 30.465 - 25.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 18.330 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.414    18.330    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.455 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=219, routed)         5.891    26.346    usb_control/USB_COMMAND[1]
    SLICE_X13Y78         LUT5 (Prop_lut5_I1_O)        0.105    26.451 r  usb_control/Microroc_param_Read_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    26.451    usb_control/Microroc_param_Read_reg[22]_i_1_n_0
    SLICE_X13Y78         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.266    30.465    usb_control/rst_n_0
    SLICE_X13Y78         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[22]/C
                         clock pessimism              0.223    30.687    
                         clock uncertainty           -0.057    30.631    
    SLICE_X13Y78         FDCE (Setup_fdce_C_D)        0.030    30.661    usb_control/Microroc_param_Read_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         30.661    
                         arrival time                         -26.451    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Read_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.121ns  (logic 2.230ns (27.459%)  route 5.891ns (72.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 30.465 - 25.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 18.330 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.414    18.330    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.455 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=219, routed)         5.891    26.346    usb_control/USB_COMMAND[1]
    SLICE_X13Y78         LUT5 (Prop_lut5_I2_O)        0.105    26.451 r  usb_control/Microroc_param_Read_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    26.451    usb_control/Microroc_param_Read_reg[29]_i_1_n_0
    SLICE_X13Y78         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.266    30.465    usb_control/rst_n_0
    SLICE_X13Y78         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[29]/C
                         clock pessimism              0.223    30.687    
                         clock uncertainty           -0.057    30.631    
    SLICE_X13Y78         FDCE (Setup_fdce_C_D)        0.032    30.663    usb_control/Microroc_param_Read_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         30.663    
                         arrival time                         -26.451    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_4Bit_DAC_chn_reg[26][3]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.102ns  (logic 2.125ns (26.227%)  route 5.977ns (73.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 30.540 - 25.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 18.330 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.414    18.330    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.455 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=216, routed)         5.977    26.432    usb_control/USB_COMMAND[3]
    SLICE_X3Y84          FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.341    30.540    usb_control/rst_n_0
    SLICE_X3Y84          FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[26][3]/C
                         clock pessimism              0.223    30.762    
                         clock uncertainty           -0.057    30.706    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)       -0.047    30.659    usb_control/Microroc_4Bit_DAC_chn_reg[26][3]
  -------------------------------------------------------------------
                         required time                         30.659    
                         arrival time                         -26.432    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Read_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.135ns  (logic 2.244ns (27.584%)  route 5.891ns (72.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 30.465 - 25.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 18.330 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.414    18.330    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.455 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=219, routed)         5.891    26.346    usb_control/USB_COMMAND[1]
    SLICE_X13Y78         LUT5 (Prop_lut5_I3_O)        0.119    26.465 r  usb_control/Microroc_param_Read_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    26.465    usb_control/Microroc_param_Read_reg[23]_i_1_n_0
    SLICE_X13Y78         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.266    30.465    usb_control/rst_n_0
    SLICE_X13Y78         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[23]/C
                         clock pessimism              0.223    30.687    
                         clock uncertainty           -0.057    30.631    
    SLICE_X13Y78         FDCE (Setup_fdce_C_D)        0.069    30.700    usb_control/Microroc_param_Read_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         30.700    
                         arrival time                         -26.465    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Read_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.135ns  (logic 2.244ns (27.584%)  route 5.891ns (72.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 30.465 - 25.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 18.330 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.414    18.330    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.455 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=219, routed)         5.891    26.346    usb_control/USB_COMMAND[1]
    SLICE_X13Y78         LUT5 (Prop_lut5_I2_O)        0.119    26.465 r  usb_control/Microroc_param_Read_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    26.465    usb_control/Microroc_param_Read_reg[30]_i_1_n_0
    SLICE_X13Y78         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.266    30.465    usb_control/rst_n_0
    SLICE_X13Y78         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[30]/C
                         clock pessimism              0.223    30.687    
                         clock uncertainty           -0.057    30.631    
    SLICE_X13Y78         FDCE (Setup_fdce_C_D)        0.069    30.700    usb_control/Microroc_param_Read_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         30.700    
                         arrival time                         -26.465    
  -------------------------------------------------------------------
                         slack                                  4.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[449]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[465]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.384%)  route 0.242ns (53.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.561     2.040    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X54Y90         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[449]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.164     2.204 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[449]/Q
                         net (fo=1, routed)           0.242     2.445    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[449]
    SLICE_X51Y90         LUT3 (Prop_lut3_I0_O)        0.045     2.490 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[465]_i_1/O
                         net (fo=1, routed)           0.000     2.490    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[465]_i_1_n_0
    SLICE_X51Y90         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[465]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.832     2.598    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X51Y90         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[465]/C
                         clock pessimism             -0.292     2.306    
    SLICE_X51Y90         FDCE (Hold_fdce_C_D)         0.092     2.398    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[465]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/SC_test_control/All_Chn_Param_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[39]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.241%)  route 0.265ns (58.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.560     2.039    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X48Y85         FDCE                                         r  Microroc_SCurveTest/SC_test_control/All_Chn_Param_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     2.180 r  Microroc_SCurveTest/SC_test_control/All_Chn_Param_reg[13]/Q
                         net (fo=5, routed)           0.265     2.445    Microroc_SCurveTest/SC_test_control/All_Chn_Param__0[13]
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.045     2.490 r  Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask[39]_i_1/O
                         net (fo=1, routed)           0.000     2.490    Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask[39]_i_1_n_0
    SLICE_X52Y84         FDPE                                         r  Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.826     2.592    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X52Y84         FDPE                                         r  Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[39]/C
                         clock pessimism             -0.292     2.300    
    SLICE_X52Y84         FDPE (Hold_fdpe_C_D)         0.092     2.392    Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[504]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[520]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.985%)  route 0.268ns (59.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.556     2.035    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X53Y82         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[504]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     2.176 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[504]/Q
                         net (fo=1, routed)           0.268     2.443    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[504]
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.045     2.488 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[520]_i_1/O
                         net (fo=1, routed)           0.000     2.488    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[520]_i_1_n_0
    SLICE_X47Y80         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[520]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.825     2.591    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X47Y80         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[520]/C
                         clock pessimism             -0.292     2.299    
    SLICE_X47Y80         FDCE (Hold_fdce_C_D)         0.091     2.390    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[520]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[343]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[359]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.314%)  route 0.264ns (58.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.565     2.044    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X40Y92         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[343]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDCE (Prop_fdce_C_Q)         0.141     2.185 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[343]/Q
                         net (fo=1, routed)           0.264     2.449    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[343]
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.045     2.494 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[359]_i_1/O
                         net (fo=1, routed)           0.000     2.494    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[359]_i_1_n_0
    SLICE_X52Y89         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[359]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.830     2.596    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X52Y89         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[359]/C
                         clock pessimism             -0.292     2.304    
    SLICE_X52Y89         FDCE (Hold_fdce_C_D)         0.091     2.395    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[359]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[450]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[466]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.548%)  route 0.273ns (59.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.561     2.040    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X55Y90         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[450]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[450]/Q
                         net (fo=1, routed)           0.273     2.453    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[450]
    SLICE_X51Y89         LUT3 (Prop_lut3_I0_O)        0.045     2.498 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[466]_i_1/O
                         net (fo=1, routed)           0.000     2.498    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[466]_i_1_n_0
    SLICE_X51Y89         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.831     2.597    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X51Y89         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[466]/C
                         clock pessimism             -0.292     2.305    
    SLICE_X51Y89         FDCE (Hold_fdce_C_D)         0.091     2.396    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[466]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[467]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[483]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.263%)  route 0.276ns (59.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.558     2.037    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X55Y85         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141     2.178 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[467]/Q
                         net (fo=1, routed)           0.276     2.454    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[467]
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.045     2.499 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[483]_i_1/O
                         net (fo=1, routed)           0.000     2.499    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[483]_i_1_n_0
    SLICE_X51Y85         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[483]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.828     2.594    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X51Y85         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[483]/C
                         clock pessimism             -0.292     2.302    
    SLICE_X51Y85         FDCE (Hold_fdce_C_D)         0.092     2.394    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[483]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 usb_control/Microroc_param_Read_reg_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.561     2.040    usb_control/rst_n_0
    SLICE_X11Y76         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  usb_control/Microroc_param_Read_reg_reg[36]/Q
                         net (fo=1, routed)           0.053     2.234    Microroc_u1/SC_Readreg/Microroc_Param/Q[20]
    SLICE_X10Y76         LUT3 (Prop_lut3_I1_O)        0.045     2.279 r  Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg[36]_i_1/O
                         net (fo=1, routed)           0.000     2.279    Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg[36]_i_1_n_0
    SLICE_X10Y76         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.829     2.595    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X10Y76         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[36]/C
                         clock pessimism             -0.542     2.053    
    SLICE_X10Y76         FDCE (Hold_fdce_C_D)         0.121     2.174    Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 15.086 - 12.500 ) 
    Source Clock Delay      (SCD):    2.031ns = ( 14.531 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.552    14.531    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y73         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.146    14.677 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055    14.732    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X61Y73         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.820    15.086    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X61Y73         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.555    14.531    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.085    14.616    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        -14.616    
                         arrival time                          14.732    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 15.086 - 12.500 ) 
    Source Clock Delay      (SCD):    2.031ns = ( 14.531 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.552    14.531    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y73         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.146    14.677 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055    14.732    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X61Y73         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.820    15.086    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X61Y73         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.555    14.531    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.083    14.614    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.614    
                         arrival time                          14.732    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[401]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[417]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.490%)  route 0.295ns (58.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.562     2.041    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X50Y91         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[401]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.164     2.205 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[401]/Q
                         net (fo=1, routed)           0.295     2.499    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[401]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.045     2.544 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[417]_i_1/O
                         net (fo=1, routed)           0.000     2.544    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[417]_i_1_n_0
    SLICE_X54Y91         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[417]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.831     2.597    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X54Y91         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[417]/C
                         clock pessimism             -0.292     2.305    
    SLICE_X54Y91         FDCE (Hold_fdce_C_D)         0.121     2.426    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[417]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y26     Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y26     Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y15     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y14     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y14     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y36     usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y28     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y15     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y0    Clk_Gen/BUFG_gclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X52Y75     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X52Y75     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X52Y75     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X30Y66     Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X31Y65     Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X31Y65     Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X31Y65     Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X56Y81     usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X56Y82     usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X57Y81     usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X53Y90     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[84]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X53Y91     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[85]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X53Y88     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[86]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X53Y88     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[87]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X39Y88     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[90]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X39Y90     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[91]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X45Y90     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[92]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X45Y90     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[93]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X41Y87     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[94]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X52Y86     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[96]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack      196.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.528ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.983ns (29.267%)  route 2.376ns (70.733%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 205.468 - 200.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.377     5.792    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X11Y69         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.348     6.140 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.664     6.805    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.262     7.067 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_6/O
                         net (fo=1, routed)           0.568     7.635    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_6_n_0
    SLICE_X10Y68         LUT5 (Prop_lut5_I4_O)        0.268     7.903 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.662     8.565    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_2_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.105     8.670 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.482     9.151    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y69         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.269   205.468    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X10Y69         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.301   205.768    
                         clock uncertainty           -0.074   205.695    
    SLICE_X10Y69         FDPE (Setup_fdpe_C_D)       -0.015   205.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                        205.680    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                196.528    

Slack (MET) :             196.773ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 2.230ns (70.331%)  route 0.941ns (29.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 205.467 - 200.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.408     5.824    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y28         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.125     7.949 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.941     8.890    Microroc_u1/SC_Readreg/BitShift/dout[13]
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.105     8.995 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[13]_i_1/O
                         net (fo=1, routed)           0.000     8.995    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[13]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.268   205.467    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X8Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[13]/C
                         clock pessimism              0.299   205.765    
                         clock uncertainty           -0.074   205.692    
    SLICE_X8Y70          FDCE (Setup_fdce_C_D)        0.076   205.768    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[13]
  -------------------------------------------------------------------
                         required time                        205.768    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                196.773    

Slack (MET) :             196.858ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 2.230ns (72.352%)  route 0.852ns (27.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 205.468 - 200.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.408     5.824    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y28         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.125     7.949 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.852     8.801    Microroc_u1/SC_Readreg/BitShift/dout[11]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.105     8.906 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[11]_i_1/O
                         net (fo=1, routed)           0.000     8.906    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[11]_i_1_n_0
    SLICE_X8Y69          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.269   205.468    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X8Y69          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[11]/C
                         clock pessimism              0.299   205.766    
                         clock uncertainty           -0.074   205.693    
    SLICE_X8Y69          FDCE (Setup_fdce_C_D)        0.072   205.765    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[11]
  -------------------------------------------------------------------
                         required time                        205.765    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                196.858    

Slack (MET) :             196.884ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.878ns (29.199%)  route 2.129ns (70.801%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 205.465 - 200.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.439     5.854    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X7Y72          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.379     6.233 r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.710     6.944    Microroc_u1/SC_Readreg/BitShift/data_cnt_reg__0[0]
    SLICE_X7Y72          LUT4 (Prop_lut4_I1_O)        0.119     7.063 f  Microroc_u1/SC_Readreg/BitShift/i__i_1/O
                         net (fo=2, routed)           0.519     7.582    Microroc_u1/SC_Readreg/BitShift/i__i_1_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.275     7.857 r  Microroc_u1/SC_Readreg/BitShift//i_/O
                         net (fo=3, routed)           0.900     8.756    Microroc_u1/SC_Readreg/BitShift//i__n_0
    SLICE_X10Y71         LUT5 (Prop_lut5_I4_O)        0.105     8.861 r  Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.861    Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State[2]_i_1__1_n_0
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.266   205.465    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[2]/C
                         clock pessimism              0.283   205.747    
                         clock uncertainty           -0.074   205.674    
    SLICE_X10Y71         FDCE (Setup_fdce_C_D)        0.072   205.746    Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[2]
  -------------------------------------------------------------------
                         required time                        205.746    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                196.884    

Slack (MET) :             196.994ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 2.230ns (75.718%)  route 0.715ns (24.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 205.465 - 200.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.408     5.824    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y28         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     7.949 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           0.715     8.664    Microroc_u1/SC_Readreg/BitShift/dout[7]
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.105     8.769 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[7]_i_1/O
                         net (fo=1, routed)           0.000     8.769    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[7]_i_1_n_0
    SLICE_X8Y71          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.266   205.465    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X8Y71          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/C
                         clock pessimism              0.299   205.763    
                         clock uncertainty           -0.074   205.690    
    SLICE_X8Y71          FDCE (Setup_fdce_C_D)        0.074   205.764    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]
  -------------------------------------------------------------------
                         required time                        205.764    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                196.994    

Slack (MET) :             197.027ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.773ns (29.436%)  route 1.853ns (70.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 205.467 - 200.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.439     5.854    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X7Y72          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.379     6.233 f  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.710     6.944    Microroc_u1/SC_Readreg/BitShift/data_cnt_reg__0[0]
    SLICE_X7Y72          LUT4 (Prop_lut4_I1_O)        0.119     7.063 r  Microroc_u1/SC_Readreg/BitShift/i__i_1/O
                         net (fo=2, routed)           0.517     7.580    Microroc_u1/SC_Readreg/BitShift/i__i_1_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I2_O)        0.275     7.855 r  Microroc_u1/SC_Readreg/BitShift/__0/i_/O
                         net (fo=16, routed)          0.626     8.481    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit
    SLICE_X9Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.268   205.467    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X9Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[0]/C
                         clock pessimism              0.283   205.749    
                         clock uncertainty           -0.074   205.676    
    SLICE_X9Y70          FDCE (Setup_fdce_C_CE)      -0.168   205.508    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[0]
  -------------------------------------------------------------------
                         required time                        205.508    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                197.027    

Slack (MET) :             197.027ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.773ns (29.436%)  route 1.853ns (70.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 205.467 - 200.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.439     5.854    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X7Y72          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.379     6.233 f  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.710     6.944    Microroc_u1/SC_Readreg/BitShift/data_cnt_reg__0[0]
    SLICE_X7Y72          LUT4 (Prop_lut4_I1_O)        0.119     7.063 r  Microroc_u1/SC_Readreg/BitShift/i__i_1/O
                         net (fo=2, routed)           0.517     7.580    Microroc_u1/SC_Readreg/BitShift/i__i_1_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I2_O)        0.275     7.855 r  Microroc_u1/SC_Readreg/BitShift/__0/i_/O
                         net (fo=16, routed)          0.626     8.481    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit
    SLICE_X9Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.268   205.467    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X9Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/C
                         clock pessimism              0.283   205.749    
                         clock uncertainty           -0.074   205.676    
    SLICE_X9Y70          FDCE (Setup_fdce_C_CE)      -0.168   205.508    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]
  -------------------------------------------------------------------
                         required time                        205.508    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                197.027    

Slack (MET) :             197.027ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.773ns (29.436%)  route 1.853ns (70.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 205.467 - 200.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.439     5.854    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X7Y72          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.379     6.233 f  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.710     6.944    Microroc_u1/SC_Readreg/BitShift/data_cnt_reg__0[0]
    SLICE_X7Y72          LUT4 (Prop_lut4_I1_O)        0.119     7.063 r  Microroc_u1/SC_Readreg/BitShift/i__i_1/O
                         net (fo=2, routed)           0.517     7.580    Microroc_u1/SC_Readreg/BitShift/i__i_1_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I2_O)        0.275     7.855 r  Microroc_u1/SC_Readreg/BitShift/__0/i_/O
                         net (fo=16, routed)          0.626     8.481    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit
    SLICE_X9Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.268   205.467    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X9Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[1]/C
                         clock pessimism              0.283   205.749    
                         clock uncertainty           -0.074   205.676    
    SLICE_X9Y70          FDCE (Setup_fdce_C_CE)      -0.168   205.508    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[1]
  -------------------------------------------------------------------
                         required time                        205.508    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                197.027    

Slack (MET) :             197.027ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.773ns (29.436%)  route 1.853ns (70.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 205.467 - 200.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.439     5.854    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X7Y72          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.379     6.233 f  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.710     6.944    Microroc_u1/SC_Readreg/BitShift/data_cnt_reg__0[0]
    SLICE_X7Y72          LUT4 (Prop_lut4_I1_O)        0.119     7.063 r  Microroc_u1/SC_Readreg/BitShift/i__i_1/O
                         net (fo=2, routed)           0.517     7.580    Microroc_u1/SC_Readreg/BitShift/i__i_1_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I2_O)        0.275     7.855 r  Microroc_u1/SC_Readreg/BitShift/__0/i_/O
                         net (fo=16, routed)          0.626     8.481    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit
    SLICE_X9Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.268   205.467    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X9Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[2]/C
                         clock pessimism              0.283   205.749    
                         clock uncertainty           -0.074   205.676    
    SLICE_X9Y70          FDCE (Setup_fdce_C_CE)      -0.168   205.508    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[2]
  -------------------------------------------------------------------
                         required time                        205.508    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                197.027    

Slack (MET) :             197.048ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 2.230ns (77.052%)  route 0.664ns (22.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 205.468 - 200.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.408     5.824    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y28         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.125     7.949 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.664     8.613    Microroc_u1/SC_Readreg/BitShift/dout[10]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.105     8.718 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[10]_i_1/O
                         net (fo=1, routed)           0.000     8.718    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[10]_i_1_n_0
    SLICE_X8Y69          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.269   205.468    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X8Y69          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[10]/C
                         clock pessimism              0.299   205.766    
                         clock uncertainty           -0.074   205.693    
    SLICE_X8Y69          FDCE (Setup_fdce_C_D)        0.074   205.767    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[10]
  -------------------------------------------------------------------
                         required time                        205.767    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                197.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.566     2.045    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDCE (Prop_fdce_C_Q)         0.141     2.186 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.241    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X11Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.835     2.601    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.556     2.045    
    SLICE_X11Y68         FDCE (Hold_fdce_C_D)         0.075     2.120    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.566     2.045    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDCE (Prop_fdce_C_Q)         0.141     2.186 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.241    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X11Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.835     2.601    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.556     2.045    
    SLICE_X11Y68         FDCE (Hold_fdce_C_D)         0.071     2.116    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.464%)  route 0.216ns (60.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.565     2.044    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y69          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDCE (Prop_fdce_C_Q)         0.141     2.185 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=4, routed)           0.216     2.401    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][5]
    RAMB18_X0Y28         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.867     2.633    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y28         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.542     2.091    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.274    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X9Y72          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     2.183 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.066     2.248    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/out
    SLICE_X9Y72          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.831     2.597    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X9Y72          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.555     2.042    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.075     2.117    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.789%)  route 0.097ns (34.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X9Y72          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     2.183 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.097     2.279    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg
    SLICE_X8Y72          LUT2 (Prop_lut2_I1_O)        0.045     2.324 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000     2.324    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1
    SLICE_X8Y72          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.831     2.597    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y72          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.542     2.055    
    SLICE_X8Y72          FDPE (Hold_fdpe_C_D)         0.120     2.175    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.556%)  route 0.050ns (19.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.564     2.043    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X8Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.164     2.207 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[14]/Q
                         net (fo=1, routed)           0.050     2.257    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg_n_0_[14]
    SLICE_X9Y70          LUT4 (Prop_lut4_I2_O)        0.045     2.302 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[15]_i_1/O
                         net (fo=1, routed)           0.000     2.302    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[15]_i_1_n_0
    SLICE_X9Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.833     2.599    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X9Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/C
                         clock pessimism             -0.543     2.056    
    SLICE_X9Y70          FDCE (Hold_fdce_C_D)         0.091     2.147    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.566     2.045    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X10Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     2.209 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.264    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X10Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.835     2.601    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X10Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.556     2.045    
    SLICE_X10Y68         FDCE (Hold_fdce_C_D)         0.060     2.105    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.567     2.046    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X10Y67         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.164     2.210 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.265    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X10Y67         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.836     2.602    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X10Y67         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.556     2.046    
    SLICE_X10Y67         FDCE (Hold_fdce_C_D)         0.060     2.106    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.568     2.047    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X10Y66         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.164     2.211 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     2.266    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X10Y66         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.837     2.603    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X10Y66         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.556     2.047    
    SLICE_X10Y66         FDCE (Hold_fdce_C_D)         0.060     2.107    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.591     2.070    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y72          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDPE (Prop_fdpe_C_Q)         0.164     2.234 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.289    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X6Y72          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.859     2.625    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y72          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.555     2.070    
    SLICE_X6Y72          FDPE (Hold_fdpe_C_D)         0.060     2.130    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_5
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y28     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y1    Clk_Gen/BUFG_Clk_5M/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y71      Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y71      Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y71     Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y71     Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X6Y73      Microroc_u1/SC_Readreg/BitShift/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y73      Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y72      Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X6Y73      Microroc_u1/SC_Readreg/BitShift/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y73      Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y69      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y69      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y69      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y69      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y73      Microroc_u1/SC_Readreg/BitShift/start_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y66     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y66     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y66     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y71     Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y71     Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X6Y73      Microroc_u1/SC_Readreg/BitShift/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y73      Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y72      Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y72      Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y72      Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y72      Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.288ns (20.460%)  route 5.007ns (79.540%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 35.802 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.990     6.272    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.105     6.377 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next_i_2/O
                         net (fo=1, routed)           0.655     7.032    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next_i_2_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.119     7.151 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next_i_1/O
                         net (fo=11, routed)          0.946     8.098    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[8][0]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.267     8.365 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next/O
                         net (fo=1, routed)           0.551     8.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.105     9.021 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__3/O
                         net (fo=1, routed)           0.317     9.338    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[10]
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.105     9.443 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_dout_i_1/O
                         net (fo=1, routed)           0.000     9.443    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__4
    SLICE_X41Y59         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.268    35.802    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/CLK
    SLICE_X41Y59         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                         clock pessimism              0.315    36.117    
                         clock uncertainty           -0.035    36.081    
    SLICE_X41Y59         FDRE (Setup_fdre_C_D)        0.032    36.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg
  -------------------------------------------------------------------
                         required time                         36.113    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                 26.670    

Slack (MET) :             26.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.007ns (17.453%)  route 4.763ns (82.547%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.377     6.435    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.540 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.237     7.777    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I1_O)        0.105     7.882 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.251     8.133    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X55Y52         LUT4 (Prop_lut4_I3_O)        0.105     8.238 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.679     8.917    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y50         FDRE (Setup_fdre_C_CE)      -0.168    35.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         35.846    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 26.929    

Slack (MET) :             26.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.007ns (17.453%)  route 4.763ns (82.547%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.377     6.435    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.540 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.237     7.777    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I1_O)        0.105     7.882 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.251     8.133    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X55Y52         LUT4 (Prop_lut4_I3_O)        0.105     8.238 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.679     8.917    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y50         FDRE (Setup_fdre_C_CE)      -0.168    35.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         35.846    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 26.929    

Slack (MET) :             26.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.007ns (17.453%)  route 4.763ns (82.547%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.377     6.435    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.540 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.237     7.777    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I1_O)        0.105     7.882 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.251     8.133    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X55Y52         LUT4 (Prop_lut4_I3_O)        0.105     8.238 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.679     8.917    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y50         FDRE (Setup_fdre_C_CE)      -0.168    35.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         35.846    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 26.929    

Slack (MET) :             26.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.007ns (17.453%)  route 4.763ns (82.547%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.377     6.435    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.540 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.237     7.777    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I1_O)        0.105     7.882 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.251     8.133    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X55Y52         LUT4 (Prop_lut4_I3_O)        0.105     8.238 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.679     8.917    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y50         FDRE (Setup_fdre_C_CE)      -0.168    35.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         35.846    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 26.929    

Slack (MET) :             26.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.007ns (17.453%)  route 4.763ns (82.547%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.377     6.435    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.540 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.237     7.777    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I1_O)        0.105     7.882 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.251     8.133    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X55Y52         LUT4 (Prop_lut4_I3_O)        0.105     8.238 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.679     8.917    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y50         FDRE (Setup_fdre_C_CE)      -0.168    35.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         35.846    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 26.929    

Slack (MET) :             26.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.007ns (17.453%)  route 4.763ns (82.547%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.377     6.435    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.540 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.237     7.777    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I1_O)        0.105     7.882 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.251     8.133    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X55Y52         LUT4 (Prop_lut4_I3_O)        0.105     8.238 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.679     8.917    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y50         FDRE (Setup_fdre_C_CE)      -0.168    35.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         35.846    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 26.929    

Slack (MET) :             26.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.007ns (17.453%)  route 4.763ns (82.547%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.377     6.435    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.540 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.237     7.777    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I1_O)        0.105     7.882 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.251     8.133    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X55Y52         LUT4 (Prop_lut4_I3_O)        0.105     8.238 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.679     8.917    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X59Y50         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y50         FDRE (Setup_fdre_C_CE)      -0.168    35.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         35.846    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 26.929    

Slack (MET) :             26.941ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 1.007ns (17.490%)  route 4.751ns (82.510%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.377     6.435    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.540 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.237     7.777    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I1_O)        0.105     7.882 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.251     8.133    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X55Y52         LUT4 (Prop_lut4_I3_O)        0.105     8.238 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.667     8.905    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y51         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X59Y51         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y51         FDRE (Setup_fdre_C_CE)      -0.168    35.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         35.846    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                 26.941    

Slack (MET) :             26.941ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 1.007ns (17.490%)  route 4.751ns (82.510%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.377     6.435    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.540 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.237     7.777    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I1_O)        0.105     7.882 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.251     8.133    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X55Y52         LUT4 (Prop_lut4_I3_O)        0.105     8.238 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.667     8.905    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y51         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X59Y51         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y51         FDRE (Setup_fdre_C_CE)      -0.168    35.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         35.846    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                 26.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.141     1.540 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.120     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X50Y55         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y55         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.388     1.415    
    SLICE_X50Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.562    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X53Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X53Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.832     1.802    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X53Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.404     1.398    
    SLICE_X53Y56         FDCE (Hold_fdce_C_D)         0.076     1.474    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X49Y61         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.055     1.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X49Y61         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X49Y61         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                         clock pessimism             -0.405     1.398    
    SLICE_X49Y61         FDCE (Hold_fdce_C_D)         0.075     1.473    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X49Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     1.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X49Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X49Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.405     1.398    
    SLICE_X49Y60         FDCE (Hold_fdce_C_D)         0.075     1.473    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X49Y58         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141     1.540 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.055     1.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X49Y58         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.834     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X49Y58         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.405     1.399    
    SLICE_X49Y58         FDCE (Hold_fdce_C_D)         0.075     1.474    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X57Y55         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.540 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X57Y55         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X57Y55         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.404     1.399    
    SLICE_X57Y55         FDPE (Hold_fdpe_C_D)         0.075     1.474    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.902%)  route 0.131ns (48.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.564     1.400    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X49Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.141     1.541 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.131     1.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X50Y54         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y54         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.368     1.435    
    SLICE_X50Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.549    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X49Y58         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141     1.540 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.055     1.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X49Y58         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.834     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X49Y58         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -0.405     1.399    
    SLICE_X49Y58         FDCE (Hold_fdce_C_D)         0.071     1.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X53Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X53Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.832     1.802    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X53Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.404     1.398    
    SLICE_X53Y56         FDCE (Hold_fdce_C_D)         0.071     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X52Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.057     1.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X52Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.832     1.802    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X52Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.404     1.398    
    SLICE_X52Y54         FDCE (Hold_fdce_C_D)         0.071     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y2  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X54Y50   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X54Y50   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X54Y50   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X57Y49   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X57Y49   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X57Y50   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X54Y50   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X54Y50   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X57Y50   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y53   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y53   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y55   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y53   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y53   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_pktend
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 3.788ns (64.177%)  route 2.114ns (35.823%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.430     4.645    usb_cy7c68013A/CLK
    SLICE_X89Y127        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.379     5.024 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=11, routed)          0.405     5.429    usb_cy7c68013A/State[1]
    SLICE_X88Y127        LUT3 (Prop_lut3_I0_O)        0.105     5.534 r  usb_cy7c68013A/usb_pktend_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.710     7.243    usb_pktend_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.304    10.547 r  usb_pktend_OBUF_inst/O
                         net (fo=0)                   0.000    10.547    usb_pktend
    G1                                                                r  usb_pktend (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_slwr
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 3.778ns (64.729%)  route 2.058ns (35.271%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.430     4.645    usb_cy7c68013A/CLK
    SLICE_X89Y127        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.379     5.024 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=10, routed)          0.521     5.544    usb_cy7c68013A/State[2]
    SLICE_X89Y126        LUT3 (Prop_lut3_I0_O)        0.105     5.649 r  usb_cy7c68013A/usb_slwr_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.538     7.187    usb_slwr_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.294    10.481 r  usb_slwr_OBUF_inst/O
                         net (fo=0)                   0.000    10.481    usb_slwr
    H2                                                                r  usb_slwr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_sloe
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 3.785ns (66.612%)  route 1.897ns (33.388%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.430     4.645    usb_cy7c68013A/CLK
    SLICE_X87Y127        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.379     5.024 f  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=10, routed)          0.477     5.501    usb_cy7c68013A/State[0]
    SLICE_X88Y127        LUT3 (Prop_lut3_I0_O)        0.105     5.606 r  usb_cy7c68013A/usb_sloe_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.420     7.026    usb_slrd_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.301    10.327 r  usb_sloe_OBUF_inst/O
                         net (fo=0)                   0.000    10.327    usb_sloe
    K2                                                                r  usb_sloe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_slrd
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 3.779ns (67.068%)  route 1.855ns (32.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.430     4.645    usb_cy7c68013A/CLK
    SLICE_X87Y127        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.379     5.024 f  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=10, routed)          0.477     5.501    usb_cy7c68013A/State[0]
    SLICE_X88Y127        LUT3 (Prop_lut3_I0_O)        0.105     5.606 r  usb_cy7c68013A/usb_sloe_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.378     6.984    usb_slrd_OBUF
    H3                   OBUF (Prop_obuf_I_O)         3.295    10.279 r  usb_slrd_OBUF_inst/O
                         net (fo=0)                   0.000    10.279    usb_slrd
    H3                                                                r  usb_slrd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 usb_flagb
                            (input port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.517ns (24.493%)  route 1.593ns (75.507%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 22.338 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    L1                                                0.000    15.000 f  usb_flagb (IN)
                         net (fo=0)                   0.000    15.000    usb_flagb
    L1                   IBUF (Prop_ibuf_I_O)         0.461    15.461 f  usb_flagb_IBUF_inst/O
                         net (fo=5, routed)           0.944    16.405    usb_cy7c68013A/usb_flagb_IBUF
    SLICE_X81Y94         LUT4 (Prop_lut4_I0_O)        0.056    16.461 r  usb_cy7c68013A/FD_BUS_OUT[15]_i_1/O
                         net (fo=16, routed)          0.649    17.110    usb_cy7c68013A/FD_BUS_OUT
    SLICE_X72Y74         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    21.086 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    21.731    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.757 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.582    22.338    usb_cy7c68013A/CLK
    SLICE_X72Y74         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[2]/C
                         clock pessimism              0.000    22.338    
                         clock uncertainty           -0.035    22.303    
    SLICE_X72Y74         FDRE (Setup_fdre_C_CE)      -0.058    22.245    usb_cy7c68013A/FD_BUS_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -17.110    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 usb_flagb
                            (input port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.517ns (24.493%)  route 1.593ns (75.507%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 22.338 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    L1                                                0.000    15.000 f  usb_flagb (IN)
                         net (fo=0)                   0.000    15.000    usb_flagb
    L1                   IBUF (Prop_ibuf_I_O)         0.461    15.461 f  usb_flagb_IBUF_inst/O
                         net (fo=5, routed)           0.944    16.405    usb_cy7c68013A/usb_flagb_IBUF
    SLICE_X81Y94         LUT4 (Prop_lut4_I0_O)        0.056    16.461 r  usb_cy7c68013A/FD_BUS_OUT[15]_i_1/O
                         net (fo=16, routed)          0.649    17.110    usb_cy7c68013A/FD_BUS_OUT
    SLICE_X72Y74         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    21.086 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    21.731    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.757 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.582    22.338    usb_cy7c68013A/CLK
    SLICE_X72Y74         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[3]/C
                         clock pessimism              0.000    22.338    
                         clock uncertainty           -0.035    22.303    
    SLICE_X72Y74         FDRE (Setup_fdre_C_CE)      -0.058    22.245    usb_cy7c68013A/FD_BUS_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -17.110    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 usb_flagb
                            (input port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.517ns (24.493%)  route 1.593ns (75.507%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 22.338 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    L1                                                0.000    15.000 f  usb_flagb (IN)
                         net (fo=0)                   0.000    15.000    usb_flagb
    L1                   IBUF (Prop_ibuf_I_O)         0.461    15.461 f  usb_flagb_IBUF_inst/O
                         net (fo=5, routed)           0.944    16.405    usb_cy7c68013A/usb_flagb_IBUF
    SLICE_X81Y94         LUT4 (Prop_lut4_I0_O)        0.056    16.461 r  usb_cy7c68013A/FD_BUS_OUT[15]_i_1/O
                         net (fo=16, routed)          0.649    17.110    usb_cy7c68013A/FD_BUS_OUT
    SLICE_X72Y74         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    21.086 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    21.731    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.757 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.582    22.338    usb_cy7c68013A/CLK
    SLICE_X72Y74         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[4]/C
                         clock pessimism              0.000    22.338    
                         clock uncertainty           -0.035    22.303    
    SLICE_X72Y74         FDRE (Setup_fdre_C_CE)      -0.058    22.245    usb_cy7c68013A/FD_BUS_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -17.110    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 usb_flagb
                            (input port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.517ns (24.493%)  route 1.593ns (75.507%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 22.338 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    L1                                                0.000    15.000 f  usb_flagb (IN)
                         net (fo=0)                   0.000    15.000    usb_flagb
    L1                   IBUF (Prop_ibuf_I_O)         0.461    15.461 f  usb_flagb_IBUF_inst/O
                         net (fo=5, routed)           0.944    16.405    usb_cy7c68013A/usb_flagb_IBUF
    SLICE_X81Y94         LUT4 (Prop_lut4_I0_O)        0.056    16.461 r  usb_cy7c68013A/FD_BUS_OUT[15]_i_1/O
                         net (fo=16, routed)          0.649    17.110    usb_cy7c68013A/FD_BUS_OUT
    SLICE_X72Y74         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    21.086 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    21.731    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.757 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.582    22.338    usb_cy7c68013A/CLK
    SLICE_X72Y74         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[5]/C
                         clock pessimism              0.000    22.338    
                         clock uncertainty           -0.035    22.303    
    SLICE_X72Y74         FDRE (Setup_fdre_C_CE)      -0.058    22.245    usb_cy7c68013A/FD_BUS_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -17.110    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 usb_flagb
                            (input port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.517ns (24.493%)  route 1.593ns (75.507%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 22.338 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    L1                                                0.000    15.000 f  usb_flagb (IN)
                         net (fo=0)                   0.000    15.000    usb_flagb
    L1                   IBUF (Prop_ibuf_I_O)         0.461    15.461 f  usb_flagb_IBUF_inst/O
                         net (fo=5, routed)           0.944    16.405    usb_cy7c68013A/usb_flagb_IBUF
    SLICE_X81Y94         LUT4 (Prop_lut4_I0_O)        0.056    16.461 r  usb_cy7c68013A/FD_BUS_OUT[15]_i_1/O
                         net (fo=16, routed)          0.649    17.110    usb_cy7c68013A/FD_BUS_OUT
    SLICE_X72Y74         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    21.086 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    21.731    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.757 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.582    22.338    usb_cy7c68013A/CLK
    SLICE_X72Y74         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[6]/C
                         clock pessimism              0.000    22.338    
                         clock uncertainty           -0.035    22.303    
    SLICE_X72Y74         FDRE (Setup_fdre_C_CE)      -0.058    22.245    usb_cy7c68013A/FD_BUS_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -17.110    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 usb_flagb
                            (input port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.517ns (24.493%)  route 1.593ns (75.507%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 22.338 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    L1                                                0.000    15.000 f  usb_flagb (IN)
                         net (fo=0)                   0.000    15.000    usb_flagb
    L1                   IBUF (Prop_ibuf_I_O)         0.461    15.461 f  usb_flagb_IBUF_inst/O
                         net (fo=5, routed)           0.944    16.405    usb_cy7c68013A/usb_flagb_IBUF
    SLICE_X81Y94         LUT4 (Prop_lut4_I0_O)        0.056    16.461 r  usb_cy7c68013A/FD_BUS_OUT[15]_i_1/O
                         net (fo=16, routed)          0.649    17.110    usb_cy7c68013A/FD_BUS_OUT
    SLICE_X72Y74         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    21.086 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    21.731    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.757 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.582    22.338    usb_cy7c68013A/CLK
    SLICE_X72Y74         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[7]/C
                         clock pessimism              0.000    22.338    
                         clock uncertainty           -0.035    22.303    
    SLICE_X72Y74         FDRE (Setup_fdre_C_CE)      -0.058    22.245    usb_cy7c68013A/FD_BUS_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -17.110    
  -------------------------------------------------------------------
                         slack                                  5.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy3_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.633     1.557    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/Q
                         net (fo=4, routed)           0.067     1.765    u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1
    SLICE_X46Y48         SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy3_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.908     2.077    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X46Y48         SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy3_reg_srl4/CLK
                         clock pessimism             -0.507     1.570    
    SLICE_X46Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.687    u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy3_reg_srl4
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.080%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.639     1.563    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X31Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[7]/Q
                         net (fo=2, routed)           0.220     1.924    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg_n_0_[7]
    SLICE_X32Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.843     2.012    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X32Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[6]/C
                         clock pessimism             -0.251     1.761    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.072     1.833    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.071%)  route 0.229ns (61.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.639     1.563    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X32Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[6]/Q
                         net (fo=2, routed)           0.229     1.933    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/Q[6]
    SLICE_X31Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.843     2.012    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X31Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[5]/C
                         clock pessimism             -0.251     1.761    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.078     1.839    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.634     1.558    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X43Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/Q
                         net (fo=1, routed)           0.053     1.752    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/s_do_o[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_887_n_0
    SLICE_X42Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.909     2.078    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X42Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/C
                         clock pessimism             -0.507     1.571    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121     1.692    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][34]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.497%)  route 0.174ns (51.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.574     1.497    u_ila_0/inst/ila_core_inst/out
    SLICE_X10Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][34]/Q
                         net (fo=2, routed)           0.174     1.835    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/shifted_data_in_reg[8][34][7]
    RAMB36_X0Y11         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.883     2.052    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X0Y11         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.573    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.728    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][32]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.150%)  route 0.177ns (51.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.574     1.497    u_ila_0/inst/ila_core_inst/out
    SLICE_X10Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][32]/Q
                         net (fo=2, routed)           0.177     1.838    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/shifted_data_in_reg[8][34][5]
    RAMB36_X0Y11         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.883     2.052    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X0Y11         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.573    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.728    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.148ns (51.415%)  route 0.140ns (48.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.641     1.565    u_ila_0/inst/ila_core_inst/out
    SLICE_X10Y43         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.713 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][7]/Q
                         net (fo=2, routed)           0.140     1.853    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DIADI[7]
    RAMB36_X0Y8          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.954     2.123    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X0Y8          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.483     1.640    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.102     1.742    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/regDrdy_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.192%)  route 0.217ns (53.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.633     1.557    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y47         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/regDrdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  u_ila_0/inst/ila_core_inst/u_ila_regs/regDrdy_reg/Q
                         net (fo=1, routed)           0.217     1.914    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_drdy_i
    SLICE_X47Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.959 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_i_1/O
                         net (fo=1, routed)           0.000     1.959    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.838     2.007    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/C
                         clock pessimism             -0.251     1.756    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.091     1.847    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][13]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.770%)  route 0.122ns (45.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.630     1.554    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.148     1.702 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][13]/Q
                         net (fo=2, routed)           0.122     1.824    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][4]
    RAMB36_X1Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.945     2.114    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X1Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.504     1.610    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.101     1.711    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CE
                            (rising edge-triggered cell SRLC32E clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.533%)  route 0.180ns (58.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.639     1.563    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X32Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.128     1.691 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_reg/Q
                         net (fo=25, routed)          0.180     1.871    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/shift_en_reg[0]
    SLICE_X30Y51         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.843     2.012    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/s_dclk_o
    SLICE_X30Y51         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
                         clock pessimism             -0.251     1.761    
    SLICE_X30Y51         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007     1.754    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clkout
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { usb_clkout }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y9   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y9   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y11  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y11  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X0Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X0Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y8   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y8   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y50  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y50  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y51  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y49  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y49  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  Clk_40M

Setup :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 usb_control/ACQ_or_SCTest_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SELECT
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 3.808ns (58.366%)  route 2.716ns (41.634%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.389     5.804    usb_control/rst_n_0
    SLICE_X11Y50         FDPE                                         r  usb_control/ACQ_or_SCTest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDPE (Prop_fdpe_C_Q)         0.379     6.183 f  usb_control/ACQ_or_SCTest_reg/Q
                         net (fo=307, routed)         0.875     7.058    ACQ_or_SCTest_Switcher/ACQ_or_SCTest
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.105     7.163 r  ACQ_or_SCTest_Switcher/Microroc_SC_or_Read_INST_0/O
                         net (fo=5, routed)           1.842     9.005    SELECT_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.324    12.329 r  SELECT_OBUF_inst/O
                         net (fo=0)                   0.000    12.329    SELECT
    V15                                                               r  SELECT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 usb_control/Microroc_sel_readout_chn_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT2
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 3.826ns (59.550%)  route 2.599ns (40.450%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.442     5.857    usb_control/rst_n_0
    SLICE_X1Y72          FDCE                                         r  usb_control/Microroc_sel_readout_chn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.379     6.236 f  usb_control/Microroc_sel_readout_chn_reg/Q
                         net (fo=8, routed)           0.706     6.943    Microroc_u1/AutoDAQ/Microroc_sel_readout_chn
    SLICE_X0Y58          LUT2 (Prop_lut2_I1_O)        0.105     7.048 r  Microroc_u1/AutoDAQ/START_READOUT2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.892     8.940    START_READOUT2_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.342    12.282 r  START_READOUT2_OBUF_inst/O
                         net (fo=0)                   0.000    12.282    START_READOUT2
    W14                                                               r  START_READOUT2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TRIG_EXT
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 3.823ns (63.032%)  route 2.242ns (36.968%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -6.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.602     6.018    Microroc_u1/Trig_Gen/CLK
    SLICE_X2Y47          FDCE                                         r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.398     6.416 r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/Q
                         net (fo=1, routed)           2.242     8.658    TRIG_EXT_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.425    12.082 r  TRIG_EXT_OBUF_inst/O
                         net (fo=0)                   0.000    12.082    TRIG_EXT
    W15                                                               r  TRIG_EXT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_A
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 3.829ns (61.712%)  route 2.376ns (38.288%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.440     5.855    Microroc_u1/AutoDAQ/CLK
    SLICE_X1Y76          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.379     6.234 f  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/Q
                         net (fo=11, routed)          0.814     7.049    Microroc_u1/AutoDAQ/State[3]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.105     7.154 r  Microroc_u1/AutoDAQ/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.562     8.715    PWR_ON_DAC_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.345    12.061 r  PWR_ON_A_OBUF_inst/O
                         net (fo=0)                   0.000    12.061    PWR_ON_A
    W22                                                               r  PWR_ON_A (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 Microroc_u1/AutoDAQ/Start_Readout_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT1
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 3.836ns (62.175%)  route 2.334ns (37.825%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.456     5.871    Microroc_u1/AutoDAQ/CLK
    SLICE_X3Y58          FDCE                                         r  Microroc_u1/AutoDAQ/Start_Readout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.379     6.250 r  Microroc_u1/AutoDAQ/Start_Readout_reg/Q
                         net (fo=3, routed)           0.957     7.207    usb_control/Start_Readout_reg
    SLICE_X3Y75          LUT2 (Prop_lut2_I1_O)        0.105     7.312 r  usb_control/START_READOUT1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.377     8.689    START_READOUT1_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.352    12.042 r  START_READOUT1_OBUF_inst/O
                         net (fo=0)                   0.000    12.042    START_READOUT1
    W19                                                               r  START_READOUT1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 usb_control/SCTest_Start_Stop_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 3.178ns (51.394%)  route 3.006ns (48.606%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.361     5.776    usb_control/rst_n_0
    SLICE_X44Y73         FDCE                                         r  usb_control/SCTest_Start_Stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDCE (Prop_fdce_C_Q)         0.379     6.155 f  usb_control/SCTest_Start_Stop_reg/Q
                         net (fo=4, routed)           0.396     6.551    usb_control/SCTest_Start_Stop
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.105     6.656 r  usb_control/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.610     9.266    LED_OBUF[5]
    Y9                   OBUF (Prop_obuf_I_O)         2.694    11.960 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.960    LED[5]
    Y9                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_D
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 3.889ns (64.126%)  route 2.176ns (35.874%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.440     5.855    Microroc_u1/AutoDAQ/CLK
    SLICE_X2Y76          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.433     6.288 r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/Q
                         net (fo=46, routed)          0.648     6.937    Microroc_u1/AutoDAQ/State[1]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.105     7.042 r  Microroc_u1/AutoDAQ/PWR_ON_D_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.527     8.569    PWR_ON_D_OBUF
    W21                  OBUF (Prop_obuf_I_O)         3.351    11.920 r  PWR_ON_D_OBUF_inst/O
                         net (fo=0)                   0.000    11.920    PWR_ON_D
    W21                                                               r  PWR_ON_D (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_DAC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 3.823ns (63.564%)  route 2.192ns (36.436%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.440     5.855    Microroc_u1/AutoDAQ/CLK
    SLICE_X1Y76          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.379     6.234 f  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/Q
                         net (fo=11, routed)          0.814     7.049    Microroc_u1/AutoDAQ/State[3]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.105     7.154 r  Microroc_u1/AutoDAQ/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.377     8.531    PWR_ON_DAC_OBUF
    U20                  OBUF (Prop_obuf_I_O)         3.339    11.870 r  PWR_ON_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    11.870    PWR_ON_DAC
    U20                                                               r  PWR_ON_DAC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 usb_control/Microroc_powerpulsing_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_ADC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 3.826ns (63.659%)  route 2.184ns (36.341%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.373     5.788    usb_control/rst_n_0
    SLICE_X9Y78          FDCE                                         r  usb_control/Microroc_powerpulsing_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.379     6.167 f  usb_control/Microroc_powerpulsing_en_reg/Q
                         net (fo=4, routed)           0.640     6.807    usb_control/Microroc_powerpulsing_en
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.105     6.912 r  usb_control/PWR_ON_ADC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.544     8.456    PWR_ON_ADC_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.342    11.798 r  PWR_ON_ADC_OBUF_inst/O
                         net (fo=0)                   0.000    11.798    PWR_ON_ADC
    U21                                                               r  PWR_ON_ADC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 usb_control/LED_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[3]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 3.126ns (57.643%)  route 2.297ns (42.357%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.366     5.781    usb_control/rst_n_0
    SLICE_X62Y68         FDPE                                         r  usb_control/LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDPE (Prop_fdpe_C_Q)         0.433     6.214 r  usb_control/LED_reg[3]/Q
                         net (fo=1, routed)           2.297     8.512    LED_OBUF[3]
    Y8                   OBUF (Prop_obuf_I_O)         2.693    11.205 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.205    LED[3]
    Y8                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  1.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.552ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RAZ_CHNP
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.853ns (53.053%)  route 0.755ns (46.947%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.601     2.080    Microroc_u1/Trig_Gen/CLK
    SLICE_X3Y90          FDCE                                         r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     2.221 r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/Q
                         net (fo=1, routed)           0.755     2.975    Microroc_u1/Raz_chn
    H17                  OBUFDS (Prop_obufds_I_O)     0.712     3.687 r  Microroc_u1/OBUFDS_Raz/O
                         net (fo=0)                   0.000     3.687    RAZ_CHNP
    H17                                                               r  RAZ_CHNP (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.553ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RAZ_CHNN
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.854ns (53.082%)  route 0.755ns (46.918%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.601     2.080    Microroc_u1/Trig_Gen/CLK
    SLICE_X3Y90          FDCE                                         r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     2.221 r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/Q
                         net (fo=1, routed)           0.755     2.975    Microroc_u1/Raz_chn
    H17                  OBUFDS (Prop_obufds_I_OB)    0.713     3.688 r  Microroc_u1/OBUFDS_Raz/OB
                         net (fo=0)                   0.000     3.688    RAZ_CHNN
    H18                                                               r  RAZ_CHNN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.653ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/Reset_b_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RESET_B
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 1.438ns (83.726%)  route 0.279ns (16.274%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.592     2.071    Microroc_u1/AutoDAQ/CLK
    SLICE_X0Y77          FDPE                                         r  Microroc_u1/AutoDAQ/Reset_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDPE (Prop_fdpe_C_Q)         0.141     2.212 r  Microroc_u1/AutoDAQ/Reset_b_reg/Q
                         net (fo=1, routed)           0.279     2.491    RESET_B_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.297     3.788 r  RESET_B_OBUF_inst/O
                         net (fo=0)                   0.000     3.788    RESET_B
    V20                                                               r  RESET_B (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.658ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RST_COUNTERB
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 1.445ns (83.797%)  route 0.279ns (16.203%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.590     2.069    Microroc_u1/Trig_Gen/CLK
    SLICE_X0Y73          FDPE                                         r  Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDPE (Prop_fdpe_C_Q)         0.141     2.210 r  Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/Q
                         net (fo=1, routed)           0.279     2.489    RST_COUNTERB_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.304     3.793 r  RST_COUNTERB_OBUF_inst/O
                         net (fo=0)                   0.000     3.793    RST_COUNTERB
    Y19                                                               r  RST_COUNTERB (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.793    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.741ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/hold_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HOLD
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 1.481ns (82.240%)  route 0.320ns (17.760%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.597     2.076    Microroc_u1/Hold_Gen/CLK
    SLICE_X2Y83          FDCE                                         r  Microroc_u1/Hold_Gen/hold_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     2.240 r  Microroc_u1/Hold_Gen/hold_sig_reg/Q
                         net (fo=1, routed)           0.320     2.559    HOLD_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         1.317     3.876 r  HOLD_OBUF_inst/O
                         net (fo=0)                   0.000     3.876    HOLD
    AA21                                                              r  HOLD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.762ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/Start_Acq_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_ACQ
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 1.451ns (79.442%)  route 0.375ns (20.558%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.592     2.071    Microroc_u1/AutoDAQ/CLK
    SLICE_X1Y78          FDCE                                         r  Microroc_u1/AutoDAQ/Start_Acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     2.212 r  Microroc_u1/AutoDAQ/Start_Acq_reg/Q
                         net (fo=4, routed)           0.375     2.587    TP_OBUF[3]
    Y22                  OBUF (Prop_obuf_I_O)         1.310     3.897 r  START_ACQ_OBUF_inst/O
                         net (fo=0)                   0.000     3.897    START_ACQ
    Y22                                                               r  START_ACQ (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.918ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 1.358ns (67.364%)  route 0.658ns (32.636%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.558     2.037    usb_control/rst_n_0
    SLICE_X63Y69         FDPE                                         r  usb_control/LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDPE (Prop_fdpe_C_Q)         0.141     2.178 r  usb_control/LED_reg[2]/Q
                         net (fo=1, routed)           0.658     2.836    LED_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.217     4.053 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.053    LED[2]
    V5                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.053    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             6.000ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_DAC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 1.480ns (71.687%)  route 0.585ns (28.313%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.592     2.071    Microroc_u1/AutoDAQ/CLK
    SLICE_X1Y77          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.141     2.212 r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[0]/Q
                         net (fo=44, routed)          0.245     2.457    Microroc_u1/AutoDAQ/State[0]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.045     2.502 r  Microroc_u1/AutoDAQ/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.339     2.841    PWR_ON_DAC_OBUF
    U20                  OBUF (Prop_obuf_I_O)         1.294     4.135 r  PWR_ON_DAC_OBUF_inst/O
                         net (fo=0)                   0.000     4.135    PWR_ON_DAC
    U20                                                               r  PWR_ON_DAC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.135    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.024ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 1.374ns (64.887%)  route 0.744ns (35.113%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.563     2.042    usb_control/rst_n_0
    SLICE_X62Y62         FDPE                                         r  usb_control/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDPE (Prop_fdpe_C_Q)         0.164     2.206 r  usb_control/LED_reg[0]/Q
                         net (fo=1, routed)           0.744     2.949    LED_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.210     4.159 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.159    LED[0]
    W7                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.028ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 1.383ns (65.028%)  route 0.744ns (34.972%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.558     2.037    usb_control/rst_n_0
    SLICE_X62Y69         FDPE                                         r  usb_control/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  usb_control/LED_reg[1]/Q
                         net (fo=1, routed)           0.744     2.944    LED_OBUF[1]
    U6                   OBUF (Prop_obuf_I_O)         1.219     4.163 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.163    LED[1]
    U6                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.163    
  -------------------------------------------------------------------
                         slack                                  6.028    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_40M
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack        6.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.974ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.507ns (21.221%)  route 1.883ns (78.779%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 27.037 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W16                                               0.000    18.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.451    18.451 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           1.883    20.335    Microroc_SCurveTest/SC_test_single/Trigger2/out_trigger2b
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.056    20.391 r  Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg10/O
                         net (fo=1, routed)           0.000    20.391    Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg10_n_0
    SLICE_X41Y69         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.558    27.037    Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X41Y69         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/C
                         clock pessimism              0.000    27.037    
                         clock uncertainty           -0.135    26.902    
    SLICE_X41Y69         FDPE (Setup_fdpe_C_D)        0.014    26.916    Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         26.916    
                         arrival time                         -20.391    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.527ns (25.429%)  route 1.545ns (74.571%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 27.037 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    T20                                               0.000    18.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         0.471    18.471 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           1.545    20.016    Microroc_SCurveTest/SC_test_single/Trigger1/out_trigger1b
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.056    20.072 r  Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg10/O
                         net (fo=1, routed)           0.000    20.072    Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg10_n_0
    SLICE_X41Y69         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.558    27.037    Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X41Y69         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/C
                         clock pessimism              0.000    27.037    
                         clock uncertainty           -0.135    26.902    
    SLICE_X41Y69         FDPE (Setup_fdpe_C_D)        0.014    26.916    Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         26.916    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/trig_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.507ns (25.016%)  route 1.521ns (74.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 27.068 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W16                                               0.000    18.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.451    18.451 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           1.521    19.972    usb_control/out_trigger2b
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.056    20.028 r  usb_control/trig_i_1/O
                         net (fo=1, routed)           0.000    20.028    Microroc_u1/Hold_Gen/Microroc_Trig_Coincid_reg[1]
    SLICE_X5Y76          FDPE                                         r  Microroc_u1/Hold_Gen/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.589    27.068    Microroc_u1/Hold_Gen/CLK
    SLICE_X5Y76          FDPE                                         r  Microroc_u1/Hold_Gen/trig_reg/C
                         clock pessimism              0.000    27.068    
                         clock uncertainty           -0.135    26.933    
    SLICE_X5Y76          FDPE (Setup_fdpe_C_D)        0.013    26.946    Microroc_u1/Hold_Gen/trig_reg
  -------------------------------------------------------------------
                         required time                         26.946    
                         arrival time                         -20.028    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.497ns (26.710%)  route 1.363ns (73.290%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 27.037 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    T18                                               0.000    18.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         0.441    18.441 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           1.363    19.803    Microroc_SCurveTest/SC_test_single/Trigger0/out_trigger0b
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.056    19.859 r  Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg10/O
                         net (fo=1, routed)           0.000    19.859    Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg10_n_0
    SLICE_X38Y69         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.558    27.037    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X38Y69         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/C
                         clock pessimism              0.000    27.037    
                         clock uncertainty           -0.135    26.902    
    SLICE_X38Y69         FDPE (Setup_fdpe_C_D)        0.034    26.936    Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         26.936    
                         arrival time                         -19.859    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/trigger_and_1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.507ns (27.086%)  route 1.366ns (72.914%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 27.068 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W16                                               0.000    18.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.451    18.451 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           1.366    19.817    usb_control/out_trigger2b
    SLICE_X6Y76          LUT4 (Prop_lut4_I1_O)        0.056    19.873 r  usb_control/trigger_and_1_i_1/O
                         net (fo=1, routed)           0.000    19.873    Microroc_u1/Hold_Gen/Microroc_Internal_or_External_raz_chn_reg
    SLICE_X6Y76          FDPE                                         r  Microroc_u1/Hold_Gen/trigger_and_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.589    27.068    Microroc_u1/Hold_Gen/CLK
    SLICE_X6Y76          FDPE                                         r  Microroc_u1/Hold_Gen/trigger_and_1_reg/C
                         clock pessimism              0.000    27.068    
                         clock uncertainty           -0.135    26.933    
    SLICE_X6Y76          FDPE (Setup_fdpe_C_D)        0.034    26.967    Microroc_u1/Hold_Gen/trigger_and_1_reg
  -------------------------------------------------------------------
                         required time                         26.967    
                         arrival time                         -19.873    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.116ns  (required time - arrival time)
  Source:                 DOUT1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/Dout_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.536ns (32.102%)  route 1.134ns (67.898%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 27.042 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    U18                                               0.000    18.000 r  DOUT1B (IN)
                         net (fo=0)                   0.000    18.000    DOUT1B
    U18                  IBUF (Prop_ibuf_I_O)         0.479    18.479 r  DOUT1B_IBUF_inst/O
                         net (fo=2, routed)           0.714    19.193    usb_control/DOUT1B_IBUF
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.057    19.250 r  usb_control/Dout_reg_i_1/O
                         net (fo=1, routed)           0.420    19.670    Microroc_u1/RAM_Read/Dout
    SLICE_X12Y71         FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.563    27.042    Microroc_u1/RAM_Read/CLK
    SLICE_X12Y71         FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/C
                         clock pessimism              0.000    27.042    
                         clock uncertainty           -0.135    26.907    
    SLICE_X12Y71         FDPE (Setup_fdpe_C_D)       -0.121    26.786    Microroc_u1/RAM_Read/Dout_reg_reg
  -------------------------------------------------------------------
                         required time                         26.786    
                         arrival time                         -19.670    
  -------------------------------------------------------------------
                         slack                                  7.116    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 END_READOUT2
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.560ns (35.129%)  route 1.034ns (64.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 27.071 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W11                                               0.000    18.000 r  END_READOUT2 (IN)
                         net (fo=0)                   0.000    18.000    END_READOUT2
    W11                  IBUF (Prop_ibuf_I_O)         0.504    18.504 r  END_READOUT2_IBUF_inst/O
                         net (fo=1, routed)           1.034    19.538    usb_control/END_READOUT2_IBUF
    SLICE_X0Y72          LUT3 (Prop_lut3_I2_O)        0.056    19.594 r  usb_control/End_Readout_sync1_i_1/O
                         net (fo=1, routed)           0.000    19.594    Microroc_u1/AutoDAQ/End_Readout
    SLICE_X0Y72          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.592    27.071    Microroc_u1/AutoDAQ/CLK
    SLICE_X0Y72          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/C
                         clock pessimism              0.000    27.071    
                         clock uncertainty           -0.135    26.936    
    SLICE_X0Y72          FDCE (Setup_fdce_C_D)        0.013    26.949    Microroc_u1/AutoDAQ/End_Readout_sync1_reg
  -------------------------------------------------------------------
                         required time                         26.949    
                         arrival time                         -19.594    
  -------------------------------------------------------------------
                         slack                                  7.355    

Slack (MET) :             7.880ns  (required time - arrival time)
  Source:                 TRANSMITON1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.552ns (51.808%)  route 0.514ns (48.192%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 27.068 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    V18                                               0.000    18.000 r  TRANSMITON1B (IN)
                         net (fo=0)                   0.000    18.000    TRANSMITON1B
    V18                  IBUF (Prop_ibuf_I_O)         0.496    18.496 r  TRANSMITON1B_IBUF_inst/O
                         net (fo=1, routed)           0.514    19.010    usb_control/TRANSMITON1B_IBUF
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.056    19.066 r  usb_control/TransmitOn_reg_i_1/O
                         net (fo=1, routed)           0.000    19.066    Microroc_u1/RAM_Read/TransmitOn
    SLICE_X0Y74          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.589    27.068    Microroc_u1/RAM_Read/CLK
    SLICE_X0Y74          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/C
                         clock pessimism              0.000    27.068    
                         clock uncertainty           -0.135    26.933    
    SLICE_X0Y74          FDPE (Setup_fdpe_C_D)        0.013    26.946    Microroc_u1/RAM_Read/TransmitOn_reg_reg
  -------------------------------------------------------------------
                         required time                         26.946    
                         arrival time                         -19.066    
  -------------------------------------------------------------------
                         slack                                  7.880    

Slack (MET) :             7.933ns  (required time - arrival time)
  Source:                 CHIPSATB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.506ns (51.194%)  route 0.482ns (48.806%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 27.071 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    Y21                                               0.000    18.000 r  CHIPSATB (IN)
                         net (fo=0)                   0.000    18.000    CHIPSATB
    Y21                  IBUF (Prop_ibuf_I_O)         0.506    18.506 r  CHIPSATB_IBUF_inst/O
                         net (fo=1, routed)           0.482    18.988    Microroc_u1/AutoDAQ/CHIPSATB_IBUF
    SLICE_X0Y78          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.592    27.071    Microroc_u1/AutoDAQ/CLK
    SLICE_X0Y78          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/C
                         clock pessimism              0.000    27.071    
                         clock uncertainty           -0.135    26.936    
    SLICE_X0Y78          FDPE (Setup_fdpe_C_D)       -0.014    26.922    Microroc_u1/AutoDAQ/Chipsatb_sync1_reg
  -------------------------------------------------------------------
                         required time                         26.922    
                         arrival time                         -18.988    
  -------------------------------------------------------------------
                         slack                                  7.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.974ns  (arrival time - required time)
  Source:                 TRANSMITON2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 1.498ns (68.626%)  route 0.685ns (31.374%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    W20                                               0.000    12.000 r  TRANSMITON2B (IN)
                         net (fo=0)                   0.000    12.000    TRANSMITON2B
    W20                  IBUF (Prop_ibuf_I_O)         1.414    13.414 r  TRANSMITON2B_IBUF_inst/O
                         net (fo=1, routed)           0.685    14.099    usb_control/TRANSMITON2B_IBUF
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.084    14.183 r  usb_control/TransmitOn_reg_i_1/O
                         net (fo=1, routed)           0.000    14.183    Microroc_u1/RAM_Read/TransmitOn
    SLICE_X0Y74          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.439     5.854    Microroc_u1/RAM_Read/CLK
    SLICE_X0Y74          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/C
                         clock pessimism              0.000     5.854    
                         clock uncertainty            0.135     5.990    
    SLICE_X0Y74          FDPE (Hold_fdpe_C_D)         0.220     6.210    Microroc_u1/RAM_Read/TransmitOn_reg_reg
  -------------------------------------------------------------------
                         required time                         -6.210    
                         arrival time                          14.183    
  -------------------------------------------------------------------
                         slack                                  7.974    

Slack (MET) :             7.982ns  (arrival time - required time)
  Source:                 CHIPSATB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 1.415ns (66.322%)  route 0.718ns (33.678%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    Y21                                               0.000    12.000 r  CHIPSATB (IN)
                         net (fo=0)                   0.000    12.000    CHIPSATB
    Y21                  IBUF (Prop_ibuf_I_O)         1.415    13.415 r  CHIPSATB_IBUF_inst/O
                         net (fo=1, routed)           0.718    14.133    Microroc_u1/AutoDAQ/CHIPSATB_IBUF
    SLICE_X0Y78          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.443     5.858    Microroc_u1/AutoDAQ/CLK
    SLICE_X0Y78          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/C
                         clock pessimism              0.000     5.858    
                         clock uncertainty            0.135     5.994    
    SLICE_X0Y78          FDPE (Hold_fdpe_C_D)         0.158     6.152    Microroc_u1/AutoDAQ/Chipsatb_sync1_reg
  -------------------------------------------------------------------
                         required time                         -6.152    
                         arrival time                          14.133    
  -------------------------------------------------------------------
                         slack                                  7.982    

Slack (MET) :             8.150ns  (arrival time - required time)
  Source:                 EXT_TRIGB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/trig_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 1.442ns (61.180%)  route 0.915ns (38.820%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    P14                                               0.000    12.000 r  EXT_TRIGB (IN)
                         net (fo=0)                   0.000    12.000    EXT_TRIGB
    P14                  IBUF (Prop_ibuf_I_O)         1.358    13.358 r  EXT_TRIGB_IBUF_inst/O
                         net (fo=1, routed)           0.915    14.274    usb_control/EXT_TRIGB_IBUF
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.084    14.358 r  usb_control/trig_i_1/O
                         net (fo=1, routed)           0.000    14.358    Microroc_u1/Hold_Gen/Microroc_Trig_Coincid_reg[1]
    SLICE_X5Y76          FDPE                                         r  Microroc_u1/Hold_Gen/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.437     5.852    Microroc_u1/Hold_Gen/CLK
    SLICE_X5Y76          FDPE                                         r  Microroc_u1/Hold_Gen/trig_reg/C
                         clock pessimism              0.000     5.852    
                         clock uncertainty            0.135     5.988    
    SLICE_X5Y76          FDPE (Hold_fdpe_C_D)         0.220     6.208    Microroc_u1/Hold_Gen/trig_reg
  -------------------------------------------------------------------
                         required time                         -6.208    
                         arrival time                          14.358    
  -------------------------------------------------------------------
                         slack                                  8.150    

Slack (MET) :             8.370ns  (arrival time - required time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/trigger_and_1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 1.464ns (55.697%)  route 1.164ns (44.303%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    T20                                               0.000    12.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    12.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         1.380    13.380 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           1.164    14.544    usb_control/out_trigger1b
    SLICE_X6Y76          LUT4 (Prop_lut4_I0_O)        0.084    14.628 r  usb_control/trigger_and_1_i_1/O
                         net (fo=1, routed)           0.000    14.628    Microroc_u1/Hold_Gen/Microroc_Internal_or_External_raz_chn_reg
    SLICE_X6Y76          FDPE                                         r  Microroc_u1/Hold_Gen/trigger_and_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.437     5.852    Microroc_u1/Hold_Gen/CLK
    SLICE_X6Y76          FDPE                                         r  Microroc_u1/Hold_Gen/trigger_and_1_reg/C
                         clock pessimism              0.000     5.852    
                         clock uncertainty            0.135     5.988    
    SLICE_X6Y76          FDPE (Hold_fdpe_C_D)         0.271     6.259    Microroc_u1/Hold_Gen/trigger_and_1_reg
  -------------------------------------------------------------------
                         required time                         -6.259    
                         arrival time                          14.628    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.422ns  (arrival time - required time)
  Source:                 END_READOUT1
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 1.514ns (57.453%)  route 1.121ns (42.547%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB21                                              0.000    12.000 r  END_READOUT1 (IN)
                         net (fo=0)                   0.000    12.000    END_READOUT1
    AB21                 IBUF (Prop_ibuf_I_O)         1.430    13.430 r  END_READOUT1_IBUF_inst/O
                         net (fo=1, routed)           1.121    14.550    usb_control/END_READOUT1_IBUF
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.084    14.634 r  usb_control/End_Readout_sync1_i_1/O
                         net (fo=1, routed)           0.000    14.634    Microroc_u1/AutoDAQ/End_Readout
    SLICE_X0Y72          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.442     5.857    Microroc_u1/AutoDAQ/CLK
    SLICE_X0Y72          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/C
                         clock pessimism              0.000     5.857    
                         clock uncertainty            0.135     5.993    
    SLICE_X0Y72          FDCE (Hold_fdce_C_D)         0.220     6.213    Microroc_u1/AutoDAQ/End_Readout_sync1_reg
  -------------------------------------------------------------------
                         required time                         -6.213    
                         arrival time                          14.634    
  -------------------------------------------------------------------
                         slack                                  8.422    

Slack (MET) :             8.993ns  (arrival time - required time)
  Source:                 DOUT2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/Dout_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 1.499ns (50.188%)  route 1.488ns (49.812%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    W17                                               0.000    12.000 r  DOUT2B (IN)
                         net (fo=0)                   0.000    12.000    DOUT2B
    W17                  IBUF (Prop_ibuf_I_O)         1.400    13.400 r  DOUT2B_IBUF_inst/O
                         net (fo=2, routed)           0.858    14.258    usb_control/DOUT2B_IBUF
    SLICE_X0Y72          LUT3 (Prop_lut3_I2_O)        0.099    14.357 r  usb_control/Dout_reg_i_1/O
                         net (fo=1, routed)           0.630    14.987    Microroc_u1/RAM_Read/Dout
    SLICE_X12Y71         FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.374     5.789    Microroc_u1/RAM_Read/CLK
    SLICE_X12Y71         FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/C
                         clock pessimism              0.000     5.789    
                         clock uncertainty            0.135     5.925    
    SLICE_X12Y71         FDPE (Hold_fdpe_C_D)         0.070     5.995    Microroc_u1/RAM_Read/Dout_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.995    
                         arrival time                          14.987    
  -------------------------------------------------------------------
                         slack                                  8.993    

Slack (MET) :             9.189ns  (arrival time - required time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.434ns (42.443%)  route 1.945ns (57.557%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    T18                                               0.000    12.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    12.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.350    13.350 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           1.945    15.295    Microroc_SCurveTest/SC_test_single/Trigger0/out_trigger0b
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.084    15.379 r  Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg10/O
                         net (fo=1, routed)           0.000    15.379    Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg10_n_0
    SLICE_X38Y69         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.368     5.783    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X38Y69         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/C
                         clock pessimism              0.000     5.783    
                         clock uncertainty            0.135     5.919    
    SLICE_X38Y69         FDPE (Hold_fdpe_C_D)         0.271     6.190    Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -6.190    
                         arrival time                          15.379    
  -------------------------------------------------------------------
                         slack                                  9.189    

Slack (MET) :             9.541ns  (arrival time - required time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.464ns (39.761%)  route 2.218ns (60.239%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    T20                                               0.000    12.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    12.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         1.380    13.380 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           2.218    15.598    Microroc_SCurveTest/SC_test_single/Trigger1/out_trigger1b
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.084    15.682 r  Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg10/O
                         net (fo=1, routed)           0.000    15.682    Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg10_n_0
    SLICE_X41Y69         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.368     5.783    Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X41Y69         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/C
                         clock pessimism              0.000     5.783    
                         clock uncertainty            0.135     5.919    
    SLICE_X41Y69         FDPE (Hold_fdpe_C_D)         0.222     6.141    Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -6.141    
                         arrival time                          15.682    
  -------------------------------------------------------------------
                         slack                                  9.541    

Slack (MET) :             9.976ns  (arrival time - required time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.445ns (35.090%)  route 2.672ns (64.910%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    W16                                               0.000    12.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    12.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         1.361    13.361 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           2.672    16.033    Microroc_SCurveTest/SC_test_single/Trigger2/out_trigger2b
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.084    16.117 r  Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg10/O
                         net (fo=1, routed)           0.000    16.117    Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg10_n_0
    SLICE_X41Y69         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.368     5.783    Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X41Y69         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/C
                         clock pessimism              0.000     5.783    
                         clock uncertainty            0.135     5.919    
    SLICE_X41Y69         FDPE (Hold_fdpe_C_D)         0.222     6.141    Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -6.141    
                         arrival time                          16.117    
  -------------------------------------------------------------------
                         slack                                  9.976    





---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack       20.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.746ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.748ns (19.208%)  route 3.146ns (80.792%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 30.461 - 25.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.374     5.789    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.433     6.222 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.800     7.023    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.105     7.128 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          1.163     8.291    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.105     8.396 f  Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_3/O
                         net (fo=4, routed)           1.183     9.579    Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_3_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I2_O)        0.105     9.684 r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State[1]_i_1/O
                         net (fo=1, routed)           0.000     9.684    Microroc_SCurveTest/SC_test_control/FSM_sequential_State[1]_i_1_n_0
    SLICE_X32Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.262    30.461    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X32Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[1]/C
                         clock pessimism              0.132    30.593    
                         clock uncertainty           -0.194    30.399    
    SLICE_X32Y70         FDCE (Setup_fdce_C_D)        0.030    30.429    Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         30.429    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 20.746    

Slack (MET) :             21.042ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.748ns (20.789%)  route 2.850ns (79.211%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 30.461 - 25.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.374     5.789    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.433     6.222 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.800     7.023    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.105     7.128 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          1.163     8.291    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.105     8.396 f  Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_3/O
                         net (fo=4, routed)           0.887     9.283    Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_3_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.105     9.388 r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State[0]_i_1/O
                         net (fo=1, routed)           0.000     9.388    Microroc_SCurveTest/SC_test_control/FSM_sequential_State[0]_i_1_n_0
    SLICE_X33Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.262    30.461    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X33Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[0]/C
                         clock pessimism              0.132    30.593    
                         clock uncertainty           -0.194    30.399    
    SLICE_X33Y70         FDCE (Setup_fdce_C_D)        0.030    30.429    Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         30.429    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 21.042    

Slack (MET) :             21.049ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.748ns (20.854%)  route 2.839ns (79.146%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 30.457 - 25.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.374     5.789    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.433     6.222 f  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.800     7.023    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.105     7.128 f  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          1.163     8.291    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.105     8.396 r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_3/O
                         net (fo=4, routed)           0.876     9.271    Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_3_n_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I1_O)        0.105     9.376 r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_1/O
                         net (fo=1, routed)           0.000     9.376    Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_1_n_0
    SLICE_X33Y73         FDCE                                         r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.258    30.457    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X33Y73         FDCE                                         r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[3]/C
                         clock pessimism              0.132    30.589    
                         clock uncertainty           -0.194    30.395    
    SLICE_X33Y73         FDCE (Setup_fdce_C_D)        0.030    30.425    Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[3]
  -------------------------------------------------------------------
                         required time                         30.425    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 21.049    

Slack (MET) :             21.181ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.748ns (21.649%)  route 2.707ns (78.351%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 30.457 - 25.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.374     5.789    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.433     6.222 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.800     7.023    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.105     7.128 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          1.163     8.291    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.105     8.396 f  Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_3/O
                         net (fo=4, routed)           0.744     9.140    Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_3_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I3_O)        0.105     9.245 r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State[2]_i_1/O
                         net (fo=1, routed)           0.000     9.245    Microroc_SCurveTest/SC_test_control/FSM_sequential_State[2]_i_1_n_0
    SLICE_X32Y73         FDCE                                         r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.258    30.457    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X32Y73         FDCE                                         r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[2]/C
                         clock pessimism              0.132    30.589    
                         clock uncertainty           -0.194    30.395    
    SLICE_X32Y73         FDCE (Setup_fdce_C_D)        0.030    30.425    Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[2]
  -------------------------------------------------------------------
                         required time                         30.425    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                 21.181    

Slack (MET) :             21.457ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.748ns (23.498%)  route 2.435ns (76.502%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 30.462 - 25.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.374     5.789    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.433     6.222 f  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.800     7.023    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.105     7.128 f  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          1.292     8.420    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.105     8.525 r  Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_2/O
                         net (fo=1, routed)           0.343     8.868    Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_2_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I3_O)        0.105     8.973 r  Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_1/O
                         net (fo=1, routed)           0.000     8.973    Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_1_n_0
    SLICE_X15Y74         FDRE                                         r  Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.263    30.462    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X15Y74         FDRE                                         r  Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_reg/C
                         clock pessimism              0.132    30.594    
                         clock uncertainty           -0.194    30.400    
    SLICE_X15Y74         FDRE (Setup_fdre_C_D)        0.030    30.430    Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_reg
  -------------------------------------------------------------------
                         required time                         30.430    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                 21.457    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.643ns (21.558%)  route 2.340ns (78.442%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 30.468 - 25.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.374     5.789    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.433     6.222 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.800     7.023    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.105     7.128 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.950     8.078    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.105     8.183 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.589     8.772    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.269    30.468    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[0]/C
                         clock pessimism              0.132    30.600    
                         clock uncertainty           -0.194    30.406    
    SLICE_X13Y69         FDCE (Setup_fdce_C_CE)      -0.168    30.238    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         30.238    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.643ns (21.558%)  route 2.340ns (78.442%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 30.468 - 25.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.374     5.789    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.433     6.222 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.800     7.023    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.105     7.128 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.950     8.078    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.105     8.183 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.589     8.772    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.269    30.468    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/C
                         clock pessimism              0.132    30.600    
                         clock uncertainty           -0.194    30.406    
    SLICE_X13Y69         FDCE (Setup_fdce_C_CE)      -0.168    30.238    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         30.238    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.643ns (21.558%)  route 2.340ns (78.442%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 30.468 - 25.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.374     5.789    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.433     6.222 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.800     7.023    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.105     7.128 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.950     8.078    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.105     8.183 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.589     8.772    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.269    30.468    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[7]/C
                         clock pessimism              0.132    30.600    
                         clock uncertainty           -0.194    30.406    
    SLICE_X13Y69         FDCE (Setup_fdce_C_CE)      -0.168    30.238    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         30.238    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.643ns (21.558%)  route 2.340ns (78.442%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 30.468 - 25.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.374     5.789    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.433     6.222 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.800     7.023    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.105     7.128 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.950     8.078    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.105     8.183 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.589     8.772    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.269    30.468    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[9]/C
                         clock pessimism              0.132    30.600    
                         clock uncertainty           -0.194    30.406    
    SLICE_X13Y69         FDCE (Setup_fdce_C_CE)      -0.168    30.238    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         30.238    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.498ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.643ns (21.558%)  route 2.340ns (78.442%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 30.468 - 25.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.374     5.789    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.433     6.222 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.800     7.023    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.105     7.128 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.950     8.078    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.105     8.183 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.589     8.772    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X12Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.269    30.468    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X12Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[11]/C
                         clock pessimism              0.132    30.600    
                         clock uncertainty           -0.194    30.406    
    SLICE_X12Y69         FDCE (Setup_fdce_C_CE)      -0.136    30.270    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         30.270    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 21.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.254ns (27.271%)  route 0.677ns (72.729%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.164     2.206 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.323     2.529    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.045     2.574 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.354     2.928    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I0_O)        0.045     2.973 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.973    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[3]
    SLICE_X12Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.833     2.599    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X12Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[3]/C
                         clock pessimism             -0.231     2.367    
                         clock uncertainty            0.194     2.561    
    SLICE_X12Y70         FDCE (Hold_fdce_C_D)         0.121     2.682    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.254ns (27.191%)  route 0.680ns (72.809%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.164     2.206 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.323     2.529    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.045     2.574 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.357     2.931    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X12Y69         LUT4 (Prop_lut4_I0_O)        0.045     2.976 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.976    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[4]
    SLICE_X12Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.834     2.600    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X12Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[4]/C
                         clock pessimism             -0.231     2.368    
                         clock uncertainty            0.194     2.562    
    SLICE_X12Y69         FDCE (Hold_fdce_C_D)         0.121     2.683    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.254ns (26.393%)  route 0.708ns (73.607%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.164     2.206 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.323     2.529    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.045     2.574 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.385     2.959    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I0_O)        0.045     3.004 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.004    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[2]
    SLICE_X12Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.833     2.599    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X12Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[2]/C
                         clock pessimism             -0.231     2.367    
                         clock uncertainty            0.194     2.561    
    SLICE_X12Y70         FDCE (Hold_fdce_C_D)         0.121     2.682    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.254ns (25.906%)  route 0.726ns (74.094%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.164     2.206 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.323     2.529    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.045     2.574 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.403     2.977    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X14Y70         LUT4 (Prop_lut4_I0_O)        0.045     3.022 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     3.022    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[8]
    SLICE_X14Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.833     2.599    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X14Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[8]/C
                         clock pessimism             -0.231     2.367    
                         clock uncertainty            0.194     2.561    
    SLICE_X14Y70         FDCE (Hold_fdce_C_D)         0.120     2.681    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.254ns (26.614%)  route 0.700ns (73.386%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.164     2.206 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.323     2.529    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.045     2.574 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.377     2.951    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X13Y69         LUT4 (Prop_lut4_I0_O)        0.045     2.996 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.996    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[0]
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.834     2.600    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[0]/C
                         clock pessimism             -0.231     2.368    
                         clock uncertainty            0.194     2.562    
    SLICE_X13Y69         FDCE (Hold_fdce_C_D)         0.092     2.654    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.254ns (25.375%)  route 0.747ns (74.625%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.164     2.206 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.323     2.529    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.045     2.574 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.424     2.998    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I0_O)        0.045     3.043 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     3.043    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[10]
    SLICE_X12Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.833     2.599    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X12Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[10]/C
                         clock pessimism             -0.231     2.367    
                         clock uncertainty            0.194     2.561    
    SLICE_X12Y70         FDCE (Hold_fdce_C_D)         0.120     2.681    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.254ns (25.274%)  route 0.751ns (74.726%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.164     2.206 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.323     2.529    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.045     2.574 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.428     3.002    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I0_O)        0.045     3.047 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.047    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[1]
    SLICE_X12Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.833     2.599    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X12Y70         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]/C
                         clock pessimism             -0.231     2.367    
                         clock uncertainty            0.194     2.561    
    SLICE_X12Y70         FDCE (Hold_fdce_C_D)         0.121     2.682    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.254ns (25.246%)  route 0.752ns (74.754%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.164     2.206 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.323     2.529    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.045     2.574 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.429     3.003    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X12Y69         LUT4 (Prop_lut4_I0_O)        0.045     3.048 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     3.048    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[11]
    SLICE_X12Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.834     2.600    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X12Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[11]/C
                         clock pessimism             -0.231     2.368    
                         clock uncertainty            0.194     2.562    
    SLICE_X12Y69         FDCE (Hold_fdce_C_D)         0.120     2.682    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.254ns (25.785%)  route 0.731ns (74.215%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.164     2.206 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.323     2.529    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.045     2.574 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.408     2.982    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X13Y69         LUT4 (Prop_lut4_I0_O)        0.045     3.027 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.027    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[9]
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.834     2.600    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[9]/C
                         clock pessimism             -0.231     2.368    
                         clock uncertainty            0.194     2.562    
    SLICE_X13Y69         FDCE (Hold_fdce_C_D)         0.092     2.654    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.254ns (25.422%)  route 0.745ns (74.578%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y71         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.164     2.206 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.323     2.529    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.045     2.574 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.422     2.996    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X13Y69         LUT4 (Prop_lut4_I0_O)        0.045     3.041 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.041    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[6]
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.834     2.600    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X13Y69         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/C
                         clock pessimism             -0.231     2.368    
                         clock uncertainty            0.194     2.562    
    SLICE_X13Y69         FDCE (Hold_fdce_C_D)         0.091     2.653    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack       22.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.990ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        1.698ns  (logic 0.484ns (28.503%)  route 1.214ns (71.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.529ns = ( 205.529 - 200.000 ) 
    Source Clock Delay      (SCD):    5.851ns = ( 180.851 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.436   180.851    Microroc_u1/SC_Readreg/pulse_sync/CLK
    SLICE_X7Y75          FDCE                                         r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.379   181.230 r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/Q
                         net (fo=2, routed)           1.214   182.445    Microroc_u1/SC_Readreg/pulse_sync/toggle_reg
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.105   182.550 r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1/O
                         net (fo=1, routed)           0.000   182.550    Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.330   205.529    Microroc_u1/SC_Readreg/pulse_sync/rst_n_0
    SLICE_X6Y75          FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/C
                         clock pessimism              0.132   205.661    
                         clock uncertainty           -0.194   205.467    
    SLICE_X6Y75          FDRE (Setup_fdre_C_D)        0.072   205.539    Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        205.539    
                         arrival time                        -182.550    
  -------------------------------------------------------------------
                         slack                                 22.990    

Slack (MET) :             23.911ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.886ns  (logic 0.398ns (44.942%)  route 0.488ns (55.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.488     0.886    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X11Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X11Y68         FDCE (Setup_fdce_C_D)       -0.203    24.797    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.797    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                 23.911    

Slack (MET) :             23.971ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.869ns  (logic 0.398ns (45.777%)  route 0.471ns (54.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.471     0.869    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X10Y67         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X10Y67         FDCE (Setup_fdce_C_D)       -0.160    24.840    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.840    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 23.971    

Slack (MET) :             24.054ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.917ns  (logic 0.433ns (47.201%)  route 0.484ns (52.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.484     0.917    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X10Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X10Y68         FDCE (Setup_fdce_C_D)       -0.029    24.971    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 24.054    

Slack (MET) :             24.117ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.713ns  (logic 0.348ns (48.795%)  route 0.365ns (51.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.365     0.713    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X10Y66         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X10Y66         FDCE (Setup_fdce_C_D)       -0.170    24.830    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.830    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 24.117    

Slack (MET) :             24.145ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.780ns  (logic 0.433ns (55.531%)  route 0.347ns (44.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.347     0.780    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X11Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X11Y68         FDCE (Setup_fdce_C_D)       -0.075    24.925    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 24.145    

Slack (MET) :             24.158ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.809ns  (logic 0.433ns (53.510%)  route 0.376ns (46.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.376     0.809    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X10Y68         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X10Y68         FDCE (Setup_fdce_C_D)       -0.033    24.967    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 24.158    

Slack (MET) :             24.229ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.742ns  (logic 0.379ns (51.066%)  route 0.363ns (48.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.363     0.742    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X10Y67         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X10Y67         FDCE (Setup_fdce_C_D)       -0.029    24.971    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                 24.229    

Slack (MET) :             24.235ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.493%)  route 0.357ns (48.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X9Y66          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.357     0.736    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X10Y66         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X10Y66         FDCE (Setup_fdce_C_D)       -0.029    24.971    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 24.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.087%)  route 0.696ns (78.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.588     2.067    Microroc_u1/SC_Readreg/pulse_sync/CLK
    SLICE_X7Y75          FDCE                                         r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     2.208 r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/Q
                         net (fo=2, routed)           0.696     2.904    Microroc_u1/SC_Readreg/pulse_sync/toggle_reg
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.045     2.949 r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.949    Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.856     2.622    Microroc_u1/SC_Readreg/pulse_sync/rst_n_0
    SLICE_X6Y75          FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/C
                         clock pessimism             -0.231     2.390    
                         clock uncertainty            0.194     2.584    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.120     2.704    Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  VIRTUAL_pll_5

Setup :            0  Failing Endpoints,  Worst Slack       87.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.821ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_CK
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Max at Slow Process Corner
  Requirement:            200.000ns  (VIRTUAL_pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 4.062ns (65.801%)  route 2.111ns (34.199%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           100.000ns
  Clock Path Skew:        -5.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200.000 - 200.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.442     5.857    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X6Y70          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDCE (Prop_fdce_C_Q)         0.433     6.290 r  Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/Q
                         net (fo=2, routed)           0.600     6.891    Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg_n_0
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.125     7.016 r  Microroc_u1/SC_Readreg/BitShift/SR_CK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.511     8.527    SR_CK_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.504    12.031 r  SR_CK_OBUF_inst/O
                         net (fo=0)                   0.000    12.031    SR_CK
    Y18                                                               r  SR_CK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                    200.000   200.000 r  
                         ideal clock network latency
                                                      0.000   200.000    
                         clock pessimism              0.000   200.000    
                         clock uncertainty           -0.148   199.852    
                         output delay              -100.000    99.852    
  -------------------------------------------------------------------
                         required time                         99.852    
                         arrival time                         -12.031    
  -------------------------------------------------------------------
                         slack                                 87.821    

Slack (MET) :             88.064ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_IN
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Max at Slow Process Corner
  Requirement:            200.000ns  (VIRTUAL_pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 3.728ns (62.174%)  route 2.268ns (37.826%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           100.000ns
  Clock Path Skew:        -5.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200.000 - 200.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.376     5.791    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y70         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDCE (Prop_fdce_C_Q)         0.433     6.224 r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/Q
                         net (fo=1, routed)           2.268     8.493    SR_IN_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.295    11.788 r  SR_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.788    SR_IN
    Y17                                                               r  SR_IN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                    200.000   200.000 r  
                         ideal clock network latency
                                                      0.000   200.000    
                         clock pessimism              0.000   200.000    
                         clock uncertainty           -0.148   199.852    
                         output delay              -100.000    99.852    
  -------------------------------------------------------------------
                         required time                         99.852    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                 88.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.055ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_CK
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.573ns (73.655%)  route 0.563ns (26.345%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.589     2.068    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X6Y73          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.164     2.232 r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/Q
                         net (fo=2, routed)           0.162     2.394    Microroc_u1/SC_Readreg/BitShift/sr_ck_temp
    SLICE_X6Y73          LUT2 (Prop_lut2_I1_O)        0.043     2.437 r  Microroc_u1/SC_Readreg/BitShift/SR_CK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.400     2.837    SR_CK_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.366     4.203 r  SR_CK_OBUF_inst/O
                         net (fo=0)                   0.000     4.203    SR_CK
    Y18                                                               r  SR_CK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -6.000    -5.852    
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                           4.203    
  -------------------------------------------------------------------
                         slack                                 10.055    

Slack (MET) :             10.113ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_IN
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.414ns (63.778%)  route 0.803ns (36.222%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.564     2.043    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X10Y70         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDCE (Prop_fdce_C_Q)         0.164     2.207 r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/Q
                         net (fo=1, routed)           0.803     3.010    SR_IN_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.250     4.260 r  SR_IN_OBUF_inst/O
                         net (fo=0)                   0.000     4.260    SR_IN
    Y17                                                               r  SR_IN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -6.000    -5.852    
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                 10.113    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.070ns (19.232%)  route 4.494ns (80.768%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.473     6.531    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.110     6.641 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.633     7.274    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.268     7.542 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.169     8.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X59Y52         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X59Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 26.972    

Slack (MET) :             26.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.070ns (19.232%)  route 4.494ns (80.768%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.473     6.531    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.110     6.641 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.633     7.274    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.268     7.542 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.169     8.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X59Y52         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X59Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 26.972    

Slack (MET) :             26.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.070ns (19.232%)  route 4.494ns (80.768%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.473     6.531    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.110     6.641 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.633     7.274    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.268     7.542 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.169     8.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X59Y52         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X59Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 26.972    

Slack (MET) :             26.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.070ns (19.232%)  route 4.494ns (80.768%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.473     6.531    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.110     6.641 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.633     7.274    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.268     7.542 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.169     8.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X59Y52         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X59Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 26.972    

Slack (MET) :             26.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.070ns (19.232%)  route 4.494ns (80.768%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.473     6.531    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.110     6.641 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.633     7.274    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.268     7.542 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.169     8.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X59Y52         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X59Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 26.972    

Slack (MET) :             26.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.070ns (19.232%)  route 4.494ns (80.768%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.473     6.531    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.110     6.641 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.633     7.274    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.268     7.542 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.169     8.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X59Y52         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X59Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 26.972    

Slack (MET) :             26.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.070ns (19.232%)  route 4.494ns (80.768%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.473     6.531    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.110     6.641 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.633     7.274    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.268     7.542 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.169     8.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X59Y52         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X59Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 26.972    

Slack (MET) :             26.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.070ns (19.232%)  route 4.494ns (80.768%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.473     6.531    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.110     6.641 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.633     7.274    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.268     7.542 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.169     8.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X59Y52         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X59Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X59Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 26.972    

Slack (MET) :             27.011ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.070ns (19.232%)  route 4.494ns (80.768%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.473     6.531    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.110     6.641 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.633     7.274    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.268     7.542 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.169     8.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X58Y52         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X58Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X58Y52         FDCE (Recov_fdce_C_CLR)     -0.292    35.722    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         35.722    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 27.011    

Slack (MET) :             27.011ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.070ns (19.232%)  route 4.494ns (80.768%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 35.795 - 33.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.365     3.148    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y72         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.348     3.496 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.547     5.043    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.239     5.282 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.671     5.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.105     6.058 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.473     6.531    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I3_O)        0.110     6.641 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.633     7.274    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.268     7.542 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.169     8.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X58Y52         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.261    35.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X58Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.255    36.050    
                         clock uncertainty           -0.035    36.014    
    SLICE_X58Y52         FDCE (Recov_fdce_C_CLR)     -0.292    35.722    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         35.722    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 27.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.639%)  route 0.234ns (62.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X53Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.234     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.903     1.873    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X54Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.139     1.734    
    SLICE_X54Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.639%)  route 0.234ns (62.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X53Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.234     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.903     1.873    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X54Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.139     1.734    
    SLICE_X54Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.010%)  route 0.286ns (66.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X53Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.286     1.826    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X57Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.904     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X57Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.139     1.735    
    SLICE_X57Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.010%)  route 0.286ns (66.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X53Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.286     1.826    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X57Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.904     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X57Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.139     1.735    
    SLICE_X57Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.665%)  route 0.168ns (54.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X53Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y50         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X54Y50         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     1.415    
    SLICE_X54Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.665%)  route 0.168ns (54.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X53Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y50         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X54Y50         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     1.415    
    SLICE_X54Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.665%)  route 0.168ns (54.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X53Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y50         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X54Y50         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     1.415    
    SLICE_X54Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.665%)  route 0.168ns (54.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X53Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y50         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X54Y50         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     1.415    
    SLICE_X54Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.665%)  route 0.168ns (54.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X53Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y50         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X54Y50         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     1.415    
    SLICE_X54Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.665%)  route 0.168ns (54.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X53Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y50         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X54Y50         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     1.415    
    SLICE_X54Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_40
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack       21.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.349ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[4]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.538ns (16.668%)  route 2.690ns (83.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 30.463 - 25.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.366     5.781    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X46Y68         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.433     6.214 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.575     6.790    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.105     6.895 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.114     9.009    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X39Y64         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.264    30.463    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X39Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[4]/C
                         clock pessimism              0.283    30.745    
                         clock uncertainty           -0.057    30.689    
    SLICE_X39Y64         FDCE (Recov_fdce_C_CLR)     -0.331    30.358    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[4]
  -------------------------------------------------------------------
                         required time                         30.358    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 21.349    

Slack (MET) :             21.349ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[5]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.538ns (16.668%)  route 2.690ns (83.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 30.463 - 25.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.366     5.781    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X46Y68         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.433     6.214 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.575     6.790    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.105     6.895 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.114     9.009    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X39Y64         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.264    30.463    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X39Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[5]/C
                         clock pessimism              0.283    30.745    
                         clock uncertainty           -0.057    30.689    
    SLICE_X39Y64         FDCE (Recov_fdce_C_CLR)     -0.331    30.358    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[5]
  -------------------------------------------------------------------
                         required time                         30.358    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 21.349    

Slack (MET) :             21.349ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[6]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.538ns (16.668%)  route 2.690ns (83.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 30.463 - 25.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.366     5.781    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X46Y68         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.433     6.214 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.575     6.790    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.105     6.895 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.114     9.009    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X39Y64         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.264    30.463    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X39Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[6]/C
                         clock pessimism              0.283    30.745    
                         clock uncertainty           -0.057    30.689    
    SLICE_X39Y64         FDCE (Recov_fdce_C_CLR)     -0.331    30.358    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[6]
  -------------------------------------------------------------------
                         required time                         30.358    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 21.349    

Slack (MET) :             21.349ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[7]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.538ns (16.668%)  route 2.690ns (83.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 30.463 - 25.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.366     5.781    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X46Y68         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.433     6.214 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.575     6.790    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.105     6.895 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.114     9.009    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X39Y64         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.264    30.463    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X39Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[7]/C
                         clock pessimism              0.283    30.745    
                         clock uncertainty           -0.057    30.689    
    SLICE_X39Y64         FDCE (Recov_fdce_C_CLR)     -0.331    30.358    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[7]
  -------------------------------------------------------------------
                         required time                         30.358    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 21.349    

Slack (MET) :             21.422ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[0]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.538ns (16.668%)  route 2.690ns (83.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 30.463 - 25.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.366     5.781    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X46Y68         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.433     6.214 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.575     6.790    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.105     6.895 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.114     9.009    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X38Y64         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.264    30.463    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X38Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[0]/C
                         clock pessimism              0.283    30.745    
                         clock uncertainty           -0.057    30.689    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.258    30.431    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[0]
  -------------------------------------------------------------------
                         required time                         30.431    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 21.422    

Slack (MET) :             21.422ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[1]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.538ns (16.668%)  route 2.690ns (83.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 30.463 - 25.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.366     5.781    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X46Y68         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.433     6.214 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.575     6.790    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.105     6.895 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.114     9.009    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X38Y64         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.264    30.463    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X38Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[1]/C
                         clock pessimism              0.283    30.745    
                         clock uncertainty           -0.057    30.689    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.258    30.431    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[1]
  -------------------------------------------------------------------
                         required time                         30.431    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 21.422    

Slack (MET) :             21.422ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[2]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.538ns (16.668%)  route 2.690ns (83.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 30.463 - 25.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.366     5.781    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X46Y68         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.433     6.214 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.575     6.790    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.105     6.895 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.114     9.009    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X38Y64         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.264    30.463    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X38Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[2]/C
                         clock pessimism              0.283    30.745    
                         clock uncertainty           -0.057    30.689    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.258    30.431    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[2]
  -------------------------------------------------------------------
                         required time                         30.431    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 21.422    

Slack (MET) :             21.422ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[3]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.538ns (16.668%)  route 2.690ns (83.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 30.463 - 25.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.366     5.781    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X46Y68         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.433     6.214 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.575     6.790    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.105     6.895 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.114     9.009    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X38Y64         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.264    30.463    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X38Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[3]/C
                         clock pessimism              0.283    30.745    
                         clock uncertainty           -0.057    30.689    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.258    30.431    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[3]
  -------------------------------------------------------------------
                         required time                         30.431    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 21.422    

Slack (MET) :             21.455ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[10]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.538ns (17.244%)  route 2.582ns (82.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 30.462 - 25.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.366     5.781    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X46Y68         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.433     6.214 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.575     6.790    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.105     6.895 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.006     8.901    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X39Y65         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.263    30.462    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X39Y65         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[10]/C
                         clock pessimism              0.283    30.744    
                         clock uncertainty           -0.057    30.688    
    SLICE_X39Y65         FDCE (Recov_fdce_C_CLR)     -0.331    30.357    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[10]
  -------------------------------------------------------------------
                         required time                         30.357    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                 21.455    

Slack (MET) :             21.455ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[11]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.538ns (17.244%)  route 2.582ns (82.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 30.462 - 25.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.366     5.781    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X46Y68         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.433     6.214 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.575     6.790    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.105     6.895 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.006     8.901    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X39Y65         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        1.263    30.462    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X39Y65         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[11]/C
                         clock pessimism              0.283    30.744    
                         clock uncertainty           -0.057    30.688    
    SLICE_X39Y65         FDCE (Recov_fdce_C_CLR)     -0.331    30.357    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[11]
  -------------------------------------------------------------------
                         required time                         30.357    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                 21.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.426ns  (logic 0.191ns (13.390%)  route 1.235ns (86.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 16.171 - 12.500 ) 
    Source Clock Delay      (SCD):    2.044ns = ( 14.544 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.565    14.544    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y65         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDPE (Prop_fdpe_C_Q)         0.146    14.690 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.718    15.408    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.045    15.453 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.517    15.970    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y65         FDPE                                         f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.993    15.259    Clk
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.056    15.315 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.857    16.171    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y65         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.884    
    SLICE_X31Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    15.789    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.789    
                         arrival time                          15.970    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.426ns  (logic 0.191ns (13.390%)  route 1.235ns (86.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 16.171 - 12.500 ) 
    Source Clock Delay      (SCD):    2.044ns = ( 14.544 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.565    14.544    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y65         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDPE (Prop_fdpe_C_Q)         0.146    14.690 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.718    15.408    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.045    15.453 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.517    15.970    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y65         FDPE                                         f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.993    15.259    Clk
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.056    15.315 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.857    16.171    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y65         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.884    
    SLICE_X31Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    15.789    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.789    
                         arrival time                          15.970    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.426ns  (logic 0.191ns (13.390%)  route 1.235ns (86.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 16.171 - 12.500 ) 
    Source Clock Delay      (SCD):    2.044ns = ( 14.544 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.565    14.544    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y65         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDPE (Prop_fdpe_C_Q)         0.146    14.690 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.718    15.408    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.045    15.453 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.517    15.970    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y65         FDPE                                         f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.993    15.259    Clk
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.056    15.315 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.857    16.171    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y65         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.884    
    SLICE_X31Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    15.789    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.789    
                         arrival time                          15.970    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.328ns  (logic 0.232ns (17.476%)  route 1.096ns (82.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 16.028 - 12.500 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 14.543 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.564    14.543    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X32Y66         FDRE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.133    14.676 r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.310    14.985    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.099    15.084 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.786    15.870    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X30Y66         FDPE                                         f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.993    15.259    Clk
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.056    15.315 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.713    16.028    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X30Y66         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.741    
    SLICE_X30Y66         FDPE (Remov_fdpe_C_PRE)     -0.071    15.670    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.670    
                         arrival time                          15.870    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.965ns  (logic 0.232ns (24.045%)  route 0.733ns (75.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 15.669 - 12.500 ) 
    Source Clock Delay      (SCD):    2.031ns = ( 14.531 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.552    14.531    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X52Y78         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.133    14.664 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.202    14.866    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.099    14.965 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.530    15.495    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X52Y79         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.993    15.259    Clk
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.056    15.315 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.354    15.669    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X52Y79         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.382    
    SLICE_X52Y79         FDPE (Remov_fdpe_C_PRE)     -0.095    15.287    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.287    
                         arrival time                          15.495    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.965ns  (logic 0.232ns (24.045%)  route 0.733ns (75.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 15.669 - 12.500 ) 
    Source Clock Delay      (SCD):    2.031ns = ( 14.531 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.552    14.531    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X52Y78         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.133    14.664 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.202    14.866    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.099    14.965 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.530    15.495    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X52Y79         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.993    15.259    Clk
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.056    15.315 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.354    15.669    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X52Y79         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.382    
    SLICE_X52Y79         FDPE (Remov_fdpe_C_PRE)     -0.095    15.287    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.287    
                         arrival time                          15.495    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.965ns  (logic 0.232ns (24.045%)  route 0.733ns (75.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 15.669 - 12.500 ) 
    Source Clock Delay      (SCD):    2.031ns = ( 14.531 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.552    14.531    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X52Y78         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.133    14.664 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.202    14.866    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.099    14.965 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.530    15.495    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X52Y79         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.993    15.259    Clk
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.056    15.315 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.354    15.669    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X52Y79         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.382    
    SLICE_X52Y79         FDPE (Remov_fdpe_C_PRE)     -0.095    15.287    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.287    
                         arrival time                          15.495    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.322ns  (logic 0.232ns (17.548%)  route 1.090ns (82.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 15.947 - 12.500 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 14.543 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.564    14.543    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X32Y66         FDRE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.133    14.676 r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.310    14.985    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.099    15.084 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.780    15.865    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X30Y67         FDPE                                         f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.993    15.259    Clk
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.056    15.315 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.633    15.947    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X30Y67         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.661    
    SLICE_X30Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    15.590    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.590    
                         arrival time                          15.865    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.322ns  (logic 0.232ns (17.548%)  route 1.090ns (82.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 15.947 - 12.500 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 14.543 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.564    14.543    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X32Y66         FDRE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.133    14.676 r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.310    14.985    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.099    15.084 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.780    15.865    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X30Y67         FDPE                                         f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.993    15.259    Clk
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.056    15.315 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.633    15.947    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X30Y67         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.661    
    SLICE_X30Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    15.590    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.590    
                         arrival time                          15.865    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.032ns  (logic 0.231ns (22.390%)  route 0.801ns (77.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 15.570 - 12.500 ) 
    Source Clock Delay      (SCD):    2.031ns = ( 14.531 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.552    14.531    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X52Y78         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.133    14.664 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.424    15.088    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X52Y78         LUT2 (Prop_lut2_I1_O)        0.098    15.186 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.376    15.562    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X52Y75         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2146, routed)        0.993    15.259    Clk
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.056    15.315 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.255    15.570    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X52Y75         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.283    
    SLICE_X52Y75         FDPE (Remov_fdpe_C_PRE)     -0.095    15.188    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.188    
                         arrival time                          15.562    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_5
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack      197.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.891ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.590ns (34.330%)  route 1.129ns (65.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 205.465 - 200.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.372     5.787    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X9Y72          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.348     6.135 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     6.820    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.242     7.062 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.444     7.506    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X9Y71          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.266   205.465    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y71          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.299   205.763    
                         clock uncertainty           -0.074   205.690    
    SLICE_X9Y71          FDPE (Recov_fdpe_C_PRE)     -0.292   205.398    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        205.398    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                197.891    

Slack (MET) :             197.922ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.590ns (35.289%)  route 1.082ns (64.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 205.465 - 200.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.372     5.787    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X9Y72          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.348     6.135 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     6.820    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.242     7.062 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.397     7.459    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X11Y71         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.266   205.465    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y71         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.283   205.747    
                         clock uncertainty           -0.074   205.674    
    SLICE_X11Y71         FDPE (Recov_fdpe_C_PRE)     -0.292   205.382    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        205.382    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                197.922    

Slack (MET) :             197.922ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.590ns (35.289%)  route 1.082ns (64.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 205.465 - 200.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.372     5.787    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X9Y72          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.348     6.135 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     6.820    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.242     7.062 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.397     7.459    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X11Y71         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.266   205.465    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y71         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.283   205.747    
                         clock uncertainty           -0.074   205.674    
    SLICE_X11Y71         FDPE (Recov_fdpe_C_PRE)     -0.292   205.382    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        205.382    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                197.922    

Slack (MET) :             198.539ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.398ns (46.212%)  route 0.463ns (53.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 205.465 - 200.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.439     5.854    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y72          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDPE (Prop_fdpe_C_Q)         0.398     6.252 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.463     6.716    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X8Y72          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.266   205.465    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y72          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.283   205.747    
                         clock uncertainty           -0.074   205.674    
    SLICE_X8Y72          FDPE (Recov_fdpe_C_PRE)     -0.419   205.255    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        205.255    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                198.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.317%)  route 0.238ns (61.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.591     2.070    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y72          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDPE (Prop_fdpe_C_Q)         0.148     2.218 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.238     2.456    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X8Y72          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.831     2.597    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y72          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.521     2.076    
    SLICE_X8Y72          FDPE (Remov_fdpe_C_PRE)     -0.124     1.952    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.202%)  route 0.275ns (56.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y72          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.164     2.206 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.092     2.298    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X9Y72          LUT2 (Prop_lut2_I0_O)        0.045     2.343 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.183     2.525    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X11Y71         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.832     2.598    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y71         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.521     2.077    
    SLICE_X11Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     1.982    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.202%)  route 0.275ns (56.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y72          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.164     2.206 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.092     2.298    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X9Y72          LUT2 (Prop_lut2_I0_O)        0.045     2.343 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.183     2.525    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X11Y71         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.832     2.598    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y71         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.521     2.077    
    SLICE_X11Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     1.982    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.050%)  route 0.276ns (56.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.563     2.042    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y72          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.164     2.206 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.092     2.298    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X9Y72          LUT2 (Prop_lut2_I0_O)        0.045     2.343 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.185     2.527    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X9Y71          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.832     2.598    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y71          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.542     2.056    
    SLICE_X9Y71          FDPE (Remov_fdpe_C_PRE)     -0.095     1.961    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.566    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack       17.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.379ns (12.795%)  route 2.583ns (87.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 25.150 - 20.833 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.381     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y58         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.379     4.974 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         2.583     7.557    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X51Y62         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.261    25.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.226    25.375    
                         clock uncertainty           -0.035    25.340    
    SLICE_X51Y62         FDCE (Recov_fdce_C_CLR)     -0.331    25.009    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         25.009    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                 17.452    

Slack (MET) :             17.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.379ns (13.525%)  route 2.423ns (86.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 25.146 - 20.833 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.381     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y58         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.379     4.974 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         2.423     7.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X52Y62         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.257    25.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y62         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.166    25.311    
                         clock uncertainty           -0.035    25.276    
    SLICE_X52Y62         FDPE (Recov_fdpe_C_PRE)     -0.292    24.984    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         24.984    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 17.586    

Slack (MET) :             17.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.379ns (14.093%)  route 2.310ns (85.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 25.148 - 20.833 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.381     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y58         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.379     4.974 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         2.310     7.285    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X52Y59         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.259    25.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y59         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.166    25.313    
                         clock uncertainty           -0.035    25.278    
    SLICE_X52Y59         FDCE (Recov_fdce_C_CLR)     -0.331    24.947    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.947    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 17.662    

Slack (MET) :             17.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.379ns (14.113%)  route 2.306ns (85.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 25.148 - 20.833 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.381     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y58         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.379     4.974 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         2.306     7.281    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X53Y59         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.259    25.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y59         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.166    25.313    
                         clock uncertainty           -0.035    25.278    
    SLICE_X53Y59         FDCE (Recov_fdce_C_CLR)     -0.331    24.947    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.947    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                 17.666    

Slack (MET) :             17.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.379ns (14.113%)  route 2.306ns (85.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 25.148 - 20.833 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.381     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y58         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.379     4.974 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         2.306     7.281    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X53Y59         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.259    25.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y59         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.166    25.313    
                         clock uncertainty           -0.035    25.278    
    SLICE_X53Y59         FDCE (Recov_fdce_C_CLR)     -0.331    24.947    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         24.947    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                 17.666    

Slack (MET) :             17.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.379ns (14.113%)  route 2.306ns (85.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 25.148 - 20.833 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.381     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y58         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.379     4.974 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         2.306     7.281    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X53Y59         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.259    25.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y59         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.166    25.313    
                         clock uncertainty           -0.035    25.278    
    SLICE_X53Y59         FDCE (Recov_fdce_C_CLR)     -0.331    24.947    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         24.947    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                 17.666    

Slack (MET) :             17.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.379ns (14.673%)  route 2.204ns (85.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 25.147 - 20.833 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.381     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y58         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.379     4.974 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         2.204     7.178    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X52Y60         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.258    25.147    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.166    25.312    
                         clock uncertainty           -0.035    25.277    
    SLICE_X52Y60         FDCE (Recov_fdce_C_CLR)     -0.331    24.946    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         24.946    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 17.768    

Slack (MET) :             17.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.484ns (19.224%)  route 2.034ns (80.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 25.149 - 20.833 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.381     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y58         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.379     4.974 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.352     6.327    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X47Y56         LUT2 (Prop_lut2_I1_O)        0.105     6.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.681     7.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y55         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.260    25.149    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y55         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.166    25.314    
                         clock uncertainty           -0.035    25.279    
    SLICE_X55Y55         FDPE (Recov_fdpe_C_PRE)     -0.292    24.987    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 17.874    

Slack (MET) :             17.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.484ns (19.224%)  route 2.034ns (80.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 25.149 - 20.833 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.381     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y58         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.379     4.974 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.352     6.327    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X47Y56         LUT2 (Prop_lut2_I1_O)        0.105     6.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.681     7.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y55         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.260    25.149    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y55         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.166    25.314    
                         clock uncertainty           -0.035    25.279    
    SLICE_X55Y55         FDPE (Recov_fdpe_C_PRE)     -0.292    24.987    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 17.874    

Slack (MET) :             17.991ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.484ns (20.159%)  route 1.917ns (79.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 25.149 - 20.833 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.381     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y58         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.379     4.974 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.352     6.327    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X47Y56         LUT2 (Prop_lut2_I1_O)        0.105     6.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.565     6.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y56         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.260    25.149    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y56         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.166    25.314    
                         clock uncertainty           -0.035    25.279    
    SLICE_X55Y56         FDPE (Recov_fdpe_C_PRE)     -0.292    24.987    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 17.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.550%)  route 0.176ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.564     1.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.628 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X51Y54         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X51Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X51Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.550%)  route 0.176ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.564     1.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.628 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X51Y54         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X51Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X51Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.550%)  route 0.176ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.564     1.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.628 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X51Y54         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X51Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X51Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.550%)  route 0.176ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.564     1.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.628 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X51Y54         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X51Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X51Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.550%)  route 0.176ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.564     1.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.628 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X51Y54         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X51Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X51Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.454%)  route 0.226ns (61.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.564     1.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.628 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.226     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X50Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X50Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.454%)  route 0.226ns (61.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.564     1.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.628 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.226     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X50Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X50Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.454%)  route 0.226ns (61.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.564     1.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.628 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.226     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X50Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X50Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.454%)  route 0.226ns (61.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.564     1.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.628 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.226     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X50Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X50Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.454%)  route 0.226ns (61.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.564     1.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.628 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.226     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X50Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X50Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.168    





