#######################################
# ACE GENERATED DELAYS SDC FILE
# Generated on: 2023.05.10 at 14:47:42 PDT
# By: ACE 9.0.1
# From project: vp_project
#######################################
# IO Ring Boundary Delays SDC File
#######################################
# SDC PVT Conditions:
# Voltage: 850 Temperature: 0 Corner: slow
#######################################
# Boundary pin delays for ethernet_0
# Clocks and Resets
set_clock_latency -source -late -rise 0.883344 [get_clocks ethernet_0_m0_ff_clk_divby2]
set_clock_latency -source -early -rise 0.794921 [get_clocks ethernet_0_m0_ff_clk_divby2]
set_clock_latency -source -late -rise 0.987256 [get_clocks ethernet_0_m1_ff_clk_divby2]
set_clock_latency -source -early -rise 0.891358 [get_clocks ethernet_0_m1_ff_clk_divby2]
set_clock_latency -source -late -rise 0.843528 [get_clocks ethernet_0_ref_clk_divby2]
set_clock_latency -source -early -rise 0.794441 [get_clocks ethernet_0_ref_clk_divby2]
# Free Running Counter
# Quad MAC 0 Flow Control
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.470 [get_ports ethernet_0_quad0_emac_pause_on[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.5264 [get_ports ethernet_0_quad0_emac_pause_on[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.0666 [get_ports ethernet_0_quad0_emac_pause_on[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1264 [get_ports ethernet_0_quad0_emac_pause_on[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.5344 [get_ports ethernet_0_quad0_emac_pause_on[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.6002 [get_ports ethernet_0_quad0_emac_pause_on[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1025 [get_ports ethernet_0_quad0_emac_pause_on[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.162 [get_ports ethernet_0_quad0_emac_pause_on[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.4314 [get_ports ethernet_0_quad0_emac_pause_on[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.4839 [get_ports ethernet_0_quad0_emac_pause_on[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.0724 [get_ports ethernet_0_quad0_emac_pause_on[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1185 [get_ports ethernet_0_quad0_emac_pause_on[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.4005 [get_ports ethernet_0_quad0_emac_pause_on[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.4539 [get_ports ethernet_0_quad0_emac_pause_on[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2086 [get_ports ethernet_0_quad0_emac_pause_on[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2590 [get_ports ethernet_0_quad0_emac_pause_on[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.441 [get_ports ethernet_0_quad0_emac_pause_on[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.4825 [get_ports ethernet_0_quad0_emac_pause_on[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1004 [get_ports ethernet_0_quad0_emac_pause_on[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1450 [get_ports ethernet_0_quad0_emac_pause_on[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3417 [get_ports ethernet_0_quad0_emac_pause_on[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.4091 [get_ports ethernet_0_quad0_emac_pause_on[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.9779 [get_ports ethernet_0_quad0_emac_pause_on[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.0465 [get_ports ethernet_0_quad0_emac_pause_on[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3605 [get_ports ethernet_0_quad0_emac_pause_on[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.4077 [get_ports ethernet_0_quad0_emac_pause_on[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.988 [get_ports ethernet_0_quad0_emac_pause_on[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.0502 [get_ports ethernet_0_quad0_emac_pause_on[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.4124 [get_ports ethernet_0_quad0_emac_pause_on[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.4607 [get_ports ethernet_0_quad0_emac_pause_on[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.206 [get_ports ethernet_0_quad0_emac_pause_on[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2518 [get_ports ethernet_0_quad0_emac_pause_on[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3291 [get_ports ethernet_0_quad0_emac_pause_on[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4026 [get_ports ethernet_0_quad0_emac_pause_on[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2735 [get_ports ethernet_0_quad0_emac_pause_on[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3084 [get_ports ethernet_0_quad0_emac_pause_on[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2223 [get_ports ethernet_0_quad0_emac_pause_on[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2657 [get_ports ethernet_0_quad0_emac_pause_on[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2132 [get_ports ethernet_0_quad0_emac_pause_on[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2587 [get_ports ethernet_0_quad0_emac_pause_on[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2295 [get_ports ethernet_0_quad0_emac_pause_on[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2729 [get_ports ethernet_0_quad0_emac_pause_on[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2439 [get_ports ethernet_0_quad0_emac_pause_on[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2914 [get_ports ethernet_0_quad0_emac_pause_on[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2644 [get_ports ethernet_0_quad0_emac_pause_on[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3201 [get_ports ethernet_0_quad0_emac_pause_on[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3670 [get_ports ethernet_0_quad0_emac_pause_on[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4379 [get_ports ethernet_0_quad0_emac_pause_on[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3571 [get_ports ethernet_0_quad0_emac_pause_on[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3722 [get_ports ethernet_0_quad0_emac_pause_on[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3471 [get_ports ethernet_0_quad0_emac_pause_on[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3607 [get_ports ethernet_0_quad0_emac_pause_on[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3974 [get_ports ethernet_0_quad0_emac_pause_on[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4409 [get_ports ethernet_0_quad0_emac_pause_on[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.4649 [get_ports ethernet_0_quad0_emac_pause_on[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4938 [get_ports ethernet_0_quad0_emac_pause_on[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.36 [get_ports ethernet_0_quad0_emac_pause_on[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4045 [get_ports ethernet_0_quad0_emac_pause_on[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.4904 [get_ports ethernet_0_quad0_emac_pause_on[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.5449 [get_ports ethernet_0_quad0_emac_pause_on[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2964 [get_ports ethernet_0_quad0_emac_pause_on[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3278 [get_ports ethernet_0_quad0_emac_pause_on[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.4036 [get_ports ethernet_0_quad0_emac_pause_on[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4236 [get_ports ethernet_0_quad0_emac_pause_on[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3440 [get_ports ethernet_0_quad0_emac_pause_on[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3665 [get_ports ethernet_0_quad0_emac_pause_on[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.4089 [get_ports ethernet_0_quad0_emac_pause_on[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.430 [get_ports ethernet_0_quad0_emac_pause_on[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3794 [get_ports ethernet_0_quad0_emac_pause_on[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4075 [get_ports ethernet_0_quad0_emac_pause_on[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3667 [get_ports ethernet_0_quad0_emac_pause_on[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3809 [get_ports ethernet_0_quad0_emac_pause_on[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3783 [get_ports ethernet_0_quad0_emac_pause_on[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4369 [get_ports ethernet_0_quad0_emac_pause_on[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.4024 [get_ports ethernet_0_quad0_emac_pause_on[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4541 [get_ports ethernet_0_quad0_emac_pause_on[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.358 [get_ports ethernet_0_quad0_emac_pause_on[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4024 [get_ports ethernet_0_quad0_emac_pause_on[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3621 [get_ports ethernet_0_quad0_emac_pause_on[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3923 [get_ports ethernet_0_quad0_emac_pause_on[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5996 [get_ports ethernet_0_quad0_emac_xoff_gen[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6238 [get_ports ethernet_0_quad0_emac_xoff_gen[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5491 [get_ports ethernet_0_quad0_emac_xoff_gen[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5931 [get_ports ethernet_0_quad0_emac_xoff_gen[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5923 [get_ports ethernet_0_quad0_emac_xoff_gen[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6217 [get_ports ethernet_0_quad0_emac_xoff_gen[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5582 [get_ports ethernet_0_quad0_emac_xoff_gen[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.584 [get_ports ethernet_0_quad0_emac_xoff_gen[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5859 [get_ports ethernet_0_quad0_emac_xoff_gen[4]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6116 [get_ports ethernet_0_quad0_emac_xoff_gen[4]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6806 [get_ports ethernet_0_quad0_emac_xoff_gen[5]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.7081 [get_ports ethernet_0_quad0_emac_xoff_gen[5]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5521 [get_ports ethernet_0_quad0_emac_xoff_gen[6]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5809 [get_ports ethernet_0_quad0_emac_xoff_gen[6]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4849 [get_ports ethernet_0_quad0_emac_xoff_gen[7]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5338 [get_ports ethernet_0_quad0_emac_xoff_gen[7]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2214 [get_ports ethernet_0_quad0_emac_xoff_gen[8]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2402 [get_ports ethernet_0_quad0_emac_xoff_gen[8]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2056 [get_ports ethernet_0_quad0_emac_xoff_gen[9]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2318 [get_ports ethernet_0_quad0_emac_xoff_gen[9]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.22 [get_ports ethernet_0_quad0_emac_xoff_gen[10]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.237 [get_ports ethernet_0_quad0_emac_xoff_gen[10]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2236 [get_ports ethernet_0_quad0_emac_xoff_gen[11]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2511 [get_ports ethernet_0_quad0_emac_xoff_gen[11]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2282 [get_ports ethernet_0_quad0_emac_xoff_gen[12]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2618 [get_ports ethernet_0_quad0_emac_xoff_gen[12]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2431 [get_ports ethernet_0_quad0_emac_xoff_gen[13]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.274 [get_ports ethernet_0_quad0_emac_xoff_gen[13]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2326 [get_ports ethernet_0_quad0_emac_xoff_gen[14]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2531 [get_ports ethernet_0_quad0_emac_xoff_gen[14]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1955 [get_ports ethernet_0_quad0_emac_xoff_gen[15]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2169 [get_ports ethernet_0_quad0_emac_xoff_gen[15]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2442 [get_ports ethernet_0_quad0_emac_xoff_gen[16]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2738 [get_ports ethernet_0_quad0_emac_xoff_gen[16]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3273 [get_ports ethernet_0_quad0_emac_xoff_gen[17]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3574 [get_ports ethernet_0_quad0_emac_xoff_gen[17]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3166 [get_ports ethernet_0_quad0_emac_xoff_gen[18]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3432 [get_ports ethernet_0_quad0_emac_xoff_gen[18]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3958 [get_ports ethernet_0_quad0_emac_xoff_gen[19]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.425 [get_ports ethernet_0_quad0_emac_xoff_gen[19]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2550 [get_ports ethernet_0_quad0_emac_xoff_gen[20]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2852 [get_ports ethernet_0_quad0_emac_xoff_gen[20]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3199 [get_ports ethernet_0_quad0_emac_xoff_gen[21]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3368 [get_ports ethernet_0_quad0_emac_xoff_gen[21]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2705 [get_ports ethernet_0_quad0_emac_xoff_gen[22]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2945 [get_ports ethernet_0_quad0_emac_xoff_gen[22]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2593 [get_ports ethernet_0_quad0_emac_xoff_gen[23]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2876 [get_ports ethernet_0_quad0_emac_xoff_gen[23]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3351 [get_ports ethernet_0_quad0_emac_xoff_gen[24]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3531 [get_ports ethernet_0_quad0_emac_xoff_gen[24]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2560 [get_ports ethernet_0_quad0_emac_xoff_gen[25]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2731 [get_ports ethernet_0_quad0_emac_xoff_gen[25]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2332 [get_ports ethernet_0_quad0_emac_xoff_gen[26]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2558 [get_ports ethernet_0_quad0_emac_xoff_gen[26]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2560 [get_ports ethernet_0_quad0_emac_xoff_gen[27]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.27 [get_ports ethernet_0_quad0_emac_xoff_gen[27]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2751 [get_ports ethernet_0_quad0_emac_xoff_gen[28]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2958 [get_ports ethernet_0_quad0_emac_xoff_gen[28]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.325 [get_ports ethernet_0_quad0_emac_xoff_gen[29]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3492 [get_ports ethernet_0_quad0_emac_xoff_gen[29]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2735 [get_ports ethernet_0_quad0_emac_xoff_gen[30]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2918 [get_ports ethernet_0_quad0_emac_xoff_gen[30]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2428 [get_ports ethernet_0_quad0_emac_xoff_gen[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.260 [get_ports ethernet_0_quad0_emac_xoff_gen[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4229 [get_ports ethernet_0_quad0_lpi_txhold[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4436 [get_ports ethernet_0_quad0_lpi_txhold[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2577 [get_ports ethernet_0_quad0_lpi_txhold[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2807 [get_ports ethernet_0_quad0_lpi_txhold[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3296 [get_ports ethernet_0_quad0_lpi_txhold[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3615 [get_ports ethernet_0_quad0_lpi_txhold[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2395 [get_ports ethernet_0_quad0_lpi_txhold[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2655 [get_ports ethernet_0_quad0_lpi_txhold[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.8764 [get_ports ethernet_0_quad0_mac_stop_tx[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.8647 [get_ports ethernet_0_quad0_mac_stop_tx[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -1.0131 [get_ports ethernet_0_quad0_mac_stop_tx[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.9890 [get_ports ethernet_0_quad0_mac_stop_tx[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -1.0052 [get_ports ethernet_0_quad0_mac_stop_tx[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.9835 [get_ports ethernet_0_quad0_mac_stop_tx[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.9720 [get_ports ethernet_0_quad0_mac_stop_tx[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.9382 [get_ports ethernet_0_quad0_mac_stop_tx[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.9687 [get_ports ethernet_0_quad0_mac_stop_tx[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.9727 [get_ports ethernet_0_quad0_mac_stop_tx[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -1.0492 [get_ports ethernet_0_quad0_mac_stop_tx[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -1.0439 [get_ports ethernet_0_quad0_mac_stop_tx[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -1.0500 [get_ports ethernet_0_quad0_mac_stop_tx[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -1.045 [get_ports ethernet_0_quad0_mac_stop_tx[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -1.053 [get_ports ethernet_0_quad0_mac_stop_tx[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -1.0372 [get_ports ethernet_0_quad0_mac_stop_tx[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4 [get_ports ethernet_0_quad0_tx_hold_req[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3927 [get_ports ethernet_0_quad0_tx_hold_req[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1763 [get_ports ethernet_0_quad0_tx_hold_req[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1965 [get_ports ethernet_0_quad0_tx_hold_req[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.301 [get_ports ethernet_0_quad0_tx_hold_req[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3176 [get_ports ethernet_0_quad0_tx_hold_req[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2415 [get_ports ethernet_0_quad0_tx_hold_req[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2628 [get_ports ethernet_0_quad0_tx_hold_req[3]]
# Quad MAC 0 Status
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2116 [get_ports ethernet_0_m0_ffe_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2709 [get_ports ethernet_0_m0_ffe_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3278 [get_ports ethernet_0_m0_ffe_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3494 [get_ports ethernet_0_m0_ffe_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2808 [get_ports ethernet_0_m0_ffe_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2902 [get_ports ethernet_0_m0_ffe_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2955 [get_ports ethernet_0_m0_ffe_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3075 [get_ports ethernet_0_m0_ffe_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1352 [get_ports ethernet_0_m0_ffe_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1933 [get_ports ethernet_0_m0_ffe_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.245 [get_ports ethernet_0_m0_ffe_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2669 [get_ports ethernet_0_m0_ffe_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2005 [get_ports ethernet_0_m0_ffe_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2117 [get_ports ethernet_0_m0_ffe_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2115 [get_ports ethernet_0_m0_ffe_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2263 [get_ports ethernet_0_m0_ffe_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1768 [get_ports ethernet_0_m0_ffp_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.213 [get_ports ethernet_0_m0_ffp_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2135 [get_ports ethernet_0_m0_ffp_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2300 [get_ports ethernet_0_m0_ffp_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1833 [get_ports ethernet_0_m0_ffp_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2265 [get_ports ethernet_0_m0_ffp_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2474 [get_ports ethernet_0_m0_ffp_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2629 [get_ports ethernet_0_m0_ffp_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1036 [get_ports ethernet_0_m0_ffp_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.140 [get_ports ethernet_0_m0_ffp_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1255 [get_ports ethernet_0_m0_ffp_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1437 [get_ports ethernet_0_m0_ffp_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1166 [get_ports ethernet_0_m0_ffp_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1573 [get_ports ethernet_0_m0_ffp_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.177 [get_ports ethernet_0_m0_ffp_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1919 [get_ports ethernet_0_m0_ffp_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1558 [get_ports ethernet_0_m0_mac_tx_underflow[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1526 [get_ports ethernet_0_m0_mac_tx_underflow[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1385 [get_ports ethernet_0_m0_mac_tx_underflow[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1790 [get_ports ethernet_0_m0_mac_tx_underflow[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2571 [get_ports ethernet_0_m0_mac_tx_underflow[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2475 [get_ports ethernet_0_m0_mac_tx_underflow[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.0632 [get_ports ethernet_0_m0_mac_tx_underflow[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.090 [get_ports ethernet_0_m0_mac_tx_underflow[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1101 [get_ports ethernet_0_m0_mac_tx_underflow[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1101 [get_ports ethernet_0_m0_mac_tx_underflow[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0714 [get_ports ethernet_0_m0_mac_tx_underflow[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1083 [get_ports ethernet_0_m0_mac_tx_underflow[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1995 [get_ports ethernet_0_m0_mac_tx_underflow[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1930 [get_ports ethernet_0_m0_mac_tx_underflow[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0111 [get_ports ethernet_0_m0_mac_tx_underflow[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0376 [get_ports ethernet_0_m0_mac_tx_underflow[3]]
# Quad MAC 0 TSN
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3813 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3871 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2640 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2699 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3106 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2930 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1934 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1757 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2980 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3208 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1808 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2035 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2418 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2505 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1245 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1332 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2808 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3315 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1635 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2142 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.4727 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4879 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3554 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3708 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.4491 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4833 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3320 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3661 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3390 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3461 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2217 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2290 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3315 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3310 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2142 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2137 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3864 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4192 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2693 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3020 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2783 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2726 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1610 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.155 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2430 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2792 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1257 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1618 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3426 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3683 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2254 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2511 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2990 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3404 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1817 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2231 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3414 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3175 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2242 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2004 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.4420 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4833 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3248 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3661 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2940 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3364 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1768 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2192 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2364 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2504 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1193 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.133 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3754 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4384 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2582 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3212 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3244 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3154 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2073 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1982 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3117 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3473 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1944 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2302 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3243 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3364 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2071 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2192 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3504 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3428 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2332 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2256 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2497 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.270 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1324 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1532 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3244 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3788 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2072 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2615 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3128 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3554 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1956 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.238 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3057 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2791 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1885 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1618 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3807 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4002 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.263 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2829 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2713 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3031 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1540 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1858 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2581 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2878 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1408 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.170 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3135 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3519 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1962 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2346 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3007 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3146 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1835 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1975 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3469 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4379 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2298 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3208 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.4100 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3672 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2928 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2500 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3233 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3376 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2060 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2205 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2121 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2526 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.095 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1352 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3498 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3672 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2325 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2500 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2813 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2922 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1641 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1749 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2918 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3166 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1746 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1994 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3133 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3386 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1961 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2214 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5174 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4859 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.4003 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3688 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3183 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3285 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2010 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2113 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3714 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4046 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2541 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2873 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.248 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2677 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1310 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1504 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3074 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3449 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1902 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2277 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3302 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3643 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2130 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2471 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3073 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3101 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1901 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1928 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3013 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3454 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1841 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2283 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2913 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2688 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1740 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1516 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3026 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2932 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1853 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1759 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2460 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2813 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1288 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1640 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2670 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2808 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1498 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1635 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2869 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3241 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1698 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.207 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2343 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2852 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.117 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1679 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3150 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2880 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.198 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1708 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3912 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3891 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2739 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2719 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3195 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3135 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2023 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1962 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.280 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2815 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.162 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1642 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2450 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2550 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1278 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1378 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2976 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3035 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1804 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1862 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.325 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3679 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.208 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2508 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2607 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3069 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1434 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1898 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3788 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3302 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2616 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.213 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2802 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3430 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1629 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2258 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2903 [get_ports ethernet_0_quad0_tx_ts[64]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3042 [get_ports ethernet_0_quad0_tx_ts[64]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1581 [get_ports ethernet_0_quad0_tx_ts[65]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1783 [get_ports ethernet_0_quad0_tx_ts[65]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.336 [get_ports ethernet_0_quad0_tx_ts[66]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3799 [get_ports ethernet_0_quad0_tx_ts[66]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2618 [get_ports ethernet_0_quad0_tx_ts[67]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2848 [get_ports ethernet_0_quad0_tx_ts[67]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.248 [get_ports ethernet_0_quad0_tx_ts[68]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2655 [get_ports ethernet_0_quad0_tx_ts[68]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6292 [get_ports ethernet_0_quad0_tx_ts[69]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.627 [get_ports ethernet_0_quad0_tx_ts[69]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2580 [get_ports ethernet_0_quad0_tx_ts[70]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2701 [get_ports ethernet_0_quad0_tx_ts[70]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2911 [get_ports ethernet_0_quad0_tx_ts[71]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3055 [get_ports ethernet_0_quad0_tx_ts[71]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.279 [get_ports ethernet_0_quad0_tx_ts[72]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3025 [get_ports ethernet_0_quad0_tx_ts[72]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2707 [get_ports ethernet_0_quad0_tx_ts[73]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2976 [get_ports ethernet_0_quad0_tx_ts[73]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2577 [get_ports ethernet_0_quad0_tx_ts[74]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2785 [get_ports ethernet_0_quad0_tx_ts[74]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3186 [get_ports ethernet_0_quad0_tx_ts[75]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3434 [get_ports ethernet_0_quad0_tx_ts[75]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2468 [get_ports ethernet_0_quad0_tx_ts[76]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2658 [get_ports ethernet_0_quad0_tx_ts[76]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6236 [get_ports ethernet_0_quad0_tx_ts[77]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6234 [get_ports ethernet_0_quad0_tx_ts[77]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6033 [get_ports ethernet_0_quad0_tx_ts[78]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6063 [get_ports ethernet_0_quad0_tx_ts[78]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6435 [get_ports ethernet_0_quad0_tx_ts[79]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6403 [get_ports ethernet_0_quad0_tx_ts[79]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2490 [get_ports ethernet_0_quad0_tx_ts[80]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2667 [get_ports ethernet_0_quad0_tx_ts[80]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2547 [get_ports ethernet_0_quad0_tx_ts[81]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2714 [get_ports ethernet_0_quad0_tx_ts[81]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2426 [get_ports ethernet_0_quad0_tx_ts[82]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.270 [get_ports ethernet_0_quad0_tx_ts[82]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2840 [get_ports ethernet_0_quad0_tx_ts[83]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3127 [get_ports ethernet_0_quad0_tx_ts[83]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.617 [get_ports ethernet_0_quad0_tx_ts[84]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6200 [get_ports ethernet_0_quad0_tx_ts[84]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6470 [get_ports ethernet_0_quad0_tx_ts[85]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6531 [get_ports ethernet_0_quad0_tx_ts[85]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2465 [get_ports ethernet_0_quad0_tx_ts[86]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2668 [get_ports ethernet_0_quad0_tx_ts[86]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6894 [get_ports ethernet_0_quad0_tx_ts[87]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.7069 [get_ports ethernet_0_quad0_tx_ts[87]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6096 [get_ports ethernet_0_quad0_tx_ts[88]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6161 [get_ports ethernet_0_quad0_tx_ts[88]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6703 [get_ports ethernet_0_quad0_tx_ts[89]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6817 [get_ports ethernet_0_quad0_tx_ts[89]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.258 [get_ports ethernet_0_quad0_tx_ts[90]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2968 [get_ports ethernet_0_quad0_tx_ts[90]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6283 [get_ports ethernet_0_quad0_tx_ts[91]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6344 [get_ports ethernet_0_quad0_tx_ts[91]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2749 [get_ports ethernet_0_quad0_tx_ts[92]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3147 [get_ports ethernet_0_quad0_tx_ts[92]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2703 [get_ports ethernet_0_quad0_tx_ts[93]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2855 [get_ports ethernet_0_quad0_tx_ts[93]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2182 [get_ports ethernet_0_quad0_tx_ts[94]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2409 [get_ports ethernet_0_quad0_tx_ts[94]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2557 [get_ports ethernet_0_quad0_tx_ts[95]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2930 [get_ports ethernet_0_quad0_tx_ts[95]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6005 [get_ports ethernet_0_quad0_tx_ts[96]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.61 [get_ports ethernet_0_quad0_tx_ts[96]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.59 [get_ports ethernet_0_quad0_tx_ts[97]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.593 [get_ports ethernet_0_quad0_tx_ts[97]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2171 [get_ports ethernet_0_quad0_tx_ts[98]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2487 [get_ports ethernet_0_quad0_tx_ts[98]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6360 [get_ports ethernet_0_quad0_tx_ts[99]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6546 [get_ports ethernet_0_quad0_tx_ts[99]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6395 [get_ports ethernet_0_quad0_tx_ts[100]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6532 [get_ports ethernet_0_quad0_tx_ts[100]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2662 [get_ports ethernet_0_quad0_tx_ts[101]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2840 [get_ports ethernet_0_quad0_tx_ts[101]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2092 [get_ports ethernet_0_quad0_tx_ts[102]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.230 [get_ports ethernet_0_quad0_tx_ts[102]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2656 [get_ports ethernet_0_quad0_tx_ts[103]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2841 [get_ports ethernet_0_quad0_tx_ts[103]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6339 [get_ports ethernet_0_quad0_tx_ts[104]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.634 [get_ports ethernet_0_quad0_tx_ts[104]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6175 [get_ports ethernet_0_quad0_tx_ts[105]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6247 [get_ports ethernet_0_quad0_tx_ts[105]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6122 [get_ports ethernet_0_quad0_tx_ts[106]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6167 [get_ports ethernet_0_quad0_tx_ts[106]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6133 [get_ports ethernet_0_quad0_tx_ts[107]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6227 [get_ports ethernet_0_quad0_tx_ts[107]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6518 [get_ports ethernet_0_quad0_tx_ts[108]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6466 [get_ports ethernet_0_quad0_tx_ts[108]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2484 [get_ports ethernet_0_quad0_tx_ts[109]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.268 [get_ports ethernet_0_quad0_tx_ts[109]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6781 [get_ports ethernet_0_quad0_tx_ts[110]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6802 [get_ports ethernet_0_quad0_tx_ts[110]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2552 [get_ports ethernet_0_quad0_tx_ts[111]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2913 [get_ports ethernet_0_quad0_tx_ts[111]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2447 [get_ports ethernet_0_quad0_tx_ts[112]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2620 [get_ports ethernet_0_quad0_tx_ts[112]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6164 [get_ports ethernet_0_quad0_tx_ts[113]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6282 [get_ports ethernet_0_quad0_tx_ts[113]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2504 [get_ports ethernet_0_quad0_tx_ts[114]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2716 [get_ports ethernet_0_quad0_tx_ts[114]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2588 [get_ports ethernet_0_quad0_tx_ts[115]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2890 [get_ports ethernet_0_quad0_tx_ts[115]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2388 [get_ports ethernet_0_quad0_tx_ts[116]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2728 [get_ports ethernet_0_quad0_tx_ts[116]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2478 [get_ports ethernet_0_quad0_tx_ts[117]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.28 [get_ports ethernet_0_quad0_tx_ts[117]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6259 [get_ports ethernet_0_quad0_tx_ts[118]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6283 [get_ports ethernet_0_quad0_tx_ts[118]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2224 [get_ports ethernet_0_quad0_tx_ts[119]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2394 [get_ports ethernet_0_quad0_tx_ts[119]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6548 [get_ports ethernet_0_quad0_tx_ts[120]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6577 [get_ports ethernet_0_quad0_tx_ts[120]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.236 [get_ports ethernet_0_quad0_tx_ts[121]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.256 [get_ports ethernet_0_quad0_tx_ts[121]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2023 [get_ports ethernet_0_quad0_tx_ts[122]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2272 [get_ports ethernet_0_quad0_tx_ts[122]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2469 [get_ports ethernet_0_quad0_tx_ts[123]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2630 [get_ports ethernet_0_quad0_tx_ts[123]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2284 [get_ports ethernet_0_quad0_tx_ts[124]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2468 [get_ports ethernet_0_quad0_tx_ts[124]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.194 [get_ports ethernet_0_quad0_tx_ts[125]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.219 [get_ports ethernet_0_quad0_tx_ts[125]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1928 [get_ports ethernet_0_quad0_tx_ts[126]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2161 [get_ports ethernet_0_quad0_tx_ts[126]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2123 [get_ports ethernet_0_quad0_tx_ts[127]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2357 [get_ports ethernet_0_quad0_tx_ts[127]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6191 [get_ports ethernet_0_quad0_tx_ts[128]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6406 [get_ports ethernet_0_quad0_tx_ts[128]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2632 [get_ports ethernet_0_quad0_tx_ts[129]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3036 [get_ports ethernet_0_quad0_tx_ts[129]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2396 [get_ports ethernet_0_quad0_tx_ts[130]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2639 [get_ports ethernet_0_quad0_tx_ts[130]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6605 [get_ports ethernet_0_quad0_tx_ts[131]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6948 [get_ports ethernet_0_quad0_tx_ts[131]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5941 [get_ports ethernet_0_quad0_tx_ts[132]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5994 [get_ports ethernet_0_quad0_tx_ts[132]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5666 [get_ports ethernet_0_quad0_tx_ts[133]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5796 [get_ports ethernet_0_quad0_tx_ts[133]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.7027 [get_ports ethernet_0_quad0_tx_ts[134]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.7358 [get_ports ethernet_0_quad0_tx_ts[134]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5829 [get_ports ethernet_0_quad0_tx_ts[135]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5950 [get_ports ethernet_0_quad0_tx_ts[135]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2703 [get_ports ethernet_0_quad0_tx_ts[136]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3184 [get_ports ethernet_0_quad0_tx_ts[136]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6145 [get_ports ethernet_0_quad0_tx_ts[137]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.618 [get_ports ethernet_0_quad0_tx_ts[137]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.7215 [get_ports ethernet_0_quad0_tx_ts[138]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.7544 [get_ports ethernet_0_quad0_tx_ts[138]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5622 [get_ports ethernet_0_quad0_tx_ts[139]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5727 [get_ports ethernet_0_quad0_tx_ts[139]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5936 [get_ports ethernet_0_quad0_tx_ts[140]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6061 [get_ports ethernet_0_quad0_tx_ts[140]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6236 [get_ports ethernet_0_quad0_tx_ts[141]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6357 [get_ports ethernet_0_quad0_tx_ts[141]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5718 [get_ports ethernet_0_quad0_tx_ts[142]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5861 [get_ports ethernet_0_quad0_tx_ts[142]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6076 [get_ports ethernet_0_quad0_tx_ts[143]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.633 [get_ports ethernet_0_quad0_tx_ts[143]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2359 [get_ports ethernet_0_quad0_tx_ts[144]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2984 [get_ports ethernet_0_quad0_tx_ts[144]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.573 [get_ports ethernet_0_quad0_tx_ts[145]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5850 [get_ports ethernet_0_quad0_tx_ts[145]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6196 [get_ports ethernet_0_quad0_tx_ts[146]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6277 [get_ports ethernet_0_quad0_tx_ts[146]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5882 [get_ports ethernet_0_quad0_tx_ts[147]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5950 [get_ports ethernet_0_quad0_tx_ts[147]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6468 [get_ports ethernet_0_quad0_tx_ts[148]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6663 [get_ports ethernet_0_quad0_tx_ts[148]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6077 [get_ports ethernet_0_quad0_tx_ts[149]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6229 [get_ports ethernet_0_quad0_tx_ts[149]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5858 [get_ports ethernet_0_quad0_tx_ts[150]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6031 [get_ports ethernet_0_quad0_tx_ts[150]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6965 [get_ports ethernet_0_quad0_tx_ts[151]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.7116 [get_ports ethernet_0_quad0_tx_ts[151]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.23 [get_ports ethernet_0_quad0_tx_ts[152]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2709 [get_ports ethernet_0_quad0_tx_ts[152]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5517 [get_ports ethernet_0_quad0_tx_ts[153]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5601 [get_ports ethernet_0_quad0_tx_ts[153]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5935 [get_ports ethernet_0_quad0_tx_ts[154]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6075 [get_ports ethernet_0_quad0_tx_ts[154]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5585 [get_ports ethernet_0_quad0_tx_ts[155]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5749 [get_ports ethernet_0_quad0_tx_ts[155]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6110 [get_ports ethernet_0_quad0_tx_ts[156]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6336 [get_ports ethernet_0_quad0_tx_ts[156]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2863 [get_ports ethernet_0_quad0_tx_ts[157]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3491 [get_ports ethernet_0_quad0_tx_ts[157]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6604 [get_ports ethernet_0_quad0_tx_ts[158]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6791 [get_ports ethernet_0_quad0_tx_ts[158]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6339 [get_ports ethernet_0_quad0_tx_ts[159]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6454 [get_ports ethernet_0_quad0_tx_ts[159]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6514 [get_ports ethernet_0_quad0_tx_ts[160]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6724 [get_ports ethernet_0_quad0_tx_ts[160]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5556 [get_ports ethernet_0_quad0_tx_ts[161]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5551 [get_ports ethernet_0_quad0_tx_ts[161]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3401 [get_ports ethernet_0_quad0_tx_ts[162]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3597 [get_ports ethernet_0_quad0_tx_ts[162]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6592 [get_ports ethernet_0_quad0_tx_ts[163]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.704 [get_ports ethernet_0_quad0_tx_ts[163]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3201 [get_ports ethernet_0_quad0_tx_ts[164]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3387 [get_ports ethernet_0_quad0_tx_ts[164]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2963 [get_ports ethernet_0_quad0_tx_ts[165]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3475 [get_ports ethernet_0_quad0_tx_ts[165]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5938 [get_ports ethernet_0_quad0_tx_ts[166]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6171 [get_ports ethernet_0_quad0_tx_ts[166]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6255 [get_ports ethernet_0_quad0_tx_ts[167]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6497 [get_ports ethernet_0_quad0_tx_ts[167]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5374 [get_ports ethernet_0_quad0_tx_ts[168]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5504 [get_ports ethernet_0_quad0_tx_ts[168]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3496 [get_ports ethernet_0_quad0_tx_ts[169]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.395 [get_ports ethernet_0_quad0_tx_ts[169]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3151 [get_ports ethernet_0_quad0_tx_ts[170]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3597 [get_ports ethernet_0_quad0_tx_ts[170]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2782 [get_ports ethernet_0_quad0_tx_ts[171]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3317 [get_ports ethernet_0_quad0_tx_ts[171]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2189 [get_ports ethernet_0_quad0_tx_ts[172]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2627 [get_ports ethernet_0_quad0_tx_ts[172]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2056 [get_ports ethernet_0_quad0_tx_ts[173]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2235 [get_ports ethernet_0_quad0_tx_ts[173]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2942 [get_ports ethernet_0_quad0_tx_ts[174]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3524 [get_ports ethernet_0_quad0_tx_ts[174]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2931 [get_ports ethernet_0_quad0_tx_ts[175]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3121 [get_ports ethernet_0_quad0_tx_ts[175]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3300 [get_ports ethernet_0_quad0_tx_ts[176]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.380 [get_ports ethernet_0_quad0_tx_ts[176]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2224 [get_ports ethernet_0_quad0_tx_ts[177]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2623 [get_ports ethernet_0_quad0_tx_ts[177]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3841 [get_ports ethernet_0_quad0_tx_ts[178]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4522 [get_ports ethernet_0_quad0_tx_ts[178]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2161 [get_ports ethernet_0_quad0_tx_ts[179]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2363 [get_ports ethernet_0_quad0_tx_ts[179]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.243 [get_ports ethernet_0_quad0_tx_ts[180]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3176 [get_ports ethernet_0_quad0_tx_ts[180]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3173 [get_ports ethernet_0_quad0_tx_ts[181]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3518 [get_ports ethernet_0_quad0_tx_ts[181]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3407 [get_ports ethernet_0_quad0_tx_ts[182]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3621 [get_ports ethernet_0_quad0_tx_ts[182]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2959 [get_ports ethernet_0_quad0_tx_ts[183]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.318 [get_ports ethernet_0_quad0_tx_ts[183]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3337 [get_ports ethernet_0_quad0_tx_ts[184]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3743 [get_ports ethernet_0_quad0_tx_ts[184]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3275 [get_ports ethernet_0_quad0_tx_ts[185]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3790 [get_ports ethernet_0_quad0_tx_ts[185]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3128 [get_ports ethernet_0_quad0_tx_ts[186]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3290 [get_ports ethernet_0_quad0_tx_ts[186]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2536 [get_ports ethernet_0_quad0_tx_ts[187]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.316 [get_ports ethernet_0_quad0_tx_ts[187]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1389 [get_ports ethernet_0_quad0_tx_ts[188]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.180 [get_ports ethernet_0_quad0_tx_ts[188]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2534 [get_ports ethernet_0_quad0_tx_ts[189]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2667 [get_ports ethernet_0_quad0_tx_ts[189]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1749 [get_ports ethernet_0_quad0_tx_ts[190]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2096 [get_ports ethernet_0_quad0_tx_ts[190]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2760 [get_ports ethernet_0_quad0_tx_ts[191]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.320 [get_ports ethernet_0_quad0_tx_ts[191]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2427 [get_ports ethernet_0_quad0_tx_ts[192]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2928 [get_ports ethernet_0_quad0_tx_ts[192]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3377 [get_ports ethernet_0_quad0_tx_ts[193]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.361 [get_ports ethernet_0_quad0_tx_ts[193]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3070 [get_ports ethernet_0_quad0_tx_ts[194]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3279 [get_ports ethernet_0_quad0_tx_ts[194]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3349 [get_ports ethernet_0_quad0_tx_ts[195]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3989 [get_ports ethernet_0_quad0_tx_ts[195]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2638 [get_ports ethernet_0_quad0_tx_ts[196]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2862 [get_ports ethernet_0_quad0_tx_ts[196]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2294 [get_ports ethernet_0_quad0_tx_ts[197]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2620 [get_ports ethernet_0_quad0_tx_ts[197]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3221 [get_ports ethernet_0_quad0_tx_ts[198]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3516 [get_ports ethernet_0_quad0_tx_ts[198]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3712 [get_ports ethernet_0_quad0_tx_ts[199]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3607 [get_ports ethernet_0_quad0_tx_ts[199]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2572 [get_ports ethernet_0_quad0_tx_ts[200]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2785 [get_ports ethernet_0_quad0_tx_ts[200]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2855 [get_ports ethernet_0_quad0_tx_ts[201]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2938 [get_ports ethernet_0_quad0_tx_ts[201]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2863 [get_ports ethernet_0_quad0_tx_ts[202]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3259 [get_ports ethernet_0_quad0_tx_ts[202]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2571 [get_ports ethernet_0_quad0_tx_ts[203]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2616 [get_ports ethernet_0_quad0_tx_ts[203]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2451 [get_ports ethernet_0_quad0_tx_ts[204]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2827 [get_ports ethernet_0_quad0_tx_ts[204]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1891 [get_ports ethernet_0_quad0_tx_ts[205]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2133 [get_ports ethernet_0_quad0_tx_ts[205]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.208 [get_ports ethernet_0_quad0_tx_ts[206]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.230 [get_ports ethernet_0_quad0_tx_ts[206]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2040 [get_ports ethernet_0_quad0_tx_ts[207]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2498 [get_ports ethernet_0_quad0_tx_ts[207]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2857 [get_ports ethernet_0_quad0_tx_ts[208]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3273 [get_ports ethernet_0_quad0_tx_ts[208]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2970 [get_ports ethernet_0_quad0_tx_ts[209]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3663 [get_ports ethernet_0_quad0_tx_ts[209]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.26 [get_ports ethernet_0_quad0_tx_ts[210]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2997 [get_ports ethernet_0_quad0_tx_ts[210]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2769 [get_ports ethernet_0_quad0_tx_ts[211]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3148 [get_ports ethernet_0_quad0_tx_ts[211]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3267 [get_ports ethernet_0_quad0_tx_ts[212]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3504 [get_ports ethernet_0_quad0_tx_ts[212]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3264 [get_ports ethernet_0_quad0_tx_ts[213]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3557 [get_ports ethernet_0_quad0_tx_ts[213]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2124 [get_ports ethernet_0_quad0_tx_ts[214]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2514 [get_ports ethernet_0_quad0_tx_ts[214]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2616 [get_ports ethernet_0_quad0_tx_ts[215]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2865 [get_ports ethernet_0_quad0_tx_ts[215]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2501 [get_ports ethernet_0_quad0_tx_ts[216]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2536 [get_ports ethernet_0_quad0_tx_ts[216]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3151 [get_ports ethernet_0_quad0_tx_ts[217]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3337 [get_ports ethernet_0_quad0_tx_ts[217]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3512 [get_ports ethernet_0_quad0_tx_ts[218]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3656 [get_ports ethernet_0_quad0_tx_ts[218]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2706 [get_ports ethernet_0_quad0_tx_ts[219]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3071 [get_ports ethernet_0_quad0_tx_ts[219]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3345 [get_ports ethernet_0_quad0_tx_ts[220]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3561 [get_ports ethernet_0_quad0_tx_ts[220]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3538 [get_ports ethernet_0_quad0_tx_ts[221]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3650 [get_ports ethernet_0_quad0_tx_ts[221]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1425 [get_ports ethernet_0_quad0_tx_ts[222]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1860 [get_ports ethernet_0_quad0_tx_ts[222]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2401 [get_ports ethernet_0_quad0_tx_ts[223]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2817 [get_ports ethernet_0_quad0_tx_ts[223]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3243 [get_ports ethernet_0_quad0_tx_ts[224]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3445 [get_ports ethernet_0_quad0_tx_ts[224]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2980 [get_ports ethernet_0_quad0_tx_ts[225]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3229 [get_ports ethernet_0_quad0_tx_ts[225]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2666 [get_ports ethernet_0_quad0_tx_ts[226]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2924 [get_ports ethernet_0_quad0_tx_ts[226]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3146 [get_ports ethernet_0_quad0_tx_ts[227]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3429 [get_ports ethernet_0_quad0_tx_ts[227]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2580 [get_ports ethernet_0_quad0_tx_ts[228]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2807 [get_ports ethernet_0_quad0_tx_ts[228]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2454 [get_ports ethernet_0_quad0_tx_ts[229]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2599 [get_ports ethernet_0_quad0_tx_ts[229]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2302 [get_ports ethernet_0_quad0_tx_ts[230]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2976 [get_ports ethernet_0_quad0_tx_ts[230]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3049 [get_ports ethernet_0_quad0_tx_ts[231]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3337 [get_ports ethernet_0_quad0_tx_ts[231]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.264 [get_ports ethernet_0_quad0_tx_ts[232]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2982 [get_ports ethernet_0_quad0_tx_ts[232]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3027 [get_ports ethernet_0_quad0_tx_ts[233]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3355 [get_ports ethernet_0_quad0_tx_ts[233]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3356 [get_ports ethernet_0_quad0_tx_ts[234]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3651 [get_ports ethernet_0_quad0_tx_ts[234]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3312 [get_ports ethernet_0_quad0_tx_ts[235]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3552 [get_ports ethernet_0_quad0_tx_ts[235]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2072 [get_ports ethernet_0_quad0_tx_ts[236]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.287 [get_ports ethernet_0_quad0_tx_ts[236]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2693 [get_ports ethernet_0_quad0_tx_ts[237]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2894 [get_ports ethernet_0_quad0_tx_ts[237]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2834 [get_ports ethernet_0_quad0_tx_ts[238]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3171 [get_ports ethernet_0_quad0_tx_ts[238]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2024 [get_ports ethernet_0_quad0_tx_ts[239]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2440 [get_ports ethernet_0_quad0_tx_ts[239]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2262 [get_ports ethernet_0_quad0_tx_ts[240]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2373 [get_ports ethernet_0_quad0_tx_ts[240]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.193 [get_ports ethernet_0_quad0_tx_ts[241]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2245 [get_ports ethernet_0_quad0_tx_ts[241]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2590 [get_ports ethernet_0_quad0_tx_ts[242]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.328 [get_ports ethernet_0_quad0_tx_ts[242]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.270 [get_ports ethernet_0_quad0_tx_ts[243]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3046 [get_ports ethernet_0_quad0_tx_ts[243]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2359 [get_ports ethernet_0_quad0_tx_ts[244]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2872 [get_ports ethernet_0_quad0_tx_ts[244]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1013 [get_ports ethernet_0_quad0_tx_ts[245]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1396 [get_ports ethernet_0_quad0_tx_ts[245]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.34 [get_ports ethernet_0_quad0_tx_ts[246]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3978 [get_ports ethernet_0_quad0_tx_ts[246]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2637 [get_ports ethernet_0_quad0_tx_ts[247]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3211 [get_ports ethernet_0_quad0_tx_ts[247]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2717 [get_ports ethernet_0_quad0_tx_ts[248]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.287 [get_ports ethernet_0_quad0_tx_ts[248]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1540 [get_ports ethernet_0_quad0_tx_ts[249]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.238 [get_ports ethernet_0_quad0_tx_ts[249]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3858 [get_ports ethernet_0_quad0_tx_ts[250]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4234 [get_ports ethernet_0_quad0_tx_ts[250]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2824 [get_ports ethernet_0_quad0_tx_ts[251]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3003 [get_ports ethernet_0_quad0_tx_ts[251]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3002 [get_ports ethernet_0_quad0_tx_ts[252]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3429 [get_ports ethernet_0_quad0_tx_ts[252]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3050 [get_ports ethernet_0_quad0_tx_ts[253]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.344 [get_ports ethernet_0_quad0_tx_ts[253]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3579 [get_ports ethernet_0_quad0_tx_ts[254]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3805 [get_ports ethernet_0_quad0_tx_ts[254]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2128 [get_ports ethernet_0_quad0_tx_ts[255]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2336 [get_ports ethernet_0_quad0_tx_ts[255]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2530 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2631 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1830 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1930 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2124 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1997 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1423 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1297 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2024 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2277 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1323 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1577 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1120 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1244 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0420 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.054 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.180 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2284 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1096 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1583 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.311 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.3333 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.2409 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.263 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2616 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2963 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1915 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.2262 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.216 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2243 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1460 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.154 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.191 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1945 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1208 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1246 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.221 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2607 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1509 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.191 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1582 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1575 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0883 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0876 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1454 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1815 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.076 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1116 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2142 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2385 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1443 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1684 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1920 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2324 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1221 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1625 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.193 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1744 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1227 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1044 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.3183 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.3610 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.248 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.2909 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1100 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1501 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0401 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0802 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1517 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1672 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0817 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0972 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1767 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2410 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1068 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1711 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1781 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1731 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1081 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1031 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1642 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2019 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0943 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1319 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1975 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2111 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1275 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1411 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2108 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2010 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1407 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1309 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1612 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1835 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0912 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1136 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1833 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2397 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1134 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1697 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.113 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1684 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0429 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0983 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1671 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1534 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0971 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0834 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2491 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2706 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1791 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.2006 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1575 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1909 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0875 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1209 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1172 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1399 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0472 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0699 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1878 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2286 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1178 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1586 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1565 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1688 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0865 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.099 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1997 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2844 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1296 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.2143 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.3055 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2680 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.2356 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1980 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2051 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.224 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1350 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1540 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1039 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1488 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0340 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0789 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2167 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2388 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1468 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1687 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1790 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1905 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1090 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1205 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1799 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2057 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1098 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1356 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1888 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.218 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1188 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1480 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.41 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.3862 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.3439 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.3162 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.218 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2279 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1480 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1579 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2668 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.3020 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1970 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.23 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1546 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1757 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.085 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.106 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2049 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2423 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1349 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1723 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.217 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2459 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1470 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1758 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2251 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2286 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1552 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1587 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1960 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2438 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.126 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1737 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1940 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1760 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.124 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1061 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2126 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2104 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1426 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1405 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1385 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1741 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0686 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1041 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1701 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1865 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1003 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1167 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.179 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2147 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1086 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1446 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1384 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1895 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.068 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1196 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1896 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1699 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1196 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1000 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2686 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.274 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1986 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.2034 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1838 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1835 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1138 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1135 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1929 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1950 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1229 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.125 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1485 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1619 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.079 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0919 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1814 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1901 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1115 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1202 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2157 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2548 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1457 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1847 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1700 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2140 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1000 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1440 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2569 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2164 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1869 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1465 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1700 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2308 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1000 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1608 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1760 [get_ports ethernet_0_quad0_tx_ts[64]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1929 [get_ports ethernet_0_quad0_tx_ts[64]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0524 [get_ports ethernet_0_quad0_tx_ts[65]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.076 [get_ports ethernet_0_quad0_tx_ts[65]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2125 [get_ports ethernet_0_quad0_tx_ts[66]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2554 [get_ports ethernet_0_quad0_tx_ts[66]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1451 [get_ports ethernet_0_quad0_tx_ts[67]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1709 [get_ports ethernet_0_quad0_tx_ts[67]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1434 [get_ports ethernet_0_quad0_tx_ts[68]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1640 [get_ports ethernet_0_quad0_tx_ts[68]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5151 [get_ports ethernet_0_quad0_tx_ts[69]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5165 [get_ports ethernet_0_quad0_tx_ts[69]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1616 [get_ports ethernet_0_quad0_tx_ts[70]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1762 [get_ports ethernet_0_quad0_tx_ts[70]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1835 [get_ports ethernet_0_quad0_tx_ts[71]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.201 [get_ports ethernet_0_quad0_tx_ts[71]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1724 [get_ports ethernet_0_quad0_tx_ts[72]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1980 [get_ports ethernet_0_quad0_tx_ts[72]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1661 [get_ports ethernet_0_quad0_tx_ts[73]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1938 [get_ports ethernet_0_quad0_tx_ts[73]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1484 [get_ports ethernet_0_quad0_tx_ts[74]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1712 [get_ports ethernet_0_quad0_tx_ts[74]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1501 [get_ports ethernet_0_quad0_tx_ts[75]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.183 [get_ports ethernet_0_quad0_tx_ts[75]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.129 [get_ports ethernet_0_quad0_tx_ts[76]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1515 [get_ports ethernet_0_quad0_tx_ts[76]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4961 [get_ports ethernet_0_quad0_tx_ts[77]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5000 [get_ports ethernet_0_quad0_tx_ts[77]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4824 [get_ports ethernet_0_quad0_tx_ts[78]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4887 [get_ports ethernet_0_quad0_tx_ts[78]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5245 [get_ports ethernet_0_quad0_tx_ts[79]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5254 [get_ports ethernet_0_quad0_tx_ts[79]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1267 [get_ports ethernet_0_quad0_tx_ts[80]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1479 [get_ports ethernet_0_quad0_tx_ts[80]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1424 [get_ports ethernet_0_quad0_tx_ts[81]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1626 [get_ports ethernet_0_quad0_tx_ts[81]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1275 [get_ports ethernet_0_quad0_tx_ts[82]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1573 [get_ports ethernet_0_quad0_tx_ts[82]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1344 [get_ports ethernet_0_quad0_tx_ts[83]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1661 [get_ports ethernet_0_quad0_tx_ts[83]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4891 [get_ports ethernet_0_quad0_tx_ts[84]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4953 [get_ports ethernet_0_quad0_tx_ts[84]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5228 [get_ports ethernet_0_quad0_tx_ts[85]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5323 [get_ports ethernet_0_quad0_tx_ts[85]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1346 [get_ports ethernet_0_quad0_tx_ts[86]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1589 [get_ports ethernet_0_quad0_tx_ts[86]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5081 [get_ports ethernet_0_quad0_tx_ts[87]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5297 [get_ports ethernet_0_quad0_tx_ts[87]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4837 [get_ports ethernet_0_quad0_tx_ts[88]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4930 [get_ports ethernet_0_quad0_tx_ts[88]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5198 [get_ports ethernet_0_quad0_tx_ts[89]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5343 [get_ports ethernet_0_quad0_tx_ts[89]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1505 [get_ports ethernet_0_quad0_tx_ts[90]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1892 [get_ports ethernet_0_quad0_tx_ts[90]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4920 [get_ports ethernet_0_quad0_tx_ts[91]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5011 [get_ports ethernet_0_quad0_tx_ts[91]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1313 [get_ports ethernet_0_quad0_tx_ts[92]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1739 [get_ports ethernet_0_quad0_tx_ts[92]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1521 [get_ports ethernet_0_quad0_tx_ts[93]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1703 [get_ports ethernet_0_quad0_tx_ts[93]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1111 [get_ports ethernet_0_quad0_tx_ts[94]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1355 [get_ports ethernet_0_quad0_tx_ts[94]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1147 [get_ports ethernet_0_quad0_tx_ts[95]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1530 [get_ports ethernet_0_quad0_tx_ts[95]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4763 [get_ports ethernet_0_quad0_tx_ts[96]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4835 [get_ports ethernet_0_quad0_tx_ts[96]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4570 [get_ports ethernet_0_quad0_tx_ts[97]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4673 [get_ports ethernet_0_quad0_tx_ts[97]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0980 [get_ports ethernet_0_quad0_tx_ts[98]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1317 [get_ports ethernet_0_quad0_tx_ts[98]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.49 [get_ports ethernet_0_quad0_tx_ts[99]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5156 [get_ports ethernet_0_quad0_tx_ts[99]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4753 [get_ports ethernet_0_quad0_tx_ts[100]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4923 [get_ports ethernet_0_quad0_tx_ts[100]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1586 [get_ports ethernet_0_quad0_tx_ts[101]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1792 [get_ports ethernet_0_quad0_tx_ts[101]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1126 [get_ports ethernet_0_quad0_tx_ts[102]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1355 [get_ports ethernet_0_quad0_tx_ts[102]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1667 [get_ports ethernet_0_quad0_tx_ts[103]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1876 [get_ports ethernet_0_quad0_tx_ts[103]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5072 [get_ports ethernet_0_quad0_tx_ts[104]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5115 [get_ports ethernet_0_quad0_tx_ts[104]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4979 [get_ports ethernet_0_quad0_tx_ts[105]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.508 [get_ports ethernet_0_quad0_tx_ts[105]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4985 [get_ports ethernet_0_quad0_tx_ts[106]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5066 [get_ports ethernet_0_quad0_tx_ts[106]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4952 [get_ports ethernet_0_quad0_tx_ts[107]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5067 [get_ports ethernet_0_quad0_tx_ts[107]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5296 [get_ports ethernet_0_quad0_tx_ts[108]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5272 [get_ports ethernet_0_quad0_tx_ts[108]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1436 [get_ports ethernet_0_quad0_tx_ts[109]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.166 [get_ports ethernet_0_quad0_tx_ts[109]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.549 [get_ports ethernet_0_quad0_tx_ts[110]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5525 [get_ports ethernet_0_quad0_tx_ts[110]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1163 [get_ports ethernet_0_quad0_tx_ts[111]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1559 [get_ports ethernet_0_quad0_tx_ts[111]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1304 [get_ports ethernet_0_quad0_tx_ts[112]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1481 [get_ports ethernet_0_quad0_tx_ts[112]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4878 [get_ports ethernet_0_quad0_tx_ts[113]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5035 [get_ports ethernet_0_quad0_tx_ts[113]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1581 [get_ports ethernet_0_quad0_tx_ts[114]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1791 [get_ports ethernet_0_quad0_tx_ts[114]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1151 [get_ports ethernet_0_quad0_tx_ts[115]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1475 [get_ports ethernet_0_quad0_tx_ts[115]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1233 [get_ports ethernet_0_quad0_tx_ts[116]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1600 [get_ports ethernet_0_quad0_tx_ts[116]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1151 [get_ports ethernet_0_quad0_tx_ts[117]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1530 [get_ports ethernet_0_quad0_tx_ts[117]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5132 [get_ports ethernet_0_quad0_tx_ts[118]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5177 [get_ports ethernet_0_quad0_tx_ts[118]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1094 [get_ports ethernet_0_quad0_tx_ts[119]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1282 [get_ports ethernet_0_quad0_tx_ts[119]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.524 [get_ports ethernet_0_quad0_tx_ts[120]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5294 [get_ports ethernet_0_quad0_tx_ts[120]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1295 [get_ports ethernet_0_quad0_tx_ts[121]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1512 [get_ports ethernet_0_quad0_tx_ts[121]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0999 [get_ports ethernet_0_quad0_tx_ts[122]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1264 [get_ports ethernet_0_quad0_tx_ts[122]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1407 [get_ports ethernet_0_quad0_tx_ts[123]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1599 [get_ports ethernet_0_quad0_tx_ts[123]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1150 [get_ports ethernet_0_quad0_tx_ts[124]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1373 [get_ports ethernet_0_quad0_tx_ts[124]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0809 [get_ports ethernet_0_quad0_tx_ts[125]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1093 [get_ports ethernet_0_quad0_tx_ts[125]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0908 [get_ports ethernet_0_quad0_tx_ts[126]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1158 [get_ports ethernet_0_quad0_tx_ts[126]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1134 [get_ports ethernet_0_quad0_tx_ts[127]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1390 [get_ports ethernet_0_quad0_tx_ts[127]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4869 [get_ports ethernet_0_quad0_tx_ts[128]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.511 [get_ports ethernet_0_quad0_tx_ts[128]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1290 [get_ports ethernet_0_quad0_tx_ts[129]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1752 [get_ports ethernet_0_quad0_tx_ts[129]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1364 [get_ports ethernet_0_quad0_tx_ts[130]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1645 [get_ports ethernet_0_quad0_tx_ts[130]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5148 [get_ports ethernet_0_quad0_tx_ts[131]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5504 [get_ports ethernet_0_quad0_tx_ts[131]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.481 [get_ports ethernet_0_quad0_tx_ts[132]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4915 [get_ports ethernet_0_quad0_tx_ts[132]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.46 [get_ports ethernet_0_quad0_tx_ts[133]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.479 [get_ports ethernet_0_quad0_tx_ts[133]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4944 [get_ports ethernet_0_quad0_tx_ts[134]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5310 [get_ports ethernet_0_quad0_tx_ts[134]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4743 [get_ports ethernet_0_quad0_tx_ts[135]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4885 [get_ports ethernet_0_quad0_tx_ts[135]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.123 [get_ports ethernet_0_quad0_tx_ts[136]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1743 [get_ports ethernet_0_quad0_tx_ts[136]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4786 [get_ports ethernet_0_quad0_tx_ts[137]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4869 [get_ports ethernet_0_quad0_tx_ts[137]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4915 [get_ports ethernet_0_quad0_tx_ts[138]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5269 [get_ports ethernet_0_quad0_tx_ts[138]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4547 [get_ports ethernet_0_quad0_tx_ts[139]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4673 [get_ports ethernet_0_quad0_tx_ts[139]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4741 [get_ports ethernet_0_quad0_tx_ts[140]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4893 [get_ports ethernet_0_quad0_tx_ts[140]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4834 [get_ports ethernet_0_quad0_tx_ts[141]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4996 [get_ports ethernet_0_quad0_tx_ts[141]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4647 [get_ports ethernet_0_quad0_tx_ts[142]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4805 [get_ports ethernet_0_quad0_tx_ts[142]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4749 [get_ports ethernet_0_quad0_tx_ts[143]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5027 [get_ports ethernet_0_quad0_tx_ts[143]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1434 [get_ports ethernet_0_quad0_tx_ts[144]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2043 [get_ports ethernet_0_quad0_tx_ts[144]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4498 [get_ports ethernet_0_quad0_tx_ts[145]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.46 [get_ports ethernet_0_quad0_tx_ts[145]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5062 [get_ports ethernet_0_quad0_tx_ts[146]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5170 [get_ports ethernet_0_quad0_tx_ts[146]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4692 [get_ports ethernet_0_quad0_tx_ts[147]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4802 [get_ports ethernet_0_quad0_tx_ts[147]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5415 [get_ports ethernet_0_quad0_tx_ts[148]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5618 [get_ports ethernet_0_quad0_tx_ts[148]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4742 [get_ports ethernet_0_quad0_tx_ts[149]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.494 [get_ports ethernet_0_quad0_tx_ts[149]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4662 [get_ports ethernet_0_quad0_tx_ts[150]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.48 [get_ports ethernet_0_quad0_tx_ts[150]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5017 [get_ports ethernet_0_quad0_tx_ts[151]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5214 [get_ports ethernet_0_quad0_tx_ts[151]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.120 [get_ports ethernet_0_quad0_tx_ts[152]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1595 [get_ports ethernet_0_quad0_tx_ts[152]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4506 [get_ports ethernet_0_quad0_tx_ts[153]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4596 [get_ports ethernet_0_quad0_tx_ts[153]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4781 [get_ports ethernet_0_quad0_tx_ts[154]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4950 [get_ports ethernet_0_quad0_tx_ts[154]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4336 [get_ports ethernet_0_quad0_tx_ts[155]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4525 [get_ports ethernet_0_quad0_tx_ts[155]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4824 [get_ports ethernet_0_quad0_tx_ts[156]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5071 [get_ports ethernet_0_quad0_tx_ts[156]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1491 [get_ports ethernet_0_quad0_tx_ts[157]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2126 [get_ports ethernet_0_quad0_tx_ts[157]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4914 [get_ports ethernet_0_quad0_tx_ts[158]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5120 [get_ports ethernet_0_quad0_tx_ts[158]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5063 [get_ports ethernet_0_quad0_tx_ts[159]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5184 [get_ports ethernet_0_quad0_tx_ts[159]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5015 [get_ports ethernet_0_quad0_tx_ts[160]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5256 [get_ports ethernet_0_quad0_tx_ts[160]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.45 [get_ports ethernet_0_quad0_tx_ts[161]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4548 [get_ports ethernet_0_quad0_tx_ts[161]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1974 [get_ports ethernet_0_quad0_tx_ts[162]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2216 [get_ports ethernet_0_quad0_tx_ts[162]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5036 [get_ports ethernet_0_quad0_tx_ts[163]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5490 [get_ports ethernet_0_quad0_tx_ts[163]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2023 [get_ports ethernet_0_quad0_tx_ts[164]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2254 [get_ports ethernet_0_quad0_tx_ts[164]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1492 [get_ports ethernet_0_quad0_tx_ts[165]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2014 [get_ports ethernet_0_quad0_tx_ts[165]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4343 [get_ports ethernet_0_quad0_tx_ts[166]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4610 [get_ports ethernet_0_quad0_tx_ts[166]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4916 [get_ports ethernet_0_quad0_tx_ts[167]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5182 [get_ports ethernet_0_quad0_tx_ts[167]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4235 [get_ports ethernet_0_quad0_tx_ts[168]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.440 [get_ports ethernet_0_quad0_tx_ts[168]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2238 [get_ports ethernet_0_quad0_tx_ts[169]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2707 [get_ports ethernet_0_quad0_tx_ts[169]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.207 [get_ports ethernet_0_quad0_tx_ts[170]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2518 [get_ports ethernet_0_quad0_tx_ts[170]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1424 [get_ports ethernet_0_quad0_tx_ts[171]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1962 [get_ports ethernet_0_quad0_tx_ts[171]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1222 [get_ports ethernet_0_quad0_tx_ts[172]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1676 [get_ports ethernet_0_quad0_tx_ts[172]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.067 [get_ports ethernet_0_quad0_tx_ts[173]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.092 [get_ports ethernet_0_quad0_tx_ts[173]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.183 [get_ports ethernet_0_quad0_tx_ts[174]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2391 [get_ports ethernet_0_quad0_tx_ts[174]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1832 [get_ports ethernet_0_quad0_tx_ts[175]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.210 [get_ports ethernet_0_quad0_tx_ts[175]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1949 [get_ports ethernet_0_quad0_tx_ts[176]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2466 [get_ports ethernet_0_quad0_tx_ts[176]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1025 [get_ports ethernet_0_quad0_tx_ts[177]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1425 [get_ports ethernet_0_quad0_tx_ts[177]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2287 [get_ports ethernet_0_quad0_tx_ts[178]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2952 [get_ports ethernet_0_quad0_tx_ts[178]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0970 [get_ports ethernet_0_quad0_tx_ts[179]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1217 [get_ports ethernet_0_quad0_tx_ts[179]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1414 [get_ports ethernet_0_quad0_tx_ts[180]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2117 [get_ports ethernet_0_quad0_tx_ts[180]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2024 [get_ports ethernet_0_quad0_tx_ts[181]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2375 [get_ports ethernet_0_quad0_tx_ts[181]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.236 [get_ports ethernet_0_quad0_tx_ts[182]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2607 [get_ports ethernet_0_quad0_tx_ts[182]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1876 [get_ports ethernet_0_quad0_tx_ts[183]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2163 [get_ports ethernet_0_quad0_tx_ts[183]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2263 [get_ports ethernet_0_quad0_tx_ts[184]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2696 [get_ports ethernet_0_quad0_tx_ts[184]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2166 [get_ports ethernet_0_quad0_tx_ts[185]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2657 [get_ports ethernet_0_quad0_tx_ts[185]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2222 [get_ports ethernet_0_quad0_tx_ts[186]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2385 [get_ports ethernet_0_quad0_tx_ts[186]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1162 [get_ports ethernet_0_quad0_tx_ts[187]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1762 [get_ports ethernet_0_quad0_tx_ts[187]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0486 [get_ports ethernet_0_quad0_tx_ts[188]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0903 [get_ports ethernet_0_quad0_tx_ts[188]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1426 [get_ports ethernet_0_quad0_tx_ts[189]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1627 [get_ports ethernet_0_quad0_tx_ts[189]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0592 [get_ports ethernet_0_quad0_tx_ts[190]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0933 [get_ports ethernet_0_quad0_tx_ts[190]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1787 [get_ports ethernet_0_quad0_tx_ts[191]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2238 [get_ports ethernet_0_quad0_tx_ts[191]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1206 [get_ports ethernet_0_quad0_tx_ts[192]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1671 [get_ports ethernet_0_quad0_tx_ts[192]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2106 [get_ports ethernet_0_quad0_tx_ts[193]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2377 [get_ports ethernet_0_quad0_tx_ts[193]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.201 [get_ports ethernet_0_quad0_tx_ts[194]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2248 [get_ports ethernet_0_quad0_tx_ts[194]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1130 [get_ports ethernet_0_quad0_tx_ts[195]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1772 [get_ports ethernet_0_quad0_tx_ts[195]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1696 [get_ports ethernet_0_quad0_tx_ts[196]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.195 [get_ports ethernet_0_quad0_tx_ts[196]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.140 [get_ports ethernet_0_quad0_tx_ts[197]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1719 [get_ports ethernet_0_quad0_tx_ts[197]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2054 [get_ports ethernet_0_quad0_tx_ts[198]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2394 [get_ports ethernet_0_quad0_tx_ts[198]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2739 [get_ports ethernet_0_quad0_tx_ts[199]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2686 [get_ports ethernet_0_quad0_tx_ts[199]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1605 [get_ports ethernet_0_quad0_tx_ts[200]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1864 [get_ports ethernet_0_quad0_tx_ts[200]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1489 [get_ports ethernet_0_quad0_tx_ts[201]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1622 [get_ports ethernet_0_quad0_tx_ts[201]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1726 [get_ports ethernet_0_quad0_tx_ts[202]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2135 [get_ports ethernet_0_quad0_tx_ts[202]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1494 [get_ports ethernet_0_quad0_tx_ts[203]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1565 [get_ports ethernet_0_quad0_tx_ts[203]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1036 [get_ports ethernet_0_quad0_tx_ts[204]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1451 [get_ports ethernet_0_quad0_tx_ts[204]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0874 [get_ports ethernet_0_quad0_tx_ts[205]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1147 [get_ports ethernet_0_quad0_tx_ts[205]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0929 [get_ports ethernet_0_quad0_tx_ts[206]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1163 [get_ports ethernet_0_quad0_tx_ts[206]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.079 [get_ports ethernet_0_quad0_tx_ts[207]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1262 [get_ports ethernet_0_quad0_tx_ts[207]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1303 [get_ports ethernet_0_quad0_tx_ts[208]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1748 [get_ports ethernet_0_quad0_tx_ts[208]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1612 [get_ports ethernet_0_quad0_tx_ts[209]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2323 [get_ports ethernet_0_quad0_tx_ts[209]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1399 [get_ports ethernet_0_quad0_tx_ts[210]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1758 [get_ports ethernet_0_quad0_tx_ts[210]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1780 [get_ports ethernet_0_quad0_tx_ts[211]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2171 [get_ports ethernet_0_quad0_tx_ts[211]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1979 [get_ports ethernet_0_quad0_tx_ts[212]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2258 [get_ports ethernet_0_quad0_tx_ts[212]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2033 [get_ports ethernet_0_quad0_tx_ts[213]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2352 [get_ports ethernet_0_quad0_tx_ts[213]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1120 [get_ports ethernet_0_quad0_tx_ts[214]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1520 [get_ports ethernet_0_quad0_tx_ts[214]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1259 [get_ports ethernet_0_quad0_tx_ts[215]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.155 [get_ports ethernet_0_quad0_tx_ts[215]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1192 [get_ports ethernet_0_quad0_tx_ts[216]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.13 [get_ports ethernet_0_quad0_tx_ts[216]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1865 [get_ports ethernet_0_quad0_tx_ts[217]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2097 [get_ports ethernet_0_quad0_tx_ts[217]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2303 [get_ports ethernet_0_quad0_tx_ts[218]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2486 [get_ports ethernet_0_quad0_tx_ts[218]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1502 [get_ports ethernet_0_quad0_tx_ts[219]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.190 [get_ports ethernet_0_quad0_tx_ts[219]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1832 [get_ports ethernet_0_quad0_tx_ts[220]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.210 [get_ports ethernet_0_quad0_tx_ts[220]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2460 [get_ports ethernet_0_quad0_tx_ts[221]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2611 [get_ports ethernet_0_quad0_tx_ts[221]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0282 [get_ports ethernet_0_quad0_tx_ts[222]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0723 [get_ports ethernet_0_quad0_tx_ts[222]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.112 [get_ports ethernet_0_quad0_tx_ts[223]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1540 [get_ports ethernet_0_quad0_tx_ts[223]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.18 [get_ports ethernet_0_quad0_tx_ts[224]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2078 [get_ports ethernet_0_quad0_tx_ts[224]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1757 [get_ports ethernet_0_quad0_tx_ts[225]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2050 [get_ports ethernet_0_quad0_tx_ts[225]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1567 [get_ports ethernet_0_quad0_tx_ts[226]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1848 [get_ports ethernet_0_quad0_tx_ts[226]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1742 [get_ports ethernet_0_quad0_tx_ts[227]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2052 [get_ports ethernet_0_quad0_tx_ts[227]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0742 [get_ports ethernet_0_quad0_tx_ts[228]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1029 [get_ports ethernet_0_quad0_tx_ts[228]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.154 [get_ports ethernet_0_quad0_tx_ts[229]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1714 [get_ports ethernet_0_quad0_tx_ts[229]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0969 [get_ports ethernet_0_quad0_tx_ts[230]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1643 [get_ports ethernet_0_quad0_tx_ts[230]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1522 [get_ports ethernet_0_quad0_tx_ts[231]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1857 [get_ports ethernet_0_quad0_tx_ts[231]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1294 [get_ports ethernet_0_quad0_tx_ts[232]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1649 [get_ports ethernet_0_quad0_tx_ts[232]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1739 [get_ports ethernet_0_quad0_tx_ts[233]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2103 [get_ports ethernet_0_quad0_tx_ts[233]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2059 [get_ports ethernet_0_quad0_tx_ts[234]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2396 [get_ports ethernet_0_quad0_tx_ts[234]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1754 [get_ports ethernet_0_quad0_tx_ts[235]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2035 [get_ports ethernet_0_quad0_tx_ts[235]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0853 [get_ports ethernet_0_quad0_tx_ts[236]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1625 [get_ports ethernet_0_quad0_tx_ts[236]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1599 [get_ports ethernet_0_quad0_tx_ts[237]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1838 [get_ports ethernet_0_quad0_tx_ts[237]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1478 [get_ports ethernet_0_quad0_tx_ts[238]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1825 [get_ports ethernet_0_quad0_tx_ts[238]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0583 [get_ports ethernet_0_quad0_tx_ts[239]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1025 [get_ports ethernet_0_quad0_tx_ts[239]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0924 [get_ports ethernet_0_quad0_tx_ts[240]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1103 [get_ports ethernet_0_quad0_tx_ts[240]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0635 [get_ports ethernet_0_quad0_tx_ts[241]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0960 [get_ports ethernet_0_quad0_tx_ts[241]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0467 [get_ports ethernet_0_quad0_tx_ts[242]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.117 [get_ports ethernet_0_quad0_tx_ts[242]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1003 [get_ports ethernet_0_quad0_tx_ts[243]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1254 [get_ports ethernet_0_quad0_tx_ts[243]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.072 [get_ports ethernet_0_quad0_tx_ts[244]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1242 [get_ports ethernet_0_quad0_tx_ts[244]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0042 [get_ports ethernet_0_quad0_tx_ts[245]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0425 [get_ports ethernet_0_quad0_tx_ts[245]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1316 [get_ports ethernet_0_quad0_tx_ts[246]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1869 [get_ports ethernet_0_quad0_tx_ts[246]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0859 [get_ports ethernet_0_quad0_tx_ts[247]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.147 [get_ports ethernet_0_quad0_tx_ts[247]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.128 [get_ports ethernet_0_quad0_tx_ts[248]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1495 [get_ports ethernet_0_quad0_tx_ts[248]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0500 [get_ports ethernet_0_quad0_tx_ts[249]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1326 [get_ports ethernet_0_quad0_tx_ts[249]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1743 [get_ports ethernet_0_quad0_tx_ts[250]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2111 [get_ports ethernet_0_quad0_tx_ts[250]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1224 [get_ports ethernet_0_quad0_tx_ts[251]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1449 [get_ports ethernet_0_quad0_tx_ts[251]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1078 [get_ports ethernet_0_quad0_tx_ts[252]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1541 [get_ports ethernet_0_quad0_tx_ts[252]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1687 [get_ports ethernet_0_quad0_tx_ts[253]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2105 [get_ports ethernet_0_quad0_tx_ts[253]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2108 [get_ports ethernet_0_quad0_tx_ts[254]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2386 [get_ports ethernet_0_quad0_tx_ts[254]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0945 [get_ports ethernet_0_quad0_tx_ts[255]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1186 [get_ports ethernet_0_quad0_tx_ts[255]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3761 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3232 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2589 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2060 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.4177 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4615 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3006 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3443 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.294 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2808 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1764 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1635 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2936 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3071 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1763 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1899 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1975 [get_ports ethernet_0_quad0_tx_ts_id[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.225 [get_ports ethernet_0_quad0_tx_ts_id[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1737 [get_ports ethernet_0_quad0_tx_ts_id[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.21 [get_ports ethernet_0_quad0_tx_ts_id[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3980 [get_ports ethernet_0_quad0_tx_ts_id[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4832 [get_ports ethernet_0_quad0_tx_ts_id[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2234 [get_ports ethernet_0_quad0_tx_ts_id[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3138 [get_ports ethernet_0_quad0_tx_ts_id[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.248 [get_ports ethernet_0_quad0_tx_ts_id[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3241 [get_ports ethernet_0_quad0_tx_ts_id[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2318 [get_ports ethernet_0_quad0_tx_ts_id[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2905 [get_ports ethernet_0_quad0_tx_ts_id[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1605 [get_ports ethernet_0_quad0_tx_ts_id[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.191 [get_ports ethernet_0_quad0_tx_ts_id[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2052 [get_ports ethernet_0_quad0_tx_ts_id[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2581 [get_ports ethernet_0_quad0_tx_ts_id[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3143 [get_ports ethernet_0_quad0_tx_ts_id[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.382 [get_ports ethernet_0_quad0_tx_ts_id[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2747 [get_ports ethernet_0_quad0_tx_ts_id[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3427 [get_ports ethernet_0_quad0_tx_ts_id[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1876 [get_ports ethernet_0_quad0_tx_ts_id[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2297 [get_ports ethernet_0_quad0_tx_ts_id[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1945 [get_ports ethernet_0_quad0_tx_ts_id[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2804 [get_ports ethernet_0_quad0_tx_ts_id[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2489 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.204 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1789 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1338 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.27 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.3175 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.2025 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.2476 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1829 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1738 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1130 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1039 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1849 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2017 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1150 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1318 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0673 [get_ports ethernet_0_quad0_tx_ts_id[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1035 [get_ports ethernet_0_quad0_tx_ts_id[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0834 [get_ports ethernet_0_quad0_tx_ts_id[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1209 [get_ports ethernet_0_quad0_tx_ts_id[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.181 [get_ports ethernet_0_quad0_tx_ts_id[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2640 [get_ports ethernet_0_quad0_tx_ts_id[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0808 [get_ports ethernet_0_quad0_tx_ts_id[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1717 [get_ports ethernet_0_quad0_tx_ts_id[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0656 [get_ports ethernet_0_quad0_tx_ts_id[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1418 [get_ports ethernet_0_quad0_tx_ts_id[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0569 [get_ports ethernet_0_quad0_tx_ts_id[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1184 [get_ports ethernet_0_quad0_tx_ts_id[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0577 [get_ports ethernet_0_quad0_tx_ts_id[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0894 [get_ports ethernet_0_quad0_tx_ts_id[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0462 [get_ports ethernet_0_quad0_tx_ts_id[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0993 [get_ports ethernet_0_quad0_tx_ts_id[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0977 [get_ports ethernet_0_quad0_tx_ts_id[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1570 [get_ports ethernet_0_quad0_tx_ts_id[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.014 [get_ports ethernet_0_quad0_tx_ts_id[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0886 [get_ports ethernet_0_quad0_tx_ts_id[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0288 [get_ports ethernet_0_quad0_tx_ts_id[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.079 [get_ports ethernet_0_quad0_tx_ts_id[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0424 [get_ports ethernet_0_quad0_tx_ts_id[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1275 [get_ports ethernet_0_quad0_tx_ts_id[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2631 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2477 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1458 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1305 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2399 [get_ports ethernet_0_quad0_tx_ts_val[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2996 [get_ports ethernet_0_quad0_tx_ts_val[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1756 [get_ports ethernet_0_quad0_tx_ts_val[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2084 [get_ports ethernet_0_quad0_tx_ts_val[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2052 [get_ports ethernet_0_quad0_tx_ts_val[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2002 [get_ports ethernet_0_quad0_tx_ts_val[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1729 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1608 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1029 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0908 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1096 [get_ports ethernet_0_quad0_tx_ts_val[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1731 [get_ports ethernet_0_quad0_tx_ts_val[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0774 [get_ports ethernet_0_quad0_tx_ts_val[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1110 [get_ports ethernet_0_quad0_tx_ts_val[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0828 [get_ports ethernet_0_quad0_tx_ts_val[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0835 [get_ports ethernet_0_quad0_tx_ts_val[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4256 [get_ports ethernet_0_quad0_peer_delay[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4331 [get_ports ethernet_0_quad0_peer_delay[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3715 [get_ports ethernet_0_quad0_peer_delay[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4061 [get_ports ethernet_0_quad0_peer_delay[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5812 [get_ports ethernet_0_quad0_peer_delay[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.573 [get_ports ethernet_0_quad0_peer_delay[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4235 [get_ports ethernet_0_quad0_peer_delay[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4634 [get_ports ethernet_0_quad0_peer_delay[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4012 [get_ports ethernet_0_quad0_peer_delay[4]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3978 [get_ports ethernet_0_quad0_peer_delay[4]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4084 [get_ports ethernet_0_quad0_peer_delay[5]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4073 [get_ports ethernet_0_quad0_peer_delay[5]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.504 [get_ports ethernet_0_quad0_peer_delay[6]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4995 [get_ports ethernet_0_quad0_peer_delay[6]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4420 [get_ports ethernet_0_quad0_peer_delay[7]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4375 [get_ports ethernet_0_quad0_peer_delay[7]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4529 [get_ports ethernet_0_quad0_peer_delay[8]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4763 [get_ports ethernet_0_quad0_peer_delay[8]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.7412 [get_ports ethernet_0_quad0_peer_delay[9]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.7137 [get_ports ethernet_0_quad0_peer_delay[9]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.7073 [get_ports ethernet_0_quad0_peer_delay[10]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6887 [get_ports ethernet_0_quad0_peer_delay[10]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.7238 [get_ports ethernet_0_quad0_peer_delay[11]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.699 [get_ports ethernet_0_quad0_peer_delay[11]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6927 [get_ports ethernet_0_quad0_peer_delay[12]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6803 [get_ports ethernet_0_quad0_peer_delay[12]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.7072 [get_ports ethernet_0_quad0_peer_delay[13]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6852 [get_ports ethernet_0_quad0_peer_delay[13]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6568 [get_ports ethernet_0_quad0_peer_delay[14]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6432 [get_ports ethernet_0_quad0_peer_delay[14]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6677 [get_ports ethernet_0_quad0_peer_delay[15]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6647 [get_ports ethernet_0_quad0_peer_delay[15]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6328 [get_ports ethernet_0_quad0_peer_delay[16]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6109 [get_ports ethernet_0_quad0_peer_delay[16]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6193 [get_ports ethernet_0_quad0_peer_delay[17]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6446 [get_ports ethernet_0_quad0_peer_delay[17]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6144 [get_ports ethernet_0_quad0_peer_delay[18]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6160 [get_ports ethernet_0_quad0_peer_delay[18]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5882 [get_ports ethernet_0_quad0_peer_delay[19]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.623 [get_ports ethernet_0_quad0_peer_delay[19]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5557 [get_ports ethernet_0_quad0_peer_delay[20]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5564 [get_ports ethernet_0_quad0_peer_delay[20]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5281 [get_ports ethernet_0_quad0_peer_delay[21]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5775 [get_ports ethernet_0_quad0_peer_delay[21]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5400 [get_ports ethernet_0_quad0_peer_delay[22]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5637 [get_ports ethernet_0_quad0_peer_delay[22]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5770 [get_ports ethernet_0_quad0_peer_delay[23]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5394 [get_ports ethernet_0_quad0_peer_delay[23]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5397 [get_ports ethernet_0_quad0_peer_delay[24]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5561 [get_ports ethernet_0_quad0_peer_delay[24]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5841 [get_ports ethernet_0_quad0_peer_delay[25]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6053 [get_ports ethernet_0_quad0_peer_delay[25]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4560 [get_ports ethernet_0_quad0_peer_delay[26]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.464 [get_ports ethernet_0_quad0_peer_delay[26]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5674 [get_ports ethernet_0_quad0_peer_delay[27]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5853 [get_ports ethernet_0_quad0_peer_delay[27]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4639 [get_ports ethernet_0_quad0_peer_delay[28]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4693 [get_ports ethernet_0_quad0_peer_delay[28]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.628 [get_ports ethernet_0_quad0_peer_delay[29]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6645 [get_ports ethernet_0_quad0_peer_delay[29]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5871 [get_ports ethernet_0_quad0_peer_delay[30]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6229 [get_ports ethernet_0_quad0_peer_delay[30]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5288 [get_ports ethernet_0_quad0_peer_delay[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6058 [get_ports ethernet_0_quad0_peer_delay[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6405 [get_ports ethernet_0_quad0_peer_delay[32]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6395 [get_ports ethernet_0_quad0_peer_delay[32]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5301 [get_ports ethernet_0_quad0_peer_delay[33]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5511 [get_ports ethernet_0_quad0_peer_delay[33]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5788 [get_ports ethernet_0_quad0_peer_delay[34]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.581 [get_ports ethernet_0_quad0_peer_delay[34]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5915 [get_ports ethernet_0_quad0_peer_delay[35]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6062 [get_ports ethernet_0_quad0_peer_delay[35]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5640 [get_ports ethernet_0_quad0_peer_delay[36]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6316 [get_ports ethernet_0_quad0_peer_delay[36]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5592 [get_ports ethernet_0_quad0_peer_delay[37]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5839 [get_ports ethernet_0_quad0_peer_delay[37]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6261 [get_ports ethernet_0_quad0_peer_delay[38]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.642 [get_ports ethernet_0_quad0_peer_delay[38]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6604 [get_ports ethernet_0_quad0_peer_delay[39]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6801 [get_ports ethernet_0_quad0_peer_delay[39]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6364 [get_ports ethernet_0_quad0_peer_delay[40]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6604 [get_ports ethernet_0_quad0_peer_delay[40]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6443 [get_ports ethernet_0_quad0_peer_delay[41]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6683 [get_ports ethernet_0_quad0_peer_delay[41]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6310 [get_ports ethernet_0_quad0_peer_delay[42]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6546 [get_ports ethernet_0_quad0_peer_delay[42]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6193 [get_ports ethernet_0_quad0_peer_delay[43]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6395 [get_ports ethernet_0_quad0_peer_delay[43]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6459 [get_ports ethernet_0_quad0_peer_delay[44]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6576 [get_ports ethernet_0_quad0_peer_delay[44]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5846 [get_ports ethernet_0_quad0_peer_delay[45]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5977 [get_ports ethernet_0_quad0_peer_delay[45]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6058 [get_ports ethernet_0_quad0_peer_delay[46]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6387 [get_ports ethernet_0_quad0_peer_delay[46]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.624 [get_ports ethernet_0_quad0_peer_delay[47]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6663 [get_ports ethernet_0_quad0_peer_delay[47]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5809 [get_ports ethernet_0_quad0_peer_delay[48]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6315 [get_ports ethernet_0_quad0_peer_delay[48]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5409 [get_ports ethernet_0_quad0_peer_delay[49]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.591 [get_ports ethernet_0_quad0_peer_delay[49]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.593 [get_ports ethernet_0_quad0_peer_delay[50]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6426 [get_ports ethernet_0_quad0_peer_delay[50]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5560 [get_ports ethernet_0_quad0_peer_delay[51]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5723 [get_ports ethernet_0_quad0_peer_delay[51]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5713 [get_ports ethernet_0_quad0_peer_delay[52]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6185 [get_ports ethernet_0_quad0_peer_delay[52]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5598 [get_ports ethernet_0_quad0_peer_delay[53]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.591 [get_ports ethernet_0_quad0_peer_delay[53]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4821 [get_ports ethernet_0_quad0_peer_delay[54]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5263 [get_ports ethernet_0_quad0_peer_delay[54]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5408 [get_ports ethernet_0_quad0_peer_delay[55]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.565 [get_ports ethernet_0_quad0_peer_delay[55]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4579 [get_ports ethernet_0_quad0_peer_delay[56]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4995 [get_ports ethernet_0_quad0_peer_delay[56]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4841 [get_ports ethernet_0_quad0_peer_delay[57]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5309 [get_ports ethernet_0_quad0_peer_delay[57]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4113 [get_ports ethernet_0_quad0_peer_delay[58]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4503 [get_ports ethernet_0_quad0_peer_delay[58]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4508 [get_ports ethernet_0_quad0_peer_delay[59]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5038 [get_ports ethernet_0_quad0_peer_delay[59]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3675 [get_ports ethernet_0_quad0_peer_delay[60]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4032 [get_ports ethernet_0_quad0_peer_delay[60]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3371 [get_ports ethernet_0_quad0_peer_delay[61]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3675 [get_ports ethernet_0_quad0_peer_delay[61]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3245 [get_ports ethernet_0_quad0_peer_delay[62]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3530 [get_ports ethernet_0_quad0_peer_delay[62]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3358 [get_ports ethernet_0_quad0_peer_delay[63]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.378 [get_ports ethernet_0_quad0_peer_delay[63]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3951 [get_ports ethernet_0_quad0_peer_delay[64]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3893 [get_ports ethernet_0_quad0_peer_delay[64]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3148 [get_ports ethernet_0_quad0_peer_delay[65]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3522 [get_ports ethernet_0_quad0_peer_delay[65]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4112 [get_ports ethernet_0_quad0_peer_delay[66]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4418 [get_ports ethernet_0_quad0_peer_delay[66]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.330 [get_ports ethernet_0_quad0_peer_delay[67]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3677 [get_ports ethernet_0_quad0_peer_delay[67]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.306 [get_ports ethernet_0_quad0_peer_delay[68]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3442 [get_ports ethernet_0_quad0_peer_delay[68]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5947 [get_ports ethernet_0_quad0_peer_delay[69]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6452 [get_ports ethernet_0_quad0_peer_delay[69]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5907 [get_ports ethernet_0_quad0_peer_delay[70]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6412 [get_ports ethernet_0_quad0_peer_delay[70]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6573 [get_ports ethernet_0_quad0_peer_delay[71]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6743 [get_ports ethernet_0_quad0_peer_delay[71]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5715 [get_ports ethernet_0_quad0_peer_delay[72]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6210 [get_ports ethernet_0_quad0_peer_delay[72]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6036 [get_ports ethernet_0_quad0_peer_delay[73]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6562 [get_ports ethernet_0_quad0_peer_delay[73]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5546 [get_ports ethernet_0_quad0_peer_delay[74]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6130 [get_ports ethernet_0_quad0_peer_delay[74]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6243 [get_ports ethernet_0_quad0_peer_delay[75]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6665 [get_ports ethernet_0_quad0_peer_delay[75]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5267 [get_ports ethernet_0_quad0_peer_delay[76]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5860 [get_ports ethernet_0_quad0_peer_delay[76]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6012 [get_ports ethernet_0_quad0_peer_delay[77]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6401 [get_ports ethernet_0_quad0_peer_delay[77]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5107 [get_ports ethernet_0_quad0_peer_delay[78]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5711 [get_ports ethernet_0_quad0_peer_delay[78]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4993 [get_ports ethernet_0_quad0_peer_delay[79]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5296 [get_ports ethernet_0_quad0_peer_delay[79]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5136 [get_ports ethernet_0_quad0_peer_delay[80]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5814 [get_ports ethernet_0_quad0_peer_delay[80]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4765 [get_ports ethernet_0_quad0_peer_delay[81]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5208 [get_ports ethernet_0_quad0_peer_delay[81]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5029 [get_ports ethernet_0_quad0_peer_delay[82]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.551 [get_ports ethernet_0_quad0_peer_delay[82]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4270 [get_ports ethernet_0_quad0_peer_delay[83]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4781 [get_ports ethernet_0_quad0_peer_delay[83]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3554 [get_ports ethernet_0_quad0_peer_delay[84]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4099 [get_ports ethernet_0_quad0_peer_delay[84]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4429 [get_ports ethernet_0_quad0_peer_delay[85]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4833 [get_ports ethernet_0_quad0_peer_delay[85]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3923 [get_ports ethernet_0_quad0_peer_delay[86]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4279 [get_ports ethernet_0_quad0_peer_delay[86]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4186 [get_ports ethernet_0_quad0_peer_delay[87]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4551 [get_ports ethernet_0_quad0_peer_delay[87]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3835 [get_ports ethernet_0_quad0_peer_delay[88]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4203 [get_ports ethernet_0_quad0_peer_delay[88]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3529 [get_ports ethernet_0_quad0_peer_delay[89]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3830 [get_ports ethernet_0_quad0_peer_delay[89]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5487 [get_ports ethernet_0_quad0_peer_delay[90]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5566 [get_ports ethernet_0_quad0_peer_delay[90]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5824 [get_ports ethernet_0_quad0_peer_delay[91]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5932 [get_ports ethernet_0_quad0_peer_delay[91]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5628 [get_ports ethernet_0_quad0_peer_delay[92]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5705 [get_ports ethernet_0_quad0_peer_delay[92]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5996 [get_ports ethernet_0_quad0_peer_delay[93]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.620 [get_ports ethernet_0_quad0_peer_delay[93]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5075 [get_ports ethernet_0_quad0_peer_delay[94]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5387 [get_ports ethernet_0_quad0_peer_delay[94]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5148 [get_ports ethernet_0_quad0_peer_delay[95]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5299 [get_ports ethernet_0_quad0_peer_delay[95]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5986 [get_ports ethernet_0_quad0_peer_delay[96]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5805 [get_ports ethernet_0_quad0_peer_delay[96]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5182 [get_ports ethernet_0_quad0_peer_delay[97]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5471 [get_ports ethernet_0_quad0_peer_delay[97]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5865 [get_ports ethernet_0_quad0_peer_delay[98]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6146 [get_ports ethernet_0_quad0_peer_delay[98]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.7273 [get_ports ethernet_0_quad0_peer_delay[99]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.7224 [get_ports ethernet_0_quad0_peer_delay[99]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6317 [get_ports ethernet_0_quad0_peer_delay[100]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.631 [get_ports ethernet_0_quad0_peer_delay[100]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6401 [get_ports ethernet_0_quad0_peer_delay[101]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6478 [get_ports ethernet_0_quad0_peer_delay[101]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6310 [get_ports ethernet_0_quad0_peer_delay[102]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6724 [get_ports ethernet_0_quad0_peer_delay[102]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.635 [get_ports ethernet_0_quad0_peer_delay[103]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6133 [get_ports ethernet_0_quad0_peer_delay[103]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.7279 [get_ports ethernet_0_quad0_peer_delay[104]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.7153 [get_ports ethernet_0_quad0_peer_delay[104]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6885 [get_ports ethernet_0_quad0_peer_delay[105]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6728 [get_ports ethernet_0_quad0_peer_delay[105]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6546 [get_ports ethernet_0_quad0_peer_delay[106]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6468 [get_ports ethernet_0_quad0_peer_delay[106]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5508 [get_ports ethernet_0_quad0_peer_delay[107]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5182 [get_ports ethernet_0_quad0_peer_delay[107]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6779 [get_ports ethernet_0_quad0_peer_delay[108]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6481 [get_ports ethernet_0_quad0_peer_delay[108]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6128 [get_ports ethernet_0_quad0_peer_delay[109]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.604 [get_ports ethernet_0_quad0_peer_delay[109]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.65 [get_ports ethernet_0_quad0_peer_delay[110]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6804 [get_ports ethernet_0_quad0_peer_delay[110]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6604 [get_ports ethernet_0_quad0_peer_delay[111]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6551 [get_ports ethernet_0_quad0_peer_delay[111]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5901 [get_ports ethernet_0_quad0_peer_delay[112]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5863 [get_ports ethernet_0_quad0_peer_delay[112]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6226 [get_ports ethernet_0_quad0_peer_delay[113]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6505 [get_ports ethernet_0_quad0_peer_delay[113]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5639 [get_ports ethernet_0_quad0_peer_delay[114]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5683 [get_ports ethernet_0_quad0_peer_delay[114]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.481 [get_ports ethernet_0_quad0_peer_delay[115]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5420 [get_ports ethernet_0_quad0_peer_delay[115]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5882 [get_ports ethernet_0_quad0_peer_delay[116]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6019 [get_ports ethernet_0_quad0_peer_delay[116]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5099 [get_ports ethernet_0_quad0_peer_delay[117]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5641 [get_ports ethernet_0_quad0_peer_delay[117]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5667 [get_ports ethernet_0_quad0_peer_delay[118]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5659 [get_ports ethernet_0_quad0_peer_delay[118]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4641 [get_ports ethernet_0_quad0_peer_delay[119]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4739 [get_ports ethernet_0_quad0_peer_delay[119]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.8672 [get_ports ethernet_0_quad0_peer_delay_val[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.881 [get_ports ethernet_0_quad0_peer_delay_val[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.9003 [get_ports ethernet_0_quad0_peer_delay_val[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.8794 [get_ports ethernet_0_quad0_peer_delay_val[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.9501 [get_ports ethernet_0_quad0_peer_delay_val[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.941 [get_ports ethernet_0_quad0_peer_delay_val[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.9724 [get_ports ethernet_0_quad0_peer_delay_val[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.9329 [get_ports ethernet_0_quad0_peer_delay_val[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.9137 [get_ports ethernet_0_quad0_peer_delay_val[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.9407 [get_ports ethernet_0_quad0_peer_delay_val[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.9507 [get_ports ethernet_0_quad0_peer_delay_val[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.9477 [get_ports ethernet_0_quad0_peer_delay_val[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.9786 [get_ports ethernet_0_quad0_peer_delay_val[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.9857 [get_ports ethernet_0_quad0_peer_delay_val[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -1.0028 [get_ports ethernet_0_quad0_peer_delay_val[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.9856 [get_ports ethernet_0_quad0_peer_delay_val[3]]
# Boundary pin delays for noc
# Boundary pin delays for pll_ddr
# Boundary pin delays for pll_eth_sys_ne_0
# Boundary pin delays for pll_gddr_SE
# Boundary pin delays for pll_gddr_SW
# Boundary pin delays for pll_noc_ne_1
# Boundary pin delays for pll_pcie
# Boundary pin delays for vp_clkio_ne
# Boundary pin delays for vp_clkio_nw
# Boundary pin delays for vp_clkio_se
# Boundary pin delays for vp_clkio_sw
# Boundary pin delays for vp_gpio_n_b0
# Core Data
# Boundary pin delays for vp_gpio_n_b1
# Core Data
# Boundary pin delays for vp_gpio_n_b2
# Core Data
# Boundary pin delays for vp_gpio_s_b0
# Core Data
# Boundary pin delays for vp_gpio_s_b1
# Core Clock
set_clock_latency -source -late -rise 0.740780 [get_clocks mcio_vio_45_10_clk]
set_clock_latency -source -early -rise 0.665719 [get_clocks mcio_vio_45_10_clk]
# Core Data
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay 2.1736 [get_ports mcio_vio_in[0]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay 2.1527 [get_ports mcio_vio_in[0]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay 1.8662 [get_ports mcio_vio_in[0]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay 1.8723 [get_ports mcio_vio_in[0]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay 2.083 [get_ports mcio_vio_in[1]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay 2.0866 [get_ports mcio_vio_in[1]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay 1.8884 [get_ports mcio_vio_in[1]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay 1.8995 [get_ports mcio_vio_in[1]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay 2.0854 [get_ports mcio_vio_in[2]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay 2.0799 [get_ports mcio_vio_in[2]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay 1.8788 [get_ports mcio_vio_in[2]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay 1.884 [get_ports mcio_vio_in[2]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay 2.2050 [get_ports mcio_vio_in[3]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay 2.1834 [get_ports mcio_vio_in[3]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay 1.8761 [get_ports mcio_vio_in[3]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay 1.8855 [get_ports mcio_vio_in[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7253 [get_ports mcio_dir[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7081 [get_ports mcio_dir[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.795 [get_ports mcio_dir[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7907 [get_ports mcio_dir[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7432 [get_ports mcio_dir[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7005 [get_ports mcio_dir[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8146 [get_ports mcio_dir[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7902 [get_ports mcio_dir[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7532 [get_ports mcio_dir[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7055 [get_ports mcio_dir[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8166 [get_ports mcio_dir[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7870 [get_ports mcio_dir[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7480 [get_ports mcio_dir[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7042 [get_ports mcio_dir[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8093 [get_ports mcio_dir[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7831 [get_ports mcio_dir[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7293 [get_ports mcio_dir_45]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6956 [get_ports mcio_dir_45]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8026 [get_ports mcio_dir_45]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7819 [get_ports mcio_dir_45]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.8072 [get_ports mcio_dir_45_oe]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7808 [get_ports mcio_dir_45_oe]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.870 [get_ports mcio_dir_45_oe]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.8612 [get_ports mcio_dir_45_oe]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.811 [get_ports mcio_dir_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7835 [get_ports mcio_dir_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8896 [get_ports mcio_dir_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.8783 [get_ports mcio_dir_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7172 [get_ports mcio_dir_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6887 [get_ports mcio_dir_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.7803 [get_ports mcio_dir_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7709 [get_ports mcio_dir_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7647 [get_ports mcio_dir_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7286 [get_ports mcio_dir_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8369 [get_ports mcio_dir_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.819 [get_ports mcio_dir_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.8510 [get_ports mcio_dir_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.8142 [get_ports mcio_dir_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.9194 [get_ports mcio_dir_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.9010 [get_ports mcio_dir_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.6977 [get_ports mcio_vio_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6695 [get_ports mcio_vio_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.762 [get_ports mcio_vio_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7523 [get_ports mcio_vio_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7188 [get_ports mcio_vio_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6885 [get_ports mcio_vio_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.7953 [get_ports mcio_vio_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.776 [get_ports mcio_vio_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7419 [get_ports mcio_vio_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6922 [get_ports mcio_vio_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8000 [get_ports mcio_vio_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7699 [get_ports mcio_vio_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.85 [get_ports mcio_vio_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.8150 [get_ports mcio_vio_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.9261 [get_ports mcio_vio_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.9102 [get_ports mcio_vio_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7417 [get_ports mcio_vio_out[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6976 [get_ports mcio_vio_out[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8112 [get_ports mcio_vio_out[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7835 [get_ports mcio_vio_out[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7538 [get_ports mcio_vio_out[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7106 [get_ports mcio_vio_out[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8225 [get_ports mcio_vio_out[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7948 [get_ports mcio_vio_out[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7652 [get_ports mcio_vio_out[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7164 [get_ports mcio_vio_out[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8327 [get_ports mcio_vio_out[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7997 [get_ports mcio_vio_out[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7389 [get_ports mcio_vio_out[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.700 [get_ports mcio_vio_out[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8125 [get_ports mcio_vio_out[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7897 [get_ports mcio_vio_out[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7549 [get_ports test[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7204 [get_ports test[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8093 [get_ports test[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7905 [get_ports test[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7385 [get_ports test_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6876 [get_ports test_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8 [get_ports test_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7741 [get_ports test_oe[2]]
# Boundary pin delays for vp_gpio_s_b2
# Core Data
# Boundary pin delays for vp_pll_nw_2
# Boundary pin delays for vp_pll_sw_2

######################################
# End IO Ring Boundary Delays SDC File
######################################
