// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_attention_coefficients_sum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        all_scores_V_address0,
        all_scores_V_ce0,
        all_scores_V_q0,
        all_scores_V_address1,
        all_scores_V_ce1,
        all_scores_V_we1,
        all_scores_V_d1,
        all_scores_V_q1,
        connectivity_mask_address0,
        connectivity_mask_ce0,
        connectivity_mask_q0,
        connectivity_mask_address1,
        connectivity_mask_ce1,
        connectivity_mask_q1,
        attention_coefficients_sum_V_address1,
        attention_coefficients_sum_V_ce1,
        attention_coefficients_sum_V_we1,
        attention_coefficients_sum_V_d1,
        grp_exp_28_10_s_fu_308_p_din1,
        grp_exp_28_10_s_fu_308_p_dout0,
        grp_exp_28_10_s_fu_308_p_ce,
        grp_exp_28_10_s_fu_308_p_start,
        grp_exp_28_10_s_fu_308_p_ready,
        grp_exp_28_10_s_fu_308_p_done,
        grp_exp_28_10_s_fu_308_p_idle
);

parameter    ap_ST_fsm_pp0_stage0 = 19'd1;
parameter    ap_ST_fsm_pp0_stage1 = 19'd2;
parameter    ap_ST_fsm_pp0_stage2 = 19'd4;
parameter    ap_ST_fsm_pp0_stage3 = 19'd8;
parameter    ap_ST_fsm_pp0_stage4 = 19'd16;
parameter    ap_ST_fsm_pp0_stage5 = 19'd32;
parameter    ap_ST_fsm_pp0_stage6 = 19'd64;
parameter    ap_ST_fsm_pp0_stage7 = 19'd128;
parameter    ap_ST_fsm_pp0_stage8 = 19'd256;
parameter    ap_ST_fsm_pp0_stage9 = 19'd512;
parameter    ap_ST_fsm_pp0_stage10 = 19'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 19'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 19'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 19'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 19'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 19'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 19'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 19'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] all_scores_V_address0;
output   all_scores_V_ce0;
input  [27:0] all_scores_V_q0;
output  [15:0] all_scores_V_address1;
output   all_scores_V_ce1;
output   all_scores_V_we1;
output  [27:0] all_scores_V_d1;
input  [27:0] all_scores_V_q1;
output  [13:0] connectivity_mask_address0;
output   connectivity_mask_ce0;
input  [31:0] connectivity_mask_q0;
output  [13:0] connectivity_mask_address1;
output   connectivity_mask_ce1;
input  [31:0] connectivity_mask_q1;
output  [8:0] attention_coefficients_sum_V_address1;
output   attention_coefficients_sum_V_ce1;
output   attention_coefficients_sum_V_we1;
output  [27:0] attention_coefficients_sum_V_d1;
output  [27:0] grp_exp_28_10_s_fu_308_p_din1;
input  [27:0] grp_exp_28_10_s_fu_308_p_dout0;
output   grp_exp_28_10_s_fu_308_p_ce;
output   grp_exp_28_10_s_fu_308_p_start;
input   grp_exp_28_10_s_fu_308_p_ready;
input   grp_exp_28_10_s_fu_308_p_done;
input   grp_exp_28_10_s_fu_308_p_idle;

reg ap_idle;
reg[15:0] all_scores_V_address0;
reg all_scores_V_ce0;
reg[15:0] all_scores_V_address1;
reg all_scores_V_ce1;
reg all_scores_V_we1;
reg[13:0] connectivity_mask_address0;
reg connectivity_mask_ce0;
reg[13:0] connectivity_mask_address1;
reg connectivity_mask_ce1;
reg attention_coefficients_sum_V_ce1;
reg attention_coefficients_sum_V_we1;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state38_pp0_stage18_iter1;
wire    ap_block_pp0_stage18_subdone;
reg   [0:0] icmp_ln94_reg_1389;
reg    ap_condition_exit_pp0_iter0_stage18;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [27:0] reg_733;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state27_pp0_stage7_iter1;
wire    ap_block_state46_pp0_stage7_iter2;
wire    ap_block_pp0_stage7_11001;
reg   [0:0] icmp_ln98_reg_1462;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state28_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
reg   [0:0] icmp_ln98_2_reg_1480;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state30_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
reg   [0:0] icmp_ln98_6_reg_1548;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state34_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_11001;
reg   [0:0] icmp_ln98_14_reg_1664;
reg   [27:0] reg_738;
reg   [0:0] icmp_ln98_1_reg_1466;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state29_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
reg   [0:0] icmp_ln98_4_reg_1498;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state32_pp0_stage12_iter1;
wire    ap_block_pp0_stage12_11001;
reg   [0:0] icmp_ln98_10_reg_1606;
reg   [27:0] reg_744;
reg   [0:0] icmp_ln98_3_reg_1484;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state31_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_11001;
reg   [0:0] icmp_ln98_8_reg_1577;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state36_pp0_stage16_iter1;
wire    ap_block_pp0_stage16_11001;
reg   [0:0] icmp_ln98_18_reg_1717;
reg   [27:0] reg_750;
reg   [0:0] icmp_ln98_5_reg_1502;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state33_pp0_stage13_iter1;
wire    ap_block_pp0_stage13_11001;
reg   [0:0] icmp_ln98_12_reg_1635;
reg   [27:0] reg_756;
reg   [0:0] icmp_ln98_7_reg_1552;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state35_pp0_stage15_iter1;
wire    ap_block_pp0_stage15_11001;
reg   [0:0] icmp_ln98_16_reg_1693;
wire   [0:0] icmp_ln94_fu_780_p2;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state20_pp0_stage0_iter1;
wire    ap_block_state39_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln94_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln94_reg_1389_pp0_iter2_reg;
wire   [4:0] select_ln94_fu_810_p3;
reg   [4:0] select_ln94_reg_1393;
wire   [11:0] mul_ln98_fu_854_p2;
reg   [11:0] mul_ln98_reg_1404;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state21_pp0_stage1_iter1;
wire    ap_block_state40_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state22_pp0_stage2_iter1;
wire    ap_block_state41_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state23_pp0_stage3_iter1;
wire    ap_block_state42_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
reg   [8:0] attention_coefficients_sum_V_addr_reg_1447;
reg   [8:0] attention_coefficients_sum_V_addr_reg_1447_pp0_iter1_reg;
reg   [8:0] attention_coefficients_sum_V_addr_reg_1447_pp0_iter2_reg;
wire   [0:0] grp_fu_721_p2;
reg   [0:0] icmp_ln98_reg_1462_pp0_iter1_reg;
wire   [0:0] grp_fu_727_p2;
reg   [0:0] icmp_ln98_1_reg_1466_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state24_pp0_stage4_iter1;
wire    ap_block_state43_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] icmp_ln98_2_reg_1480_pp0_iter1_reg;
reg   [0:0] icmp_ln98_3_reg_1484_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state25_pp0_stage5_iter1;
wire    ap_block_state44_pp0_stage5_iter2;
wire    ap_block_pp0_stage5_11001;
reg   [0:0] icmp_ln98_4_reg_1498_pp0_iter1_reg;
reg   [0:0] icmp_ln98_5_reg_1502_pp0_iter1_reg;
wire   [15:0] trunc_ln101_fu_948_p1;
reg   [15:0] trunc_ln101_reg_1506;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state26_pp0_stage6_iter1;
wire    ap_block_state45_pp0_stage6_iter2;
wire    ap_block_pp0_stage6_11001;
reg   [15:0] all_scores_V_addr_reg_1527;
reg   [0:0] icmp_ln98_6_reg_1548_pp0_iter1_reg;
reg   [0:0] icmp_ln98_7_reg_1552_pp0_iter1_reg;
reg   [15:0] all_scores_V_addr_2_reg_1556;
reg   [0:0] icmp_ln98_8_reg_1577_pp0_iter1_reg;
reg   [0:0] icmp_ln98_9_reg_1581;
reg   [0:0] icmp_ln98_9_reg_1581_pp0_iter1_reg;
reg   [15:0] all_scores_V_addr_4_reg_1585;
reg   [0:0] icmp_ln98_10_reg_1606_pp0_iter1_reg;
reg   [0:0] icmp_ln98_11_reg_1610;
reg   [0:0] icmp_ln98_11_reg_1610_pp0_iter1_reg;
reg   [15:0] all_scores_V_addr_6_reg_1614;
reg   [0:0] icmp_ln98_12_reg_1635_pp0_iter1_reg;
reg   [0:0] icmp_ln98_13_reg_1639;
reg   [0:0] icmp_ln98_13_reg_1639_pp0_iter1_reg;
reg   [15:0] all_scores_V_addr_8_reg_1643;
reg   [0:0] icmp_ln98_14_reg_1664_pp0_iter1_reg;
reg   [0:0] icmp_ln98_15_reg_1668;
reg   [0:0] icmp_ln98_15_reg_1668_pp0_iter1_reg;
reg   [15:0] all_scores_V_addr_10_reg_1672;
reg   [27:0] all_scores_V_load_9_reg_1688;
reg   [0:0] icmp_ln98_16_reg_1693_pp0_iter1_reg;
reg   [0:0] icmp_ln98_17_reg_1697;
reg   [0:0] icmp_ln98_17_reg_1697_pp0_iter1_reg;
reg   [15:0] all_scores_V_addr_12_reg_1701;
reg   [27:0] all_scores_V_load_11_reg_1712;
reg   [0:0] icmp_ln98_18_reg_1717_pp0_iter1_reg;
reg   [15:0] all_scores_V_addr_14_reg_1721;
reg   [27:0] all_scores_V_load_13_reg_1732;
reg   [15:0] all_scores_V_addr_16_reg_1737;
reg   [15:0] all_scores_V_addr_18_reg_1748;
reg   [27:0] all_scores_V_load_15_reg_1754;
reg   [27:0] all_scores_V_load_17_reg_1759;
wire   [27:0] add_ln712_fu_1242_p2;
wire   [27:0] add_ln712_20_fu_1248_p2;
wire   [27:0] add_ln712_21_fu_1254_p2;
wire   [27:0] add_ln712_22_fu_1260_p2;
wire   [27:0] add_ln712_23_fu_1266_p2;
wire   [27:0] add_ln712_24_fu_1272_p2;
wire   [27:0] add_ln712_25_fu_1278_p2;
wire   [27:0] add_ln712_26_fu_1284_p2;
wire   [27:0] add_ln712_27_fu_1290_p2;
wire   [27:0] add_ln712_28_fu_1296_p2;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state37_pp0_stage17_iter1;
wire    ap_block_pp0_stage17_11001;
wire   [27:0] add_ln712_29_fu_1302_p2;
wire    ap_block_pp0_stage18_11001;
wire   [27:0] add_ln712_30_fu_1308_p2;
wire   [27:0] add_ln712_31_fu_1314_p2;
wire   [27:0] add_ln712_32_fu_1320_p2;
wire   [27:0] add_ln712_33_fu_1326_p2;
wire   [27:0] add_ln712_34_fu_1332_p2;
wire   [27:0] add_ln712_35_fu_1338_p2;
wire   [27:0] add_ln712_36_fu_1344_p2;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage7_subdone;
wire    grp_exp_28_10_s_fu_706_ap_ready;
reg   [27:0] grp_exp_28_10_s_fu_706_x;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_0_reg_496;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_0_reg_496;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_1_reg_508;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_2_reg_519;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_3_reg_530;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_4_reg_541;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_5_reg_552;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_6_reg_563;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_7_reg_574;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_8_reg_585;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_9_reg_596;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_10_reg_607;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_11_reg_618;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_11_reg_618;
reg   [27:0] ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_12_reg_629;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_12_reg_629;
reg   [27:0] ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_13_reg_640;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_13_reg_640;
reg   [27:0] ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_14_reg_651;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_14_reg_651;
reg   [27:0] ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_15_reg_662;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_15_reg_662;
reg   [27:0] ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_16_reg_673;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_16_reg_673;
reg   [27:0] ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_17_reg_684;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_17_reg_684;
reg   [27:0] ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684;
wire   [27:0] ap_phi_reg_pp0_iter0_sum_V_8_18_reg_695;
reg   [27:0] ap_phi_reg_pp0_iter1_sum_V_8_18_reg_695;
reg   [27:0] ap_phi_reg_pp0_iter2_sum_V_8_18_reg_695;
reg    grp_exp_28_10_s_fu_706_ap_start_reg;
reg    ap_predicate_op199_call_state9_state8;
reg    ap_predicate_op226_call_state10_state9;
reg    ap_predicate_op254_call_state11_state10;
reg    ap_predicate_op280_call_state12_state11;
reg    ap_predicate_op303_call_state13_state12;
reg    ap_predicate_op323_call_state14_state13;
reg    ap_predicate_op348_call_state15_state14;
reg    ap_predicate_op363_call_state16_state15;
reg    ap_predicate_op376_call_state17_state16;
reg    ap_predicate_op388_call_state18_state17;
reg    ap_predicate_op400_call_state19_state18;
reg    ap_predicate_op413_call_state20_state19;
reg    ap_predicate_op427_call_state21_state20;
reg    ap_predicate_op442_call_state22_state21;
reg    ap_predicate_op457_call_state23_state22;
reg    ap_predicate_op474_call_state24_state23;
reg    ap_predicate_op492_call_state25_state24;
reg    ap_predicate_op511_call_state26_state25;
reg    ap_predicate_op531_call_state27_state26;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln98_fu_863_p1;
wire   [63:0] zext_ln98_1_fu_872_p1;
wire   [63:0] zext_ln101_3_fu_877_p1;
wire   [63:0] zext_ln98_2_fu_889_p1;
wire   [63:0] zext_ln98_3_fu_899_p1;
wire   [63:0] zext_ln98_4_fu_909_p1;
wire   [63:0] zext_ln98_5_fu_919_p1;
wire   [63:0] zext_ln98_6_fu_929_p1;
wire   [63:0] zext_ln98_7_fu_939_p1;
wire   [63:0] zext_ln101_5_fu_944_p1;
wire   [63:0] zext_ln101_6_fu_957_p1;
wire   [63:0] zext_ln98_8_fu_967_p1;
wire   [63:0] zext_ln98_9_fu_977_p1;
wire   [63:0] zext_ln101_7_fu_987_p1;
wire   [63:0] zext_ln101_8_fu_997_p1;
wire   [63:0] zext_ln98_10_fu_1007_p1;
wire   [63:0] zext_ln98_11_fu_1017_p1;
wire   [63:0] zext_ln101_9_fu_1027_p1;
wire   [63:0] zext_ln101_10_fu_1037_p1;
wire   [63:0] zext_ln98_12_fu_1047_p1;
wire   [63:0] zext_ln98_13_fu_1057_p1;
wire   [63:0] zext_ln101_11_fu_1067_p1;
wire   [63:0] zext_ln101_12_fu_1077_p1;
wire   [63:0] zext_ln98_14_fu_1087_p1;
wire   [63:0] zext_ln98_15_fu_1097_p1;
wire   [63:0] zext_ln101_13_fu_1107_p1;
wire   [63:0] zext_ln101_14_fu_1117_p1;
wire   [63:0] zext_ln98_16_fu_1127_p1;
wire   [63:0] zext_ln98_17_fu_1137_p1;
wire   [63:0] zext_ln101_15_fu_1147_p1;
wire   [63:0] zext_ln101_16_fu_1157_p1;
wire   [63:0] zext_ln98_18_fu_1167_p1;
wire   [63:0] zext_ln101_17_fu_1177_p1;
wire   [63:0] zext_ln101_18_fu_1187_p1;
wire   [63:0] zext_ln101_19_fu_1197_p1;
wire   [63:0] zext_ln101_20_fu_1207_p1;
wire   [63:0] zext_ln101_21_fu_1217_p1;
wire   [63:0] zext_ln101_22_fu_1227_p1;
wire   [63:0] zext_ln101_23_fu_1237_p1;
reg   [4:0] n1_fu_146;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_n1_load;
wire   [4:0] add_ln95_fu_830_p2;
reg   [2:0] nh_fu_150;
reg   [2:0] ap_sig_allocacmp_nh_load;
wire   [2:0] select_ln94_1_fu_818_p3;
reg   [6:0] indvar_flatten_fu_154;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [6:0] add_ln94_1_fu_786_p2;
wire   [0:0] icmp_ln95_fu_804_p2;
wire   [2:0] add_ln94_fu_798_p2;
wire   [4:0] mul_ln98_fu_854_p0;
wire   [7:0] mul_ln98_fu_854_p1;
wire   [11:0] or_ln98_fu_867_p2;
wire   [9:0] grp_fu_1350_p3;
wire   [11:0] or_ln98_1_fu_884_p2;
wire   [11:0] or_ln98_2_fu_894_p2;
wire   [11:0] add_ln98_fu_904_p2;
wire   [11:0] add_ln98_1_fu_914_p2;
wire   [11:0] add_ln98_2_fu_924_p2;
wire   [11:0] add_ln98_3_fu_934_p2;
wire   [16:0] grp_fu_1360_p2;
wire   [15:0] or_ln101_fu_951_p2;
wire   [11:0] add_ln98_4_fu_962_p2;
wire   [11:0] add_ln98_5_fu_972_p2;
wire   [15:0] or_ln101_1_fu_982_p2;
wire   [15:0] or_ln101_2_fu_992_p2;
wire   [11:0] add_ln98_6_fu_1002_p2;
wire   [11:0] add_ln98_7_fu_1012_p2;
wire   [15:0] add_ln101_1_fu_1022_p2;
wire   [15:0] add_ln101_2_fu_1032_p2;
wire   [11:0] add_ln98_8_fu_1042_p2;
wire   [11:0] add_ln98_9_fu_1052_p2;
wire   [15:0] add_ln101_3_fu_1062_p2;
wire   [15:0] add_ln101_4_fu_1072_p2;
wire   [11:0] add_ln98_10_fu_1082_p2;
wire   [11:0] add_ln98_11_fu_1092_p2;
wire   [15:0] add_ln101_5_fu_1102_p2;
wire   [15:0] add_ln101_6_fu_1112_p2;
wire   [11:0] add_ln98_12_fu_1122_p2;
wire   [11:0] add_ln98_13_fu_1132_p2;
wire   [15:0] add_ln101_7_fu_1142_p2;
wire   [15:0] add_ln101_8_fu_1152_p2;
wire   [11:0] add_ln98_14_fu_1162_p2;
wire   [15:0] add_ln101_9_fu_1172_p2;
wire   [15:0] add_ln101_10_fu_1182_p2;
wire   [15:0] add_ln101_11_fu_1192_p2;
wire   [15:0] add_ln101_12_fu_1202_p2;
wire   [15:0] add_ln101_13_fu_1212_p2;
wire   [15:0] add_ln101_14_fu_1222_p2;
wire   [15:0] add_ln101_15_fu_1232_p2;
wire   [2:0] grp_fu_1350_p0;
wire   [6:0] grp_fu_1350_p1;
wire   [4:0] grp_fu_1350_p2;
wire   [9:0] grp_fu_1360_p0;
wire   [6:0] grp_fu_1360_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage7;
reg    ap_idle_pp0_0to0;
reg   [18:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [9:0] grp_fu_1350_p00;
wire   [9:0] grp_fu_1350_p20;
wire   [16:0] grp_fu_1360_p00;
wire   [11:0] mul_ln98_fu_854_p00;
reg    ap_condition_848;
reg    ap_condition_2362;
reg    ap_condition_2366;
reg    ap_condition_2370;
reg    ap_condition_2374;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_exp_28_10_s_fu_706_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mul_5ns_8ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
mul_5ns_8ns_12_1_1_U166(
    .din0(mul_ln98_fu_854_p0),
    .din1(mul_ln98_fu_854_p1),
    .dout(mul_ln98_fu_854_p2)
);

GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
mac_muladd_3ns_7ns_5ns_10_4_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1350_p0),
    .din1(grp_fu_1350_p1),
    .din2(grp_fu_1350_p2),
    .ce(1'b1),
    .dout(grp_fu_1350_p3)
);

GAT_compute_one_graph_mul_mul_10ns_7ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 17 ))
mul_mul_10ns_7ns_17_4_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1360_p0),
    .din1(grp_fu_1360_p1),
    .ce(1'b1),
    .dout(grp_fu_1360_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage18),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage18)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_28_10_s_fu_706_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op457_call_state23_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_predicate_op442_call_state22_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op427_call_state21_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op413_call_state20_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_predicate_op400_call_state19_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_predicate_op388_call_state18_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_predicate_op376_call_state17_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_predicate_op363_call_state16_state15 == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_predicate_op348_call_state15_state14 == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_predicate_op323_call_state14_state13 == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_predicate_op303_call_state13_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_predicate_op280_call_state12_state11 == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_predicate_op254_call_state11_state10 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_predicate_op226_call_state10_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_predicate_op199_call_state9_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_op531_call_state27_state26 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op511_call_state26_state25 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_op492_call_state25_state24 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_op474_call_state24_state23 == 1'b1)))) begin
            grp_exp_28_10_s_fu_706_ap_start_reg <= 1'b1;
        end else if ((grp_exp_28_10_s_fu_706_ap_ready == 1'b1)) begin
            grp_exp_28_10_s_fu_706_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln98_reg_1462_pp0_iter1_reg == 1'd0) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_0_reg_496 <= grp_exp_28_10_s_fu_308_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_0_reg_496 <= ap_phi_reg_pp0_iter0_sum_V_8_0_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln98_10_reg_1606_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607 <= add_ln712_28_fu_1296_p2;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln98_10_reg_1606_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607 <= ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607 <= ap_phi_reg_pp0_iter0_sum_V_8_10_reg_607;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln98_1_reg_1466_pp0_iter1_reg == 1'd0) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508 <= add_ln712_fu_1242_p2;
    end else if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln98_1_reg_1466_pp0_iter1_reg == 1'd1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508 <= ap_phi_reg_pp0_iter1_sum_V_8_0_reg_496;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508 <= ap_phi_reg_pp0_iter0_sum_V_8_1_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln98_2_reg_1480_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519 <= add_ln712_20_fu_1248_p2;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln98_2_reg_1480_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519 <= ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519 <= ap_phi_reg_pp0_iter0_sum_V_8_2_reg_519;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln98_3_reg_1484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530 <= add_ln712_21_fu_1254_p2;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln98_3_reg_1484_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530 <= ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530 <= ap_phi_reg_pp0_iter0_sum_V_8_3_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln98_4_reg_1498_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541 <= add_ln712_22_fu_1260_p2;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln98_4_reg_1498_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541 <= ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541 <= ap_phi_reg_pp0_iter0_sum_V_8_4_reg_541;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln98_5_reg_1502_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552 <= add_ln712_23_fu_1266_p2;
    end else if (((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln98_5_reg_1502_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552 <= ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552 <= ap_phi_reg_pp0_iter0_sum_V_8_5_reg_552;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln98_6_reg_1548_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563 <= add_ln712_24_fu_1272_p2;
    end else if (((1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln98_6_reg_1548_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563 <= ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563 <= ap_phi_reg_pp0_iter0_sum_V_8_6_reg_563;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln98_7_reg_1552_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574 <= add_ln712_25_fu_1278_p2;
    end else if (((1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln98_7_reg_1552_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574 <= ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574 <= ap_phi_reg_pp0_iter0_sum_V_8_7_reg_574;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln98_8_reg_1577_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585 <= add_ln712_26_fu_1284_p2;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln98_8_reg_1577_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585 <= ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585 <= ap_phi_reg_pp0_iter0_sum_V_8_8_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln98_9_reg_1581_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596 <= add_ln712_27_fu_1290_p2;
    end else if (((1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln98_9_reg_1581_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596 <= ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596 <= ap_phi_reg_pp0_iter0_sum_V_8_9_reg_596;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_848)) begin
        if (((icmp_ln98_11_reg_1610_pp0_iter1_reg == 1'd0) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618 <= add_ln712_29_fu_1302_p2;
        end else if (((icmp_ln98_11_reg_1610_pp0_iter1_reg == 1'd1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618 <= ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618 <= ap_phi_reg_pp0_iter1_sum_V_8_11_reg_618;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln98_12_reg_1635_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629 <= add_ln712_30_fu_1308_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln98_12_reg_1635_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629 <= ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629 <= ap_phi_reg_pp0_iter1_sum_V_8_12_reg_629;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln98_13_reg_1639_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640 <= add_ln712_31_fu_1314_p2;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln98_13_reg_1639_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640 <= ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640 <= ap_phi_reg_pp0_iter1_sum_V_8_13_reg_640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln98_14_reg_1664_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651 <= add_ln712_32_fu_1320_p2;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln98_14_reg_1664_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651 <= ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651 <= ap_phi_reg_pp0_iter1_sum_V_8_14_reg_651;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln98_15_reg_1668_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662 <= add_ln712_33_fu_1326_p2;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln98_15_reg_1668_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662 <= ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662 <= ap_phi_reg_pp0_iter1_sum_V_8_15_reg_662;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln98_16_reg_1693_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673 <= add_ln712_34_fu_1332_p2;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln98_16_reg_1693_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673 <= ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673 <= ap_phi_reg_pp0_iter1_sum_V_8_16_reg_673;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln98_17_reg_1697_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684 <= add_ln712_35_fu_1338_p2;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln98_17_reg_1697_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684 <= ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684 <= ap_phi_reg_pp0_iter1_sum_V_8_17_reg_684;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln98_18_reg_1717_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_18_reg_695 <= add_ln712_36_fu_1344_p2;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln98_18_reg_1717_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_18_reg_695 <= ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter2_sum_V_8_18_reg_695 <= ap_phi_reg_pp0_iter1_sum_V_8_18_reg_695;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln94_fu_780_p2 == 1'd0))) begin
            indvar_flatten_fu_154 <= add_ln94_1_fu_786_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_154 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln94_fu_780_p2 == 1'd0))) begin
            n1_fu_146 <= add_ln95_fu_830_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n1_fu_146 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln94_fu_780_p2 == 1'd0))) begin
            nh_fu_150 <= select_ln94_1_fu_818_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nh_fu_150 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_10_reg_1606 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_4_reg_1498 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_738 <= all_scores_V_q0;
    end else if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_1_reg_1466 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        reg_738 <= all_scores_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_18_reg_1717 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_8_reg_1577 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_744 <= all_scores_V_q0;
    end else if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_3_reg_1484 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        reg_744 <= all_scores_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2366)) begin
            reg_750 <= all_scores_V_q0;
        end else if ((1'b1 == ap_condition_2362)) begin
            reg_750 <= all_scores_V_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2374)) begin
            reg_756 <= all_scores_V_q0;
        end else if ((1'b1 == ap_condition_2370)) begin
            reg_756 <= all_scores_V_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        all_scores_V_addr_10_reg_1672 <= zext_ln101_15_fu_1147_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        all_scores_V_addr_12_reg_1701 <= zext_ln101_17_fu_1177_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        all_scores_V_addr_14_reg_1721 <= zext_ln101_19_fu_1197_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        all_scores_V_addr_16_reg_1737 <= zext_ln101_21_fu_1217_p1;
        all_scores_V_addr_18_reg_1748 <= zext_ln101_23_fu_1237_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        all_scores_V_addr_2_reg_1556[0] <= zext_ln101_7_fu_987_p1[0];
all_scores_V_addr_2_reg_1556[15 : 2] <= zext_ln101_7_fu_987_p1[15 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        all_scores_V_addr_4_reg_1585 <= zext_ln101_9_fu_1027_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        all_scores_V_addr_6_reg_1614 <= zext_ln101_11_fu_1067_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        all_scores_V_addr_8_reg_1643 <= zext_ln101_13_fu_1107_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        all_scores_V_addr_reg_1527 <= zext_ln101_5_fu_944_p1;
        trunc_ln101_reg_1506 <= trunc_ln101_fu_948_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln98_11_reg_1610 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        all_scores_V_load_11_reg_1712 <= all_scores_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln98_13_reg_1639 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        all_scores_V_load_13_reg_1732 <= all_scores_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln98_15_reg_1668 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        all_scores_V_load_15_reg_1754 <= all_scores_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln98_17_reg_1697 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        all_scores_V_load_17_reg_1759 <= all_scores_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln98_9_reg_1581 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        all_scores_V_load_9_reg_1688 <= all_scores_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_phi_reg_pp0_iter1_sum_V_8_11_reg_618 <= ap_phi_reg_pp0_iter0_sum_V_8_11_reg_618;
        ap_phi_reg_pp0_iter1_sum_V_8_12_reg_629 <= ap_phi_reg_pp0_iter0_sum_V_8_12_reg_629;
        ap_phi_reg_pp0_iter1_sum_V_8_13_reg_640 <= ap_phi_reg_pp0_iter0_sum_V_8_13_reg_640;
        ap_phi_reg_pp0_iter1_sum_V_8_14_reg_651 <= ap_phi_reg_pp0_iter0_sum_V_8_14_reg_651;
        ap_phi_reg_pp0_iter1_sum_V_8_15_reg_662 <= ap_phi_reg_pp0_iter0_sum_V_8_15_reg_662;
        ap_phi_reg_pp0_iter1_sum_V_8_16_reg_673 <= ap_phi_reg_pp0_iter0_sum_V_8_16_reg_673;
        ap_phi_reg_pp0_iter1_sum_V_8_17_reg_684 <= ap_phi_reg_pp0_iter0_sum_V_8_17_reg_684;
        ap_phi_reg_pp0_iter1_sum_V_8_18_reg_695 <= ap_phi_reg_pp0_iter0_sum_V_8_18_reg_695;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        attention_coefficients_sum_V_addr_reg_1447 <= zext_ln101_3_fu_877_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        attention_coefficients_sum_V_addr_reg_1447_pp0_iter1_reg <= attention_coefficients_sum_V_addr_reg_1447;
        attention_coefficients_sum_V_addr_reg_1447_pp0_iter2_reg <= attention_coefficients_sum_V_addr_reg_1447_pp0_iter1_reg;
        icmp_ln98_1_reg_1466_pp0_iter1_reg <= icmp_ln98_1_reg_1466;
        icmp_ln98_reg_1462_pp0_iter1_reg <= icmp_ln98_reg_1462;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln94_reg_1389 <= icmp_ln94_fu_780_p2;
        icmp_ln94_reg_1389_pp0_iter1_reg <= icmp_ln94_reg_1389;
        icmp_ln94_reg_1389_pp0_iter2_reg <= icmp_ln94_reg_1389_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        icmp_ln98_10_reg_1606 <= grp_fu_721_p2;
        icmp_ln98_11_reg_1610 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        icmp_ln98_10_reg_1606_pp0_iter1_reg <= icmp_ln98_10_reg_1606;
        icmp_ln98_11_reg_1610_pp0_iter1_reg <= icmp_ln98_11_reg_1610;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        icmp_ln98_12_reg_1635 <= grp_fu_721_p2;
        icmp_ln98_13_reg_1639 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        icmp_ln98_12_reg_1635_pp0_iter1_reg <= icmp_ln98_12_reg_1635;
        icmp_ln98_13_reg_1639_pp0_iter1_reg <= icmp_ln98_13_reg_1639;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        icmp_ln98_14_reg_1664 <= grp_fu_721_p2;
        icmp_ln98_15_reg_1668 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        icmp_ln98_14_reg_1664_pp0_iter1_reg <= icmp_ln98_14_reg_1664;
        icmp_ln98_15_reg_1668_pp0_iter1_reg <= icmp_ln98_15_reg_1668;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        icmp_ln98_16_reg_1693 <= grp_fu_721_p2;
        icmp_ln98_17_reg_1697 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        icmp_ln98_16_reg_1693_pp0_iter1_reg <= icmp_ln98_16_reg_1693;
        icmp_ln98_17_reg_1697_pp0_iter1_reg <= icmp_ln98_17_reg_1697;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        icmp_ln98_18_reg_1717 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        icmp_ln98_18_reg_1717_pp0_iter1_reg <= icmp_ln98_18_reg_1717;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln98_1_reg_1466 <= grp_fu_727_p2;
        icmp_ln98_reg_1462 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        icmp_ln98_2_reg_1480 <= grp_fu_721_p2;
        icmp_ln98_3_reg_1484 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        icmp_ln98_2_reg_1480_pp0_iter1_reg <= icmp_ln98_2_reg_1480;
        icmp_ln98_3_reg_1484_pp0_iter1_reg <= icmp_ln98_3_reg_1484;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        icmp_ln98_4_reg_1498 <= grp_fu_721_p2;
        icmp_ln98_5_reg_1502 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        icmp_ln98_4_reg_1498_pp0_iter1_reg <= icmp_ln98_4_reg_1498;
        icmp_ln98_5_reg_1502_pp0_iter1_reg <= icmp_ln98_5_reg_1502;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln98_6_reg_1548 <= grp_fu_721_p2;
        icmp_ln98_7_reg_1552 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln98_6_reg_1548_pp0_iter1_reg <= icmp_ln98_6_reg_1548;
        icmp_ln98_7_reg_1552_pp0_iter1_reg <= icmp_ln98_7_reg_1552;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln98_8_reg_1577 <= grp_fu_721_p2;
        icmp_ln98_9_reg_1581 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln98_8_reg_1577_pp0_iter1_reg <= icmp_ln98_8_reg_1577;
        icmp_ln98_9_reg_1581_pp0_iter1_reg <= icmp_ln98_9_reg_1581;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln98_reg_1404 <= mul_ln98_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_14_reg_1664 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln98_6_reg_1548 == 1'd0)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln98_2_reg_1480 == 1'd0)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln98_reg_1462 == 1'd0)))) begin
        reg_733 <= all_scores_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln94_fu_780_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln94_reg_1393 <= select_ln94_fu_810_p3;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            all_scores_V_address0 = all_scores_V_addr_18_reg_1748;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            all_scores_V_address0 = zext_ln101_21_fu_1217_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            all_scores_V_address0 = zext_ln101_19_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            all_scores_V_address0 = zext_ln101_17_fu_1177_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            all_scores_V_address0 = zext_ln101_15_fu_1147_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            all_scores_V_address0 = zext_ln101_13_fu_1107_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            all_scores_V_address0 = zext_ln101_11_fu_1067_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            all_scores_V_address0 = zext_ln101_9_fu_1027_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            all_scores_V_address0 = zext_ln101_7_fu_987_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            all_scores_V_address0 = zext_ln101_5_fu_944_p1;
        end else begin
            all_scores_V_address0 = 'bx;
        end
    end else begin
        all_scores_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        all_scores_V_address1 = all_scores_V_addr_18_reg_1748;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        all_scores_V_address1 = all_scores_V_addr_16_reg_1737;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        all_scores_V_address1 = all_scores_V_addr_14_reg_1721;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        all_scores_V_address1 = all_scores_V_addr_12_reg_1701;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        all_scores_V_address1 = all_scores_V_addr_10_reg_1672;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_scores_V_address1 = all_scores_V_addr_8_reg_1643;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        all_scores_V_address1 = all_scores_V_addr_6_reg_1614;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        all_scores_V_address1 = all_scores_V_addr_4_reg_1585;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        all_scores_V_address1 = all_scores_V_addr_2_reg_1556;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        all_scores_V_address1 = all_scores_V_addr_reg_1527;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln98_17_reg_1697 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln98_17_reg_1697 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        all_scores_V_address1 = zext_ln101_22_fu_1227_p1;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln98_15_reg_1668 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln98_15_reg_1668 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        all_scores_V_address1 = zext_ln101_20_fu_1207_p1;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln98_13_reg_1639 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln98_13_reg_1639 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        all_scores_V_address1 = zext_ln101_18_fu_1187_p1;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln98_11_reg_1610 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln98_11_reg_1610 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        all_scores_V_address1 = zext_ln101_16_fu_1157_p1;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln98_9_reg_1581 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln98_9_reg_1581 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        all_scores_V_address1 = zext_ln101_14_fu_1117_p1;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_7_reg_1552 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_7_reg_1552 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        all_scores_V_address1 = zext_ln101_12_fu_1077_p1;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_5_reg_1502 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_5_reg_1502 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        all_scores_V_address1 = zext_ln101_10_fu_1037_p1;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_3_reg_1484 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_3_reg_1484 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        all_scores_V_address1 = zext_ln101_8_fu_997_p1;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_1_reg_1466 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_1_reg_1466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        all_scores_V_address1 = zext_ln101_6_fu_957_p1;
    end else begin
        all_scores_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        all_scores_V_ce0 = 1'b1;
    end else begin
        all_scores_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_1_reg_1466 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_1_reg_1466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln98_15_reg_1668 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln98_15_reg_1668 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln98_11_reg_1610 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln98_11_reg_1610 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln98_13_reg_1639 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln98_13_reg_1639 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_7_reg_1552 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_7_reg_1552 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln98_17_reg_1697 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln98_17_reg_1697 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln98_9_reg_1581 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln98_9_reg_1581 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_5_reg_1502 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_5_reg_1502 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_3_reg_1484 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_3_reg_1484 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        all_scores_V_ce1 = 1'b1;
    end else begin
        all_scores_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (icmp_ln98_18_reg_1717 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (icmp_ln98_16_reg_1693 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (icmp_ln98_14_reg_1664 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (icmp_ln98_12_reg_1635 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (icmp_ln98_10_reg_1606 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (icmp_ln98_6_reg_1548 == 1'd1)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_4_reg_1498 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_1_reg_1466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln98_8_reg_1577 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln98_reg_1462 == 1'd1)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln98_15_reg_1668 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln98_2_reg_1480 == 1'd1)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln98_11_reg_1610 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln98_13_reg_1639 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_7_reg_1552 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln98_17_reg_1697 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln98_9_reg_1581 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_5_reg_1502 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_3_reg_1484 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        all_scores_V_we1 = 1'b1;
    end else begin
        all_scores_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln94_reg_1389 == 1'd1) & (1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_condition_exit_pp0_iter0_stage18 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage18 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter1_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_154;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n1_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n1_load = n1_fu_146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nh_load = 3'd0;
    end else begin
        ap_sig_allocacmp_nh_load = nh_fu_150;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        attention_coefficients_sum_V_ce1 = 1'b1;
    end else begin
        attention_coefficients_sum_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        attention_coefficients_sum_V_we1 = 1'b1;
    end else begin
        attention_coefficients_sum_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            connectivity_mask_address0 = zext_ln98_18_fu_1167_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            connectivity_mask_address0 = zext_ln98_17_fu_1137_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            connectivity_mask_address0 = zext_ln98_15_fu_1097_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            connectivity_mask_address0 = zext_ln98_13_fu_1057_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            connectivity_mask_address0 = zext_ln98_11_fu_1017_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            connectivity_mask_address0 = zext_ln98_9_fu_977_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            connectivity_mask_address0 = zext_ln98_7_fu_939_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            connectivity_mask_address0 = zext_ln98_5_fu_919_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            connectivity_mask_address0 = zext_ln98_3_fu_899_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            connectivity_mask_address0 = zext_ln98_1_fu_872_p1;
        end else begin
            connectivity_mask_address0 = 'bx;
        end
    end else begin
        connectivity_mask_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            connectivity_mask_address1 = zext_ln98_16_fu_1127_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            connectivity_mask_address1 = zext_ln98_14_fu_1087_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            connectivity_mask_address1 = zext_ln98_12_fu_1047_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            connectivity_mask_address1 = zext_ln98_10_fu_1007_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            connectivity_mask_address1 = zext_ln98_8_fu_967_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            connectivity_mask_address1 = zext_ln98_6_fu_929_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            connectivity_mask_address1 = zext_ln98_4_fu_909_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            connectivity_mask_address1 = zext_ln98_2_fu_889_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            connectivity_mask_address1 = zext_ln98_fu_863_p1;
        end else begin
            connectivity_mask_address1 = 'bx;
        end
    end else begin
        connectivity_mask_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        connectivity_mask_ce0 = 1'b1;
    end else begin
        connectivity_mask_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        connectivity_mask_ce1 = 1'b1;
    end else begin
        connectivity_mask_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (icmp_ln98_17_reg_1697 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_exp_28_10_s_fu_706_x = all_scores_V_load_17_reg_1759;
    end else if (((1'b0 == ap_block_pp0_stage4) & (icmp_ln98_15_reg_1668 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_exp_28_10_s_fu_706_x = all_scores_V_load_15_reg_1754;
    end else if (((1'b0 == ap_block_pp0_stage2) & (icmp_ln98_13_reg_1639 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_exp_28_10_s_fu_706_x = all_scores_V_load_13_reg_1732;
    end else if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln98_11_reg_1610 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_exp_28_10_s_fu_706_x = all_scores_V_load_11_reg_1712;
    end else if (((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage17) & (icmp_ln98_9_reg_1581 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_exp_28_10_s_fu_706_x = all_scores_V_load_9_reg_1688;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_7_reg_1552 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (icmp_ln98_16_reg_1693 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_exp_28_10_s_fu_706_x = reg_756;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_5_reg_1502 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (icmp_ln98_12_reg_1635 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_exp_28_10_s_fu_706_x = reg_750;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_8_reg_1577 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_3_reg_1484 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (icmp_ln98_18_reg_1717 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_exp_28_10_s_fu_706_x = reg_744;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_10_reg_1606 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_4_reg_1498 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln98_1_reg_1466 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_exp_28_10_s_fu_706_x = reg_738;
    end else if ((((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln98_6_reg_1548 == 1'd0)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln98_2_reg_1480 == 1'd0)) | ((icmp_ln94_reg_1389 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln98_reg_1462 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (icmp_ln98_14_reg_1664 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_exp_28_10_s_fu_706_x = reg_733;
    end else begin
        grp_exp_28_10_s_fu_706_x = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage7))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln101_10_fu_1182_p2 = (trunc_ln101_reg_1506 + 16'd13);

assign add_ln101_11_fu_1192_p2 = (trunc_ln101_reg_1506 + 16'd14);

assign add_ln101_12_fu_1202_p2 = (trunc_ln101_reg_1506 + 16'd15);

assign add_ln101_13_fu_1212_p2 = (trunc_ln101_reg_1506 + 16'd16);

assign add_ln101_14_fu_1222_p2 = (trunc_ln101_reg_1506 + 16'd17);

assign add_ln101_15_fu_1232_p2 = (trunc_ln101_reg_1506 + 16'd18);

assign add_ln101_1_fu_1022_p2 = (trunc_ln101_reg_1506 + 16'd4);

assign add_ln101_2_fu_1032_p2 = (trunc_ln101_reg_1506 + 16'd5);

assign add_ln101_3_fu_1062_p2 = (trunc_ln101_reg_1506 + 16'd6);

assign add_ln101_4_fu_1072_p2 = (trunc_ln101_reg_1506 + 16'd7);

assign add_ln101_5_fu_1102_p2 = (trunc_ln101_reg_1506 + 16'd8);

assign add_ln101_6_fu_1112_p2 = (trunc_ln101_reg_1506 + 16'd9);

assign add_ln101_7_fu_1142_p2 = (trunc_ln101_reg_1506 + 16'd10);

assign add_ln101_8_fu_1152_p2 = (trunc_ln101_reg_1506 + 16'd11);

assign add_ln101_9_fu_1172_p2 = (trunc_ln101_reg_1506 + 16'd12);

assign add_ln712_20_fu_1248_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508);

assign add_ln712_21_fu_1254_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519);

assign add_ln712_22_fu_1260_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530);

assign add_ln712_23_fu_1266_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541);

assign add_ln712_24_fu_1272_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552);

assign add_ln712_25_fu_1278_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563);

assign add_ln712_26_fu_1284_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574);

assign add_ln712_27_fu_1290_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585);

assign add_ln712_28_fu_1296_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596);

assign add_ln712_29_fu_1302_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607);

assign add_ln712_30_fu_1308_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618);

assign add_ln712_31_fu_1314_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629);

assign add_ln712_32_fu_1320_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640);

assign add_ln712_33_fu_1326_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651);

assign add_ln712_34_fu_1332_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662);

assign add_ln712_35_fu_1338_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673);

assign add_ln712_36_fu_1344_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684);

assign add_ln712_fu_1242_p2 = (grp_exp_28_10_s_fu_308_p_dout0 + ap_phi_reg_pp0_iter1_sum_V_8_0_reg_496);

assign add_ln94_1_fu_786_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign add_ln94_fu_798_p2 = (ap_sig_allocacmp_nh_load + 3'd1);

assign add_ln95_fu_830_p2 = (select_ln94_fu_810_p3 + 5'd1);

assign add_ln98_10_fu_1082_p2 = (mul_ln98_reg_1404 + 12'd14);

assign add_ln98_11_fu_1092_p2 = (mul_ln98_reg_1404 + 12'd15);

assign add_ln98_12_fu_1122_p2 = (mul_ln98_reg_1404 + 12'd16);

assign add_ln98_13_fu_1132_p2 = (mul_ln98_reg_1404 + 12'd17);

assign add_ln98_14_fu_1162_p2 = (mul_ln98_reg_1404 + 12'd18);

assign add_ln98_1_fu_914_p2 = (mul_ln98_reg_1404 + 12'd5);

assign add_ln98_2_fu_924_p2 = (mul_ln98_reg_1404 + 12'd6);

assign add_ln98_3_fu_934_p2 = (mul_ln98_reg_1404 + 12'd7);

assign add_ln98_4_fu_962_p2 = (mul_ln98_reg_1404 + 12'd8);

assign add_ln98_5_fu_972_p2 = (mul_ln98_reg_1404 + 12'd9);

assign add_ln98_6_fu_1002_p2 = (mul_ln98_reg_1404 + 12'd10);

assign add_ln98_7_fu_1012_p2 = (mul_ln98_reg_1404 + 12'd11);

assign add_ln98_8_fu_1042_p2 = (mul_ln98_reg_1404 + 12'd12);

assign add_ln98_9_fu_1052_p2 = (mul_ln98_reg_1404 + 12'd13);

assign add_ln98_fu_904_p2 = (mul_ln98_reg_1404 + 12'd4);

assign all_scores_V_d1 = 28'd0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2362 = ((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln98_5_reg_1502 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9));
end

always @ (*) begin
    ap_condition_2366 = ((1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln98_12_reg_1635 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13));
end

always @ (*) begin
    ap_condition_2370 = ((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln98_7_reg_1552 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10));
end

always @ (*) begin
    ap_condition_2374 = ((1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln98_16_reg_1693 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_848 = ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage18;

assign ap_phi_reg_pp0_iter0_sum_V_8_0_reg_496 = 28'd0;

assign ap_phi_reg_pp0_iter0_sum_V_8_10_reg_607 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_11_reg_618 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_12_reg_629 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_13_reg_640 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_14_reg_651 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_15_reg_662 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_16_reg_673 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_17_reg_684 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_18_reg_695 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_1_reg_508 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_2_reg_519 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_3_reg_530 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_4_reg_541 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_5_reg_552 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_6_reg_563 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_7_reg_574 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_8_reg_585 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_V_8_9_reg_596 = 'bx;

always @ (*) begin
    ap_predicate_op199_call_state9_state8 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_reg_1462 == 1'd0));
end

always @ (*) begin
    ap_predicate_op226_call_state10_state9 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_1_reg_1466 == 1'd0));
end

always @ (*) begin
    ap_predicate_op254_call_state11_state10 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_2_reg_1480 == 1'd0));
end

always @ (*) begin
    ap_predicate_op280_call_state12_state11 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_3_reg_1484 == 1'd0));
end

always @ (*) begin
    ap_predicate_op303_call_state13_state12 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_4_reg_1498 == 1'd0));
end

always @ (*) begin
    ap_predicate_op323_call_state14_state13 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_5_reg_1502 == 1'd0));
end

always @ (*) begin
    ap_predicate_op348_call_state15_state14 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_6_reg_1548 == 1'd0));
end

always @ (*) begin
    ap_predicate_op363_call_state16_state15 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_7_reg_1552 == 1'd0));
end

always @ (*) begin
    ap_predicate_op376_call_state17_state16 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_8_reg_1577 == 1'd0));
end

always @ (*) begin
    ap_predicate_op388_call_state18_state17 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_9_reg_1581 == 1'd0));
end

always @ (*) begin
    ap_predicate_op400_call_state19_state18 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_10_reg_1606 == 1'd0));
end

always @ (*) begin
    ap_predicate_op413_call_state20_state19 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_11_reg_1610 == 1'd0));
end

always @ (*) begin
    ap_predicate_op427_call_state21_state20 = ((icmp_ln94_reg_1389 == 1'd0) & (icmp_ln98_12_reg_1635 == 1'd0));
end

always @ (*) begin
    ap_predicate_op442_call_state22_state21 = ((icmp_ln98_13_reg_1639 == 1'd0) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op457_call_state23_state22 = ((icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (icmp_ln98_14_reg_1664 == 1'd0));
end

always @ (*) begin
    ap_predicate_op474_call_state24_state23 = ((icmp_ln98_15_reg_1668 == 1'd0) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op492_call_state25_state24 = ((icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (icmp_ln98_16_reg_1693 == 1'd0));
end

always @ (*) begin
    ap_predicate_op511_call_state26_state25 = ((icmp_ln98_17_reg_1697 == 1'd0) & (icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op531_call_state27_state26 = ((icmp_ln94_reg_1389_pp0_iter1_reg == 1'd0) & (icmp_ln98_18_reg_1717 == 1'd0));
end

assign attention_coefficients_sum_V_address1 = attention_coefficients_sum_V_addr_reg_1447_pp0_iter2_reg;

assign attention_coefficients_sum_V_d1 = ap_phi_reg_pp0_iter2_sum_V_8_18_reg_695;

assign grp_exp_28_10_s_fu_308_p_ce = 1'b1;

assign grp_exp_28_10_s_fu_308_p_din1 = grp_exp_28_10_s_fu_706_x;

assign grp_exp_28_10_s_fu_308_p_start = grp_exp_28_10_s_fu_706_ap_start_reg;

assign grp_exp_28_10_s_fu_706_ap_ready = grp_exp_28_10_s_fu_308_p_ready;

assign grp_fu_1350_p0 = grp_fu_1350_p00;

assign grp_fu_1350_p00 = select_ln94_1_fu_818_p3;

assign grp_fu_1350_p1 = 10'd100;

assign grp_fu_1350_p2 = grp_fu_1350_p20;

assign grp_fu_1350_p20 = select_ln94_reg_1393;

assign grp_fu_1360_p0 = grp_fu_1360_p00;

assign grp_fu_1360_p00 = grp_fu_1350_p3;

assign grp_fu_1360_p1 = 17'd100;

assign grp_fu_721_p2 = ((connectivity_mask_q1 == 32'd2147483648) ? 1'b1 : 1'b0);

assign grp_fu_727_p2 = ((connectivity_mask_q0 == 32'd2147483648) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_780_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd76) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_804_p2 = ((ap_sig_allocacmp_n1_load == 5'd19) ? 1'b1 : 1'b0);

assign mul_ln98_fu_854_p0 = mul_ln98_fu_854_p00;

assign mul_ln98_fu_854_p00 = select_ln94_reg_1393;

assign mul_ln98_fu_854_p1 = 12'd100;

assign or_ln101_1_fu_982_p2 = (trunc_ln101_reg_1506 | 16'd2);

assign or_ln101_2_fu_992_p2 = (trunc_ln101_reg_1506 | 16'd3);

assign or_ln101_fu_951_p2 = (trunc_ln101_fu_948_p1 | 16'd1);

assign or_ln98_1_fu_884_p2 = (mul_ln98_reg_1404 | 12'd2);

assign or_ln98_2_fu_894_p2 = (mul_ln98_reg_1404 | 12'd3);

assign or_ln98_fu_867_p2 = (mul_ln98_reg_1404 | 12'd1);

assign select_ln94_1_fu_818_p3 = ((icmp_ln95_fu_804_p2[0:0] == 1'b1) ? add_ln94_fu_798_p2 : ap_sig_allocacmp_nh_load);

assign select_ln94_fu_810_p3 = ((icmp_ln95_fu_804_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_n1_load);

assign trunc_ln101_fu_948_p1 = grp_fu_1360_p2[15:0];

assign zext_ln101_10_fu_1037_p1 = add_ln101_2_fu_1032_p2;

assign zext_ln101_11_fu_1067_p1 = add_ln101_3_fu_1062_p2;

assign zext_ln101_12_fu_1077_p1 = add_ln101_4_fu_1072_p2;

assign zext_ln101_13_fu_1107_p1 = add_ln101_5_fu_1102_p2;

assign zext_ln101_14_fu_1117_p1 = add_ln101_6_fu_1112_p2;

assign zext_ln101_15_fu_1147_p1 = add_ln101_7_fu_1142_p2;

assign zext_ln101_16_fu_1157_p1 = add_ln101_8_fu_1152_p2;

assign zext_ln101_17_fu_1177_p1 = add_ln101_9_fu_1172_p2;

assign zext_ln101_18_fu_1187_p1 = add_ln101_10_fu_1182_p2;

assign zext_ln101_19_fu_1197_p1 = add_ln101_11_fu_1192_p2;

assign zext_ln101_20_fu_1207_p1 = add_ln101_12_fu_1202_p2;

assign zext_ln101_21_fu_1217_p1 = add_ln101_13_fu_1212_p2;

assign zext_ln101_22_fu_1227_p1 = add_ln101_14_fu_1222_p2;

assign zext_ln101_23_fu_1237_p1 = add_ln101_15_fu_1232_p2;

assign zext_ln101_3_fu_877_p1 = grp_fu_1350_p3;

assign zext_ln101_5_fu_944_p1 = grp_fu_1360_p2;

assign zext_ln101_6_fu_957_p1 = or_ln101_fu_951_p2;

assign zext_ln101_7_fu_987_p1 = or_ln101_1_fu_982_p2;

assign zext_ln101_8_fu_997_p1 = or_ln101_2_fu_992_p2;

assign zext_ln101_9_fu_1027_p1 = add_ln101_1_fu_1022_p2;

assign zext_ln98_10_fu_1007_p1 = add_ln98_6_fu_1002_p2;

assign zext_ln98_11_fu_1017_p1 = add_ln98_7_fu_1012_p2;

assign zext_ln98_12_fu_1047_p1 = add_ln98_8_fu_1042_p2;

assign zext_ln98_13_fu_1057_p1 = add_ln98_9_fu_1052_p2;

assign zext_ln98_14_fu_1087_p1 = add_ln98_10_fu_1082_p2;

assign zext_ln98_15_fu_1097_p1 = add_ln98_11_fu_1092_p2;

assign zext_ln98_16_fu_1127_p1 = add_ln98_12_fu_1122_p2;

assign zext_ln98_17_fu_1137_p1 = add_ln98_13_fu_1132_p2;

assign zext_ln98_18_fu_1167_p1 = add_ln98_14_fu_1162_p2;

assign zext_ln98_1_fu_872_p1 = or_ln98_fu_867_p2;

assign zext_ln98_2_fu_889_p1 = or_ln98_1_fu_884_p2;

assign zext_ln98_3_fu_899_p1 = or_ln98_2_fu_894_p2;

assign zext_ln98_4_fu_909_p1 = add_ln98_fu_904_p2;

assign zext_ln98_5_fu_919_p1 = add_ln98_1_fu_914_p2;

assign zext_ln98_6_fu_929_p1 = add_ln98_2_fu_924_p2;

assign zext_ln98_7_fu_939_p1 = add_ln98_3_fu_934_p2;

assign zext_ln98_8_fu_967_p1 = add_ln98_4_fu_962_p2;

assign zext_ln98_9_fu_977_p1 = add_ln98_5_fu_972_p2;

assign zext_ln98_fu_863_p1 = mul_ln98_reg_1404;

always @ (posedge ap_clk) begin
    all_scores_V_addr_2_reg_1556[1] <= 1'b1;
end

endmodule //GAT_compute_one_graph_compute_attention_coefficients_sum
