// Seed: 2234679173
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_17, id_18;
  always begin : LABEL_0
    @($realtime) if (1) if (id_17) if (-1) $display(-1);
  end
  assign id_12 = id_16;
  tri0 id_19, id_20, id_21;
  wire id_22;
  assign id_3 = id_19;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  logic [7:0] id_3, id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_2,
      id_2,
      id_3
  );
  initial @(posedge -1) while (1) id_3[-1] = "";
  assign id_3 = id_3;
endmodule
