m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/alumnos/e360958/Arquitectura-de-Ordenadores/Pr_2/sim
Ealu
Z0 w1540465660
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 d/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/sim
Z6 8/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/alu.vhd
Z7 F/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/alu.vhd
l0
L15
VcBa>0[5]EgBPoF[SY0W:S3
!s100 PZenWJ@F@Xc]_f<F91A7N1
Z8 OL;C;10.6c;65
32
Z9 !s110 1540466992
!i10b 1
Z10 !s108 1540466992.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/alu.vhd|
Z12 !s107 /home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/alu.vhd|
!i113 0
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
DEx4 work 3 alu 0 22 cBa>0[5]EgBPoF[SY0W:S3
l44
L25
VfX49[`ndffSe6a?oF?6^d1
!s100 K9NLN<81bS`k@S61M4PJ;1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Ealu_control
R0
R1
R2
R3
R4
R5
Z15 8/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/alu_control.vhd
Z16 F/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/alu_control.vhd
l0
L13
Vg4cZUei`zIj3SD3S4l;@23
!s100 22aO[0nRMh;Qdo^IHMZf70
R8
32
R9
!i10b 1
R10
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/alu_control.vhd|
Z18 !s107 /home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/alu_control.vhd|
!i113 0
R13
R14
Artl
R1
R2
R3
R4
DEx4 work 11 alu_control 0 22 g4cZUei`zIj3SD3S4l;@23
l51
L23
V5ZFR@z0EA32c7`APWOKQ<3
!s100 `iRNR[XJi_X4j[E?n74O@2
R8
32
R9
!i10b 1
R10
R17
R18
!i113 0
R13
R14
Econtrol_unit
R0
R1
R2
R3
R4
R5
Z19 8/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/control_unit.vhd
Z20 F/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/control_unit.vhd
l0
L13
Ve45^]bbVC[6kI1:bhD5>U0
!s100 9<4kfZeX[n[aT^AMBdc1]2
R8
32
R9
!i10b 1
R10
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/control_unit.vhd|
Z22 !s107 /home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/control_unit.vhd|
!i113 0
R13
R14
Artl
R1
R2
R3
R4
DEx4 work 12 control_unit 0 22 e45^]bbVC[6kI1:bhD5>U0
l53
L33
V[]c1@hd>YIz8`77z[zF;m0
!s100 aQEcZE;5:o6cPdVjLiYh<3
R8
32
R9
!i10b 1
R10
R21
R22
!i113 0
R13
R14
Ememory
R0
Z23 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R2
R1
R4
R3
R5
Z24 8/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/sim/memory.vhd
Z25 F/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/sim/memory.vhd
l0
L18
V^iac4o:AOa[9gdDHggQ>]1
!s100 O>YVld9S6TWBfm]zzz3>R1
R8
32
R9
!i10b 1
R10
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/sim/memory.vhd|
Z27 !s107 /home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/sim/memory.vhd|
!i113 0
R13
R14
Abehavioral
R23
R2
R1
R4
R3
DEx4 work 6 memory 0 22 ^iac4o:AOa[9gdDHggQ>]1
l40
L33
Vj11BKgXej7U4k_dh7cPUY1
!s100 YaS_m8K5SeB=1=lOb5eXb1
R8
32
R9
!i10b 1
R10
R26
R27
!i113 0
R13
R14
Eprocessor
Z28 w1540466977
R1
R2
R3
R4
R5
Z29 8/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/processor.vhd
Z30 F/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/processor.vhd
l0
L13
V6QC68P`96K`9>j0UJB<V_2
!s100 DeFRMge0?[BK<NAlFPVJ93
R8
32
R9
!i10b 1
R10
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/processor.vhd|
Z32 !s107 /home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/processor.vhd|
!i113 0
R13
R14
Artl
R1
R2
R3
R4
DEx4 work 9 processor 0 22 6QC68P`96K`9>j0UJB<V_2
l193
L29
Vnzg826Q7znfP4i<e_]Rkg0
!s100 `iYCQH8fgd:`CXeYlLh120
R8
32
R9
!i10b 1
R10
R31
R32
!i113 0
R13
R14
Eprocessor_tb
R0
R2
R1
R3
R4
R5
Z33 8/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/sim/processor_tb.vhd
Z34 F/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/sim/processor_tb.vhd
l0
L14
Vn`iYfnL@@TOSm@niYeVzi1
!s100 TP3]zWZd=AR;5i]B7@Jo^2
R8
32
R9
!i10b 1
R10
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/sim/processor_tb.vhd|
Z36 !s107 /home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/sim/processor_tb.vhd|
!i113 0
R13
R14
Atb
R2
R1
R3
R4
DEx4 work 12 processor_tb 0 22 n`iYfnL@@TOSm@niYeVzi1
l78
L22
VnN1dhKU@CeAWB;cR;l_V03
!s100 85cGzL=U]3DlT?f>_7fMG0
R8
32
R9
!i10b 1
R10
R35
R36
!i113 0
R13
R14
Ereg_bank
R0
R1
R2
R3
R4
R5
Z37 8/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/reg_bank.vhd
Z38 F/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/reg_bank.vhd
l0
L15
VaFXNMmko5=TdWT=?ei6Ol1
!s100 hZOz[lAz;U[1aZ;<22;iO0
R8
32
R9
!i10b 1
R10
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/reg_bank.vhd|
Z40 !s107 /home/alumnos/e361902/Arquitectura-de-Ordenadores/Pr_2/rtl/reg_bank.vhd|
!i113 0
R13
R14
Artl
R1
R2
R3
R4
Z41 DEx4 work 8 reg_bank 0 22 aFXNMmko5=TdWT=?ei6Ol1
l36
L29
Z42 VHh23kHYH]2TK@djmOX`dj1
Z43 !s100 9jnJTfe@[>73L0;_84l3>2
R8
32
R9
!i10b 1
R10
R39
R40
!i113 0
R13
R14
