module MUX(out,i,s);
input [7:0]i;
input [2:0]s;
output out;
wire [6:1]k;
//calling 2:1 MUX(4+2+1=7)
MUH AO(k[1],i[1:0],s[0]);
MUH A1(k[2],i[3:2],s[0]);
MUH A2(k[3],i[5:4],s[0]);
MUH A3(k[4],i[7:6],s[0]);
MUH A4(k[5],k[2:1],s[1]);
MUH A5(k[6],k[4:3],s[1]);
MUH A6(out,k[6:5],s[2]);
endmodule
//below code for 2:1MUX
module MUH(out,i,s);
input [1:0]i;
input s;
output reg out;
always @(*)
casez(s)
1'b0: out=i[0];
1'b1: out=i[1];
default:out=1'bz;
endcase
endmodule
