// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xsha256.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XSha256_CfgInitialize(XSha256 *InstancePtr, XSha256_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XSha256_Set_num_blocks(XSha256 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSha256_WriteReg(InstancePtr->Axilites_BaseAddress, XSHA256_AXILITES_ADDR_NUM_BLOCKS_DATA, Data);
}

u32 XSha256_Get_num_blocks(XSha256 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSha256_ReadReg(InstancePtr->Axilites_BaseAddress, XSHA256_AXILITES_ADDR_NUM_BLOCKS_DATA);
    return Data;
}

void XSha256_Set_num_blocks_vld(XSha256 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSha256_WriteReg(InstancePtr->Axilites_BaseAddress, XSHA256_AXILITES_ADDR_NUM_BLOCKS_CTRL, 1);
}

u32 XSha256_Get_num_blocks_vld(XSha256 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSha256_ReadReg(InstancePtr->Axilites_BaseAddress, XSHA256_AXILITES_ADDR_NUM_BLOCKS_CTRL);
    return Data & 0x1;
}

u32 XSha256_Get_digest_out_BaseAddress(XSha256 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XSHA256_AXILITES_ADDR_DIGEST_OUT_BASE);
}

u32 XSha256_Get_digest_out_HighAddress(XSha256 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XSHA256_AXILITES_ADDR_DIGEST_OUT_HIGH);
}

u32 XSha256_Get_digest_out_TotalBytes(XSha256 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSHA256_AXILITES_ADDR_DIGEST_OUT_HIGH - XSHA256_AXILITES_ADDR_DIGEST_OUT_BASE + 1);
}

u32 XSha256_Get_digest_out_BitWidth(XSha256 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSHA256_AXILITES_WIDTH_DIGEST_OUT;
}

u32 XSha256_Get_digest_out_Depth(XSha256 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSHA256_AXILITES_DEPTH_DIGEST_OUT;
}

u32 XSha256_Write_digest_out_Words(XSha256 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSHA256_AXILITES_ADDR_DIGEST_OUT_HIGH - XSHA256_AXILITES_ADDR_DIGEST_OUT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilites_BaseAddress + XSHA256_AXILITES_ADDR_DIGEST_OUT_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSha256_Read_digest_out_Words(XSha256 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSHA256_AXILITES_ADDR_DIGEST_OUT_HIGH - XSHA256_AXILITES_ADDR_DIGEST_OUT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XSHA256_AXILITES_ADDR_DIGEST_OUT_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSha256_Write_digest_out_Bytes(XSha256 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSHA256_AXILITES_ADDR_DIGEST_OUT_HIGH - XSHA256_AXILITES_ADDR_DIGEST_OUT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XSHA256_AXILITES_ADDR_DIGEST_OUT_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSha256_Read_digest_out_Bytes(XSha256 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSHA256_AXILITES_ADDR_DIGEST_OUT_HIGH - XSHA256_AXILITES_ADDR_DIGEST_OUT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XSHA256_AXILITES_ADDR_DIGEST_OUT_BASE + offset + i);
    }
    return length;
}

