#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe8e4c2fe70 .scope module, "control_unit_tb" "control_unit_tb" 2 1;
 .timescale 0 0;
v0x7fe8e4c41f90_0 .net "clk", 0 0, v0x7fe8e4c3f6c0_0;  1 drivers
v0x7fe8e4c42030_0 .net "mem_addr", 15 0, v0x7fe8e4c3ff40_0;  1 drivers
v0x7fe8e4c420d0_0 .net "mem_data", 15 0, L_0x7fe8e4c42950;  1 drivers
v0x7fe8e4c421a0_0 .net "mem_enable", 0 0, v0x7fe8e4c40060_0;  1 drivers
v0x7fe8e4c42270_0 .net "mem_write", 0 0, v0x7fe8e4c40130_0;  1 drivers
v0x7fe8e4c42380_0 .net "mov_enable", 0 0, v0x7fe8e4c401c0_0;  1 drivers
RS_0x7fe8e49320c8 .resolv tri, v0x7fe8e4c40250_0, L_0x7fe8e4c42be0;
v0x7fe8e4c42410_0 .net8 "operand", 15 0, RS_0x7fe8e49320c8;  2 drivers
v0x7fe8e4c424a0_0 .net "reg_a", 15 0, L_0x7fe8e4c42a30;  1 drivers
v0x7fe8e4c42570_0 .net "reg_addr_from", 3 0, v0x7fe8e4c402f0_0;  1 drivers
v0x7fe8e4c42680_0 .net "reg_addr_to", 3 0, v0x7fe8e4c40410_0;  1 drivers
RS_0x7fe8e4932008 .resolv tri, v0x7fe8e4c16300_0, L_0x7fe8e4c42b30;
v0x7fe8e4c42710_0 .net8 "reg_ans", 15 0, RS_0x7fe8e4932008;  2 drivers
v0x7fe8e4c427e0_0 .net "reg_b", 15 0, L_0x7fe8e4c42aa0;  1 drivers
S_0x7fe8e4c2f920 .scope module, "A1" "alu" 2 34, 3 1 0, S_0x7fe8e4c2fe70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x";
    .port_info 1 /INPUT 16 "y";
    .port_info 2 /INPUT 16 "operation";
    .port_info 3 /OUTPUT 16 "ans";
    .port_info 4 /OUTPUT 1 "did_overflow";
    .port_info 5 /OUTPUT 1 "is_negative";
    .port_info 6 /OUTPUT 1 "is_zero";
P_0x7fe8e4c1b500 .param/l "op_len" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x7fe8e4c1b540 .param/l "word_len" 0 3 3, +C4<00000000000000000000000000010000>;
v0x7fe8e4c16300_0 .var "ans", 15 0;
v0x7fe8e4c3eee0_0 .var "did_overflow", 0 0;
v0x7fe8e4c3ef80_0 .var "is_negative", 0 0;
v0x7fe8e4c3f010_0 .var "is_zero", 0 0;
v0x7fe8e4c3f0a0_0 .net8 "operation", 15 0, RS_0x7fe8e49320c8;  alias, 2 drivers
v0x7fe8e4c3f140_0 .net "x", 15 0, L_0x7fe8e4c42a30;  alias, 1 drivers
v0x7fe8e4c3f1f0_0 .net "y", 15 0, L_0x7fe8e4c42aa0;  alias, 1 drivers
E_0x7fe8e4c2fac0 .event edge, v0x7fe8e4c3f0a0_0, v0x7fe8e4c3f140_0, v0x7fe8e4c3f1f0_0, v0x7fe8e4c16300_0;
S_0x7fe8e4c3f350 .scope module, "C1" "clk_gen" 2 16, 4 2 0, S_0x7fe8e4c2fe70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
P_0x7fe8e4c305e0 .param/l "period" 0 4 3, +C4<00000000000000000000000000000010>;
v0x7fe8e4c3f610_0 .var *"_ivl_0", 0 0; Local signal
v0x7fe8e4c3f6c0_0 .var "clk", 0 0;
S_0x7fe8e4c3f760 .scope module, "CU1" "control_unit" 2 23, 5 1 0, S_0x7fe8e4c2fe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "mem_addr";
    .port_info 2 /OUTPUT 1 "mem_enable";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /INPUT 16 "mem_data";
    .port_info 5 /OUTPUT 1 "mov_enable";
    .port_info 6 /OUTPUT 4 "reg_addr_from";
    .port_info 7 /OUTPUT 4 "reg_addr_to";
    .port_info 8 /OUTPUT 16 "operand";
P_0x7fe8e4c3f8f0 .param/l "addr_len" 0 5 2, +C4<00000000000000000000000000010000>;
v0x7fe8e4c3fdf0_0 .net "clk", 0 0, v0x7fe8e4c3f6c0_0;  alias, 1 drivers
v0x7fe8e4c3feb0 .array "hold", 0 4, 15 0;
v0x7fe8e4c3ff40_0 .var "mem_addr", 15 0;
v0x7fe8e4c3ffd0_0 .net "mem_data", 15 0, L_0x7fe8e4c42950;  alias, 1 drivers
v0x7fe8e4c40060_0 .var "mem_enable", 0 0;
v0x7fe8e4c40130_0 .var "mem_write", 0 0;
v0x7fe8e4c401c0_0 .var "mov_enable", 0 0;
v0x7fe8e4c40250_0 .var "operand", 15 0;
v0x7fe8e4c402f0_0 .var "reg_addr_from", 3 0;
v0x7fe8e4c40410_0 .var "reg_addr_to", 3 0;
v0x7fe8e4c404c0_0 .var/i "state", 31 0;
E_0x7fe8e4c3fb40 .event posedge, v0x7fe8e4c3f6c0_0;
S_0x7fe8e4c3fb70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 24, 5 24 0, S_0x7fe8e4c3f760;
 .timescale 0 0;
v0x7fe8e4c3fd30_0 .var/i "i", 31 0;
S_0x7fe8e4c40650 .scope module, "M1" "memory_module" 2 17, 2 59 0, S_0x7fe8e4c2fe70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /INOUT 16 "data";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "write";
v0x7fe8e4c40a90_0 .net *"_ivl_0", 15 0, L_0x7fe8e4c428b0;  1 drivers
o0x7fe8e49326f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fe8e4c40b50_0 name=_ivl_2
v0x7fe8e4c40c00_0 .net "addr", 15 0, v0x7fe8e4c3ff40_0;  alias, 1 drivers
v0x7fe8e4c40cd0_0 .net "data", 15 0, L_0x7fe8e4c42950;  alias, 1 drivers
v0x7fe8e4c40d80_0 .net "enable", 0 0, v0x7fe8e4c40060_0;  alias, 1 drivers
v0x7fe8e4c40e50 .array "memory", 15 0, 15 0;
v0x7fe8e4c40ee0_0 .net "write", 0 0, v0x7fe8e4c40130_0;  alias, 1 drivers
L_0x7fe8e4c428b0 .array/port v0x7fe8e4c40e50, v0x7fe8e4c3ff40_0;
L_0x7fe8e4c42950 .functor MUXZ 16, o0x7fe8e49326f8, L_0x7fe8e4c428b0, v0x7fe8e4c40060_0, C4<>;
S_0x7fe8e4c40820 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 66, 2 66 0, S_0x7fe8e4c40650;
 .timescale 0 0;
v0x7fe8e4c409e0_0 .var/i "i", 31 0;
S_0x7fe8e4c40fd0 .scope module, "RB1" "reg_bank" 2 40, 6 1 0, S_0x7fe8e4c2fe70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "from_addr";
    .port_info 1 /INPUT 4 "to_addr";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "alu_x";
    .port_info 5 /OUTPUT 16 "alu_y";
    .port_info 6 /INPUT 16 "alu_ans";
    .port_info 7 /INPUT 16 "input_reg";
P_0x7fe8e4c411d0 .param/l "addr_len" 0 6 3, +C4<00000000000000000000000000000100>;
P_0x7fe8e4c41210 .param/l "word_len" 0 6 2, +C4<00000000000000000000000000010000>;
v0x7fe8e4c41c20_11 .array/port v0x7fe8e4c41c20, 11;
L_0x7fe8e4c42a30 .functor BUFZ 16, v0x7fe8e4c41c20_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fe8e4c41c20_12 .array/port v0x7fe8e4c41c20, 12;
L_0x7fe8e4c42aa0 .functor BUFZ 16, v0x7fe8e4c41c20_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fe8e4c41c20_13 .array/port v0x7fe8e4c41c20, 13;
L_0x7fe8e4c42b30 .functor BUFZ 16, v0x7fe8e4c41c20_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fe8e4c41c20_10 .array/port v0x7fe8e4c41c20, 10;
L_0x7fe8e4c42be0 .functor BUFZ 16, v0x7fe8e4c41c20_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fe8e4c41730_0 .net8 "alu_ans", 15 0, RS_0x7fe8e4932008;  alias, 2 drivers
v0x7fe8e4c41800_0 .net "alu_x", 15 0, L_0x7fe8e4c42a30;  alias, 1 drivers
v0x7fe8e4c41890_0 .net "alu_y", 15 0, L_0x7fe8e4c42aa0;  alias, 1 drivers
v0x7fe8e4c41920_0 .net "clk", 0 0, v0x7fe8e4c3f6c0_0;  alias, 1 drivers
v0x7fe8e4c419f0_0 .net "enable", 0 0, v0x7fe8e4c401c0_0;  alias, 1 drivers
v0x7fe8e4c41ac0_0 .net "from_addr", 3 0, v0x7fe8e4c402f0_0;  alias, 1 drivers
v0x7fe8e4c41b50_0 .net8 "input_reg", 15 0, RS_0x7fe8e49320c8;  alias, 2 drivers
v0x7fe8e4c41c20 .array "register", 15 0, 15 0;
v0x7fe8e4c41e00_0 .net "to_addr", 3 0, v0x7fe8e4c40410_0;  alias, 1 drivers
E_0x7fe8e4c41450 .event edge, v0x7fe8e4c3f6c0_0;
S_0x7fe8e4c414a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 25, 6 25 0, S_0x7fe8e4c40fd0;
 .timescale 0 0;
v0x7fe8e4c41670_0 .var/i "i", 31 0;
    .scope S_0x7fe8e4c3f350;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8e4c3f6c0_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x7fe8e4c3f6c0_0;
    %inv;
    %store/vec4 v0x7fe8e4c3f610_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fe8e4c3f610_0;
    %store/vec4 v0x7fe8e4c3f6c0_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0x7fe8e4c40650;
T_1 ;
    %fork t_1, S_0x7fe8e4c40820;
    %jmp t_0;
    .scope S_0x7fe8e4c40820;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe8e4c409e0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fe8e4c409e0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 255, 0, 16;
    %ix/getv/s 4, v0x7fe8e4c409e0_0;
    %store/vec4a v0x7fe8e4c40e50, 4, 0;
    %load/vec4 v0x7fe8e4c409e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8e4c409e0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x7fe8e4c40650;
t_0 %join;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe8e4c40e50, 4, 0;
    %pushi/vec4 822, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe8e4c40e50, 4, 0;
    %pushi/vec4 267, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe8e4c40e50, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe8e4c40e50, 4, 0;
    %pushi/vec4 268, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe8e4c40e50, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe8e4c40e50, 4, 0;
    %pushi/vec4 4107, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe8e4c40e50, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x7fe8e4c3f760;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe8e4c40250_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe8e4c3ff40_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8e4c40060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8e4c40130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8e4c401c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe8e4c404c0_0, 0, 32;
    %fork t_3, S_0x7fe8e4c3fb70;
    %jmp t_2;
    .scope S_0x7fe8e4c3fb70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe8e4c3fd30_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fe8e4c3fd30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7fe8e4c3fd30_0;
    %store/vec4a v0x7fe8e4c3feb0, 4, 0;
    %load/vec4 v0x7fe8e4c3fd30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8e4c3fd30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x7fe8e4c3f760;
t_2 %join;
    %end;
    .thread T_2;
    .scope S_0x7fe8e4c3f760;
T_3 ;
    %wait E_0x7fe8e4c3fb40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8e4c401c0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe8e4c40250_0, 0, 16;
    %load/vec4 v0x7fe8e4c404c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fe8e4c404c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %assign/vec4 v0x7fe8e4c40250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8e4c401c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe8e4c404c0_0, 0;
    %load/vec4 v0x7fe8e4c3ff40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fe8e4c3ff40_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 8, 8, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %load/vec4 v0x7fe8e4c3ff40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fe8e4c3ff40_0, 0;
    %jmp T_3.13;
T_3.4 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fe8e4c402f0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7fe8e4c40410_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fe8e4c404c0_0, 0;
    %load/vec4 v0x7fe8e4c3ff40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fe8e4c3ff40_0, 0;
    %jmp T_3.13;
T_3.5 ;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x7fe8e4c402f0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7fe8e4c40410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8e4c401c0_0, 0;
    %load/vec4 v0x7fe8e4c3ff40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fe8e4c3ff40_0, 0;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fe8e4c402f0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7fe8e4c40410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8e4c401c0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 8, 5;
    %pad/u 16;
    %store/vec4 v0x7fe8e4c40250_0, 0, 16;
    %load/vec4 v0x7fe8e4c3ff40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fe8e4c3ff40_0, 0;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fe8e4c402f0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7fe8e4c40410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8e4c401c0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 8, 5;
    %pad/u 16;
    %store/vec4 v0x7fe8e4c40250_0, 0, 16;
    %load/vec4 v0x7fe8e4c3ff40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fe8e4c3ff40_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fe8e4c402f0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7fe8e4c40410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8e4c401c0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 8, 5;
    %pad/u 16;
    %store/vec4 v0x7fe8e4c40250_0, 0, 16;
    %load/vec4 v0x7fe8e4c3ff40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fe8e4c3ff40_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fe8e4c402f0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7fe8e4c40410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8e4c401c0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 8, 5;
    %pad/u 16;
    %store/vec4 v0x7fe8e4c40250_0, 0, 16;
    %load/vec4 v0x7fe8e4c3ff40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fe8e4c3ff40_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fe8e4c402f0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7fe8e4c40410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8e4c401c0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 8, 5;
    %pad/u 16;
    %store/vec4 v0x7fe8e4c40250_0, 0, 16;
    %load/vec4 v0x7fe8e4c3ff40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fe8e4c3ff40_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fe8e4c402f0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7fe8e4c40410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8e4c401c0_0, 0;
    %load/vec4 v0x7fe8e4c3ffd0_0;
    %parti/s 4, 8, 5;
    %pad/u 16;
    %store/vec4 v0x7fe8e4c40250_0, 0, 16;
    %load/vec4 v0x7fe8e4c3ff40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fe8e4c3ff40_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe8e4c2f920;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe8e4c16300_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8e4c3eee0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fe8e4c2f920;
T_5 ;
    %wait E_0x7fe8e4c2fac0;
    %load/vec4 v0x7fe8e4c3f0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 16;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 16;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 16;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 16;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 16;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %load/vec4 v0x7fe8e4c3f140_0;
    %load/vec4 v0x7fe8e4c3f1f0_0;
    %xor;
    %store/vec4 v0x7fe8e4c16300_0, 0, 16;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x7fe8e4c3f140_0;
    %pad/u 17;
    %load/vec4 v0x7fe8e4c3f1f0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x7fe8e4c16300_0, 0, 16;
    %store/vec4 v0x7fe8e4c3eee0_0, 0, 1;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x7fe8e4c3f140_0;
    %pad/u 17;
    %load/vec4 v0x7fe8e4c3f1f0_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v0x7fe8e4c16300_0, 0, 16;
    %store/vec4 v0x7fe8e4c3eee0_0, 0, 1;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x7fe8e4c3f140_0;
    %load/vec4 v0x7fe8e4c3f1f0_0;
    %and;
    %store/vec4 v0x7fe8e4c16300_0, 0, 16;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x7fe8e4c3f140_0;
    %load/vec4 v0x7fe8e4c3f1f0_0;
    %or;
    %store/vec4 v0x7fe8e4c16300_0, 0, 16;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x7fe8e4c3f140_0;
    %load/vec4 v0x7fe8e4c3f1f0_0;
    %xor;
    %store/vec4 v0x7fe8e4c16300_0, 0, 16;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x7fe8e4c3f140_0;
    %inv;
    %store/vec4 v0x7fe8e4c16300_0, 0, 16;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe8e4c16300_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %store/vec4 v0x7fe8e4c3f010_0, 0, 1;
    %load/vec4 v0x7fe8e4c16300_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %store/vec4 v0x7fe8e4c3ef80_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe8e4c40fd0;
T_6 ;
    %fork t_5, S_0x7fe8e4c414a0;
    %jmp t_4;
    .scope S_0x7fe8e4c414a0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe8e4c41670_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7fe8e4c41670_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 65535, 16;
    %ix/getv/s 4, v0x7fe8e4c41670_0;
    %store/vec4a v0x7fe8e4c41c20, 4, 0;
    %load/vec4 v0x7fe8e4c41670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8e4c41670_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0x7fe8e4c40fd0;
t_4 %join;
    %end;
    .thread T_6;
    .scope S_0x7fe8e4c40fd0;
T_7 ;
    %wait E_0x7fe8e4c41450;
    %load/vec4 v0x7fe8e4c419f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fe8e4c41ac0_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v0x7fe8e4c41ac0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fe8e4c41c20, 4;
    %load/vec4 v0x7fe8e4c41e00_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fe8e4c41c20, 4, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x7fe8e4c41b50_0;
    %load/vec4 v0x7fe8e4c41e00_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fe8e4c41c20, 4, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x7fe8e4c41730_0;
    %load/vec4 v0x7fe8e4c41e00_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fe8e4c41c20, 4, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fe8e4c2fe70;
T_8 ;
    %vpi_call 2 51 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %delay 50, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "control_unit_tb.v";
    "alu.v";
    "clk_gen.v";
    "control_unit.v";
    "reg_bank.v";
