# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1618 \
    name x_0_val105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_0_val105 \
    op interface \
    ports { x_0_val105 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1619 \
    name x_1_val212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_1_val212 \
    op interface \
    ports { x_1_val212 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1620 \
    name x_2_val318 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_2_val318 \
    op interface \
    ports { x_2_val318 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1621 \
    name x_3_val448 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_3_val448 \
    op interface \
    ports { x_3_val448 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1622 \
    name x_4_val532 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_4_val532 \
    op interface \
    ports { x_4_val532 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1623 \
    name x_5_val617 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_5_val617 \
    op interface \
    ports { x_5_val617 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1624 \
    name x_6_val702 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_6_val702 \
    op interface \
    ports { x_6_val702 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1625 \
    name x_7_val782 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_7_val782 \
    op interface \
    ports { x_7_val782 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1626 \
    name x_9_val857 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_9_val857 \
    op interface \
    ports { x_9_val857 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1627 \
    name x_10_val938 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_10_val938 \
    op interface \
    ports { x_10_val938 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1628 \
    name x_11_val1029 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_11_val1029 \
    op interface \
    ports { x_11_val1029 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1629 \
    name x_12_val1114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_12_val1114 \
    op interface \
    ports { x_12_val1114 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1630 \
    name x_13_val1166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_13_val1166 \
    op interface \
    ports { x_13_val1166 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1631 \
    name x_14_val1292 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_14_val1292 \
    op interface \
    ports { x_14_val1292 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1632 \
    name x_15_val1413 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_15_val1413 \
    op interface \
    ports { x_15_val1413 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


