strict digraph "" {
	node [label="\N"];
	"317:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5adbb90>",
		fillcolor=springgreen,
		label="317:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"318:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adbe90>",
		fillcolor=firebrick,
		label="318:NS
DetectionWindow <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adbe90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"317:IF" -> "318:NS"	 [cond="['ByteCntEq18']",
		label=ByteCntEq18,
		lineno=317];
	"320:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5adb8d0>",
		fillcolor=springgreen,
		label="320:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"317:IF" -> "320:IF"	 [cond="['ByteCntEq18']",
		label="!(ByteCntEq18)",
		lineno=317];
	"321:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adbc90>",
		fillcolor=firebrick,
		label="321:NS
DetectionWindow <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adbc90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_312:AL"	 [def_var="['DetectionWindow']",
		label="Leaf_312:AL"];
	"321:NS" -> "Leaf_312:AL"	 [cond="[]",
		lineno=None];
	"312:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2ba5b020d0>",
		clk_sens=True,
		fillcolor=gold,
		label="312:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RxReset', 'ByteCntEq18', 'ReceiveEnd']"];
	"313:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2ba5b02250>",
		fillcolor=turquoise,
		label="313:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"312:AL" -> "313:BL"	 [cond="[]",
		lineno=None];
	"314:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b02290>",
		fillcolor=springgreen,
		label="314:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"313:BL" -> "314:IF"	 [cond="[]",
		lineno=None];
	"318:NS" -> "Leaf_312:AL"	 [cond="[]",
		lineno=None];
	"320:IF" -> "321:NS"	 [cond="['ReceiveEnd']",
		label=ReceiveEnd,
		lineno=320];
	"314:IF" -> "317:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=314];
	"315:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b022d0>",
		fillcolor=firebrick,
		label="315:NS
DetectionWindow <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b022d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"314:IF" -> "315:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=314];
	"315:NS" -> "Leaf_312:AL"	 [cond="[]",
		lineno=None];
}
