Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 21:20:20 2020
| Host         : DESKTOP-3BVEL9L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file car_timing_summary_routed.rpt -pb car_timing_summary_routed.pb -rpx car_timing_summary_routed.rpx -warn_on_violation
| Design       : car
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst_n_i (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: test2/FSM_sequential_State_Current_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: test2/FSM_sequential_State_Current_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: test2/FSM_sequential_State_Current_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_uart_top/uart_rx_path_u/bps_start_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 77 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.328        0.000                      0                  143        0.112        0.000                      0                  143        3.000        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          6.328        0.000                      0                  143        0.189        0.000                      0                  143        4.500        0.000                       0                    79  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        6.329        0.000                      0                  143        0.189        0.000                      0                  143        4.500        0.000                       0                    79  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.328        0.000                      0                  143        0.112        0.000                      0                  143  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.328        0.000                      0                  143        0.112        0.000                      0                  143  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.069ns (34.028%)  route 2.073ns (65.972%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     0.838    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429     7.166    u_uart_top/uart_rx_path_u/baud_div_reg[5]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.069ns (34.028%)  route 2.073ns (65.972%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     0.838    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429     7.166    u_uart_top/uart_rx_path_u/baud_div_reg[9]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.619    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.190    u_uart_top/uart_rx_path_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.619    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.190    u_uart_top/uart_rx_path_u/baud_div_reg[11]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.619    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.190    u_uart_top/uart_rx_path_u/baud_div_reg[2]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.619    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.190    u_uart_top/uart_rx_path_u/baud_div_reg[3]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.930%)  route 2.307ns (75.070%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 8.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.790 r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/Q
                         net (fo=3, routed)           0.811    -0.978    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[4]
    SLICE_X20Y42         LUT4 (Prop_lut4_I2_O)        0.124    -0.854 f  u_uart_top/uart_tx_path_u/baud_div[12]_i_7/O
                         net (fo=1, routed)           0.667    -0.188    u_uart_top/uart_tx_path_u/baud_div[12]_i_7_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.124    -0.064 r  u_uart_top/uart_tx_path_u/baud_div[12]_i_3/O
                         net (fo=13, routed)          0.828     0.765    u_uart_top/uart_tx_path_u/baud_div[12]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498     8.071    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.404     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X21Y42         FDRE (Setup_fdre_C_R)       -0.429     7.161    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.887ns (54.369%)  route 1.584ns (45.631%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 8.072 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.889 r  u_uart_top/uart_tx_path_u/baud_div_reg[5]/Q
                         net (fo=3, routed)           0.487    -1.402    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[5]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    -0.571 r  u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.571    u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.237 r  u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6/O[1]
                         net (fo=1, routed)           1.097     0.860    u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6_n_6
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.303     1.163 r  u_uart_top/uart_tx_path_u/baud_div[10]_i_1/O
                         net (fo=1, routed)           0.000     1.163    u_uart_top/uart_tx_path_u/baud_div[10]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.499     8.072    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/C
                         clock pessimism             -0.404     7.668    
                         clock uncertainty           -0.077     7.591    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.081     7.672    u_uart_top/uart_tx_path_u/baud_div_reg[10]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_bps_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 1.069ns (32.120%)  route 2.259ns (67.880%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.915     1.024    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.056     7.539    u_uart_top/uart_rx_path_u/baud_bps_reg
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.880ns (55.743%)  route 1.493ns (44.257%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/Q
                         net (fo=2, routed)           0.672    -1.213    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[2]
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    -0.381 r  u_uart_top/uart_rx_path_u/baud_div_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.381    u_uart_top/uart_rx_path_u/baud_div_reg[4]_i_2__0_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.058 r  u_uart_top/uart_rx_path_u/baud_div_reg[8]_i_2__0/O[1]
                         net (fo=1, routed)           0.821     0.763    u_uart_top/uart_rx_path_u/baud_div0[6]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.306     1.069 r  u_uart_top/uart_rx_path_u/baud_div[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.069    u_uart_top/uart_rx_path_u/baud_div[6]_i_1__0_n_0
    SLICE_X23Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[6]/C
                         clock pessimism             -0.419     7.656    
                         clock uncertainty           -0.077     7.579    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.029     7.608    u_uart_top/uart_rx_path_u/baud_div_reg[6]
  -------------------------------------------------------------------
                         required time                          7.608    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  6.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.696%)  route 0.120ns (42.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X26Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.226    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[4]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/C
                         clock pessimism             -0.200    -0.475    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.060    -0.415    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.271%)  route 0.164ns (53.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X27Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.206    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[0]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/C
                         clock pessimism             -0.200    -0.475    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.075    -0.400    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.512    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y39         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.209    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[2]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/C
                         clock pessimism             -0.220    -0.495    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.076    -0.419    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/baud_div_reg[11]/Q
                         net (fo=10, routed)          0.132    -0.240    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[11]
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.195 r  u_uart_top/uart_tx_path_u/baud_div[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    u_uart_top/uart_tx_path_u/baud_div[7]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.091    -0.409    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.173    -0.199    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.046    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[1]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.369    u_uart_top/uart_tx_path_u/bit_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.047    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[3]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[3]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.369    u_uart_top/uart_tx_path_u/bit_num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.511    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/Q
                         net (fo=2, routed)           0.154    -0.216    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg_n_0_[3]
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/C
                         clock pessimism             -0.236    -0.511    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.075    -0.436    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  u_uart_top/uart_tx_path_u/bit_num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    u_uart_top/uart_tx_path_u/p_0_in__0[2]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.121    -0.379    u_uart_top/uart_tx_path_u/bit_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.751%)  route 0.173ns (48.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.173    -0.199    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 r  u_uart_top/uart_tx_path_u/bit_num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    u_uart_top/uart_tx_path_u/p_0_in__0[0]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[0]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.120    -0.380    u_uart_top/uart_tx_path_u/bit_num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.347%)  route 0.183ns (49.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/baud_div_reg[11]/Q
                         net (fo=10, routed)          0.183    -0.189    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[11]
    SLICE_X18Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.144 r  u_uart_top/uart_tx_path_u/baud_div[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    u_uart_top/uart_tx_path_u/baud_div[10]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.277    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/C
                         clock pessimism             -0.219    -0.496    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.121    -0.375    u_uart_top/uart_tx_path_u/baud_div_reg[10]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X21Y39    test1/ENA_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X21Y39    test1/ENB_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X20Y39    test1/driver_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X20Y39    test1/driver_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X21Y39    test1/driver_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X21Y39    test1/speed_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y44    u_uart_top/uart_rx_path_u/baud_bps_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/ENA_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/ENA_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/ENB_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/ENB_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y39    test1/driver_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y39    test1/driver_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y39    test1/driver_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y39    test1/driver_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/driver_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/driver_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/ENA_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/ENB_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y39    test1/driver_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y39    test1/driver_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/driver_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/speed_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y44    u_uart_top/uart_rx_path_u/baud_bps_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y44    u_uart_top/uart_rx_path_u/baud_bps_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X25Y45    u_uart_top/uart_rx_path_u/baud_div_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X25Y45    u_uart_top/uart_rx_path_u/baud_div_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.069ns (34.028%)  route 2.073ns (65.972%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     0.838    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429     7.167    u_uart_top/uart_rx_path_u/baud_div_reg[5]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.069ns (34.028%)  route 2.073ns (65.972%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     0.838    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.596    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429     7.167    u_uart_top/uart_rx_path_u/baud_div_reg[9]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.620    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.191    u_uart_top/uart_rx_path_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.620    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.191    u_uart_top/uart_rx_path_u/baud_div_reg[11]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.620    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.191    u_uart_top/uart_rx_path_u/baud_div_reg[2]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.620    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.191    u_uart_top/uart_rx_path_u/baud_div_reg[3]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.930%)  route 2.307ns (75.070%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 8.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.790 r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/Q
                         net (fo=3, routed)           0.811    -0.978    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[4]
    SLICE_X20Y42         LUT4 (Prop_lut4_I2_O)        0.124    -0.854 f  u_uart_top/uart_tx_path_u/baud_div[12]_i_7/O
                         net (fo=1, routed)           0.667    -0.188    u_uart_top/uart_tx_path_u/baud_div[12]_i_7_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.124    -0.064 r  u_uart_top/uart_tx_path_u/baud_div[12]_i_3/O
                         net (fo=13, routed)          0.828     0.765    u_uart_top/uart_tx_path_u/baud_div[12]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498     8.071    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.404     7.667    
                         clock uncertainty           -0.077     7.591    
    SLICE_X21Y42         FDRE (Setup_fdre_C_R)       -0.429     7.162    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          7.162    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.887ns (54.369%)  route 1.584ns (45.631%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 8.072 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.889 r  u_uart_top/uart_tx_path_u/baud_div_reg[5]/Q
                         net (fo=3, routed)           0.487    -1.402    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[5]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    -0.571 r  u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.571    u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.237 r  u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6/O[1]
                         net (fo=1, routed)           1.097     0.860    u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6_n_6
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.303     1.163 r  u_uart_top/uart_tx_path_u/baud_div[10]_i_1/O
                         net (fo=1, routed)           0.000     1.163    u_uart_top/uart_tx_path_u/baud_div[10]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.499     8.072    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/C
                         clock pessimism             -0.404     7.668    
                         clock uncertainty           -0.077     7.592    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.081     7.673    u_uart_top/uart_tx_path_u/baud_div_reg[10]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_bps_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 1.069ns (32.120%)  route 2.259ns (67.880%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.915     1.024    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.596    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.056     7.540    u_uart_top/uart_rx_path_u/baud_bps_reg
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.880ns (55.743%)  route 1.493ns (44.257%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/Q
                         net (fo=2, routed)           0.672    -1.213    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[2]
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    -0.381 r  u_uart_top/uart_rx_path_u/baud_div_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.381    u_uart_top/uart_rx_path_u/baud_div_reg[4]_i_2__0_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.058 r  u_uart_top/uart_rx_path_u/baud_div_reg[8]_i_2__0/O[1]
                         net (fo=1, routed)           0.821     0.763    u_uart_top/uart_rx_path_u/baud_div0[6]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.306     1.069 r  u_uart_top/uart_rx_path_u/baud_div[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.069    u_uart_top/uart_rx_path_u/baud_div[6]_i_1__0_n_0
    SLICE_X23Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[6]/C
                         clock pessimism             -0.419     7.656    
                         clock uncertainty           -0.077     7.580    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.029     7.609    u_uart_top/uart_rx_path_u/baud_div_reg[6]
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  6.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.696%)  route 0.120ns (42.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X26Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.226    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[4]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/C
                         clock pessimism             -0.200    -0.475    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.060    -0.415    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.271%)  route 0.164ns (53.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X27Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.206    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[0]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/C
                         clock pessimism             -0.200    -0.475    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.075    -0.400    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.512    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y39         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.209    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[2]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/C
                         clock pessimism             -0.220    -0.495    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.076    -0.419    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/baud_div_reg[11]/Q
                         net (fo=10, routed)          0.132    -0.240    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[11]
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.195 r  u_uart_top/uart_tx_path_u/baud_div[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    u_uart_top/uart_tx_path_u/baud_div[7]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.091    -0.409    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.173    -0.199    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.046    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[1]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.369    u_uart_top/uart_tx_path_u/bit_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.047    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[3]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[3]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.369    u_uart_top/uart_tx_path_u/bit_num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.511    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/Q
                         net (fo=2, routed)           0.154    -0.216    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg_n_0_[3]
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/C
                         clock pessimism             -0.236    -0.511    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.075    -0.436    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  u_uart_top/uart_tx_path_u/bit_num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    u_uart_top/uart_tx_path_u/p_0_in__0[2]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.121    -0.379    u_uart_top/uart_tx_path_u/bit_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.751%)  route 0.173ns (48.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.173    -0.199    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 r  u_uart_top/uart_tx_path_u/bit_num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    u_uart_top/uart_tx_path_u/p_0_in__0[0]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[0]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.120    -0.380    u_uart_top/uart_tx_path_u/bit_num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.347%)  route 0.183ns (49.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/baud_div_reg[11]/Q
                         net (fo=10, routed)          0.183    -0.189    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[11]
    SLICE_X18Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.144 r  u_uart_top/uart_tx_path_u/baud_div[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    u_uart_top/uart_tx_path_u/baud_div[10]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.277    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/C
                         clock pessimism             -0.219    -0.496    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.121    -0.375    u_uart_top/uart_tx_path_u/baud_div_reg[10]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X21Y39    test1/ENA_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X21Y39    test1/ENB_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X20Y39    test1/driver_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X20Y39    test1/driver_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X21Y39    test1/driver_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X21Y39    test1/speed_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y44    u_uart_top/uart_rx_path_u/baud_bps_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/ENA_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/ENA_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/ENB_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/ENB_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y39    test1/driver_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y39    test1/driver_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y39    test1/driver_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y39    test1/driver_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/driver_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/driver_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/ENA_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/ENB_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y39    test1/driver_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X20Y39    test1/driver_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/driver_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X21Y39    test1/speed_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y44    u_uart_top/uart_rx_path_u/baud_bps_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y44    u_uart_top/uart_rx_path_u/baud_bps_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X25Y45    u_uart_top/uart_rx_path_u/baud_div_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X25Y45    u_uart_top/uart_rx_path_u/baud_div_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.069ns (34.028%)  route 2.073ns (65.972%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     0.838    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429     7.166    u_uart_top/uart_rx_path_u/baud_div_reg[5]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.069ns (34.028%)  route 2.073ns (65.972%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     0.838    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429     7.166    u_uart_top/uart_rx_path_u/baud_div_reg[9]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.619    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.190    u_uart_top/uart_rx_path_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.619    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.190    u_uart_top/uart_rx_path_u/baud_div_reg[11]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.619    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.190    u_uart_top/uart_rx_path_u/baud_div_reg[2]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.619    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.190    u_uart_top/uart_rx_path_u/baud_div_reg[3]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.930%)  route 2.307ns (75.070%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 8.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.790 r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/Q
                         net (fo=3, routed)           0.811    -0.978    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[4]
    SLICE_X20Y42         LUT4 (Prop_lut4_I2_O)        0.124    -0.854 f  u_uart_top/uart_tx_path_u/baud_div[12]_i_7/O
                         net (fo=1, routed)           0.667    -0.188    u_uart_top/uart_tx_path_u/baud_div[12]_i_7_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.124    -0.064 r  u_uart_top/uart_tx_path_u/baud_div[12]_i_3/O
                         net (fo=13, routed)          0.828     0.765    u_uart_top/uart_tx_path_u/baud_div[12]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498     8.071    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.404     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X21Y42         FDRE (Setup_fdre_C_R)       -0.429     7.161    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.887ns (54.369%)  route 1.584ns (45.631%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 8.072 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.889 r  u_uart_top/uart_tx_path_u/baud_div_reg[5]/Q
                         net (fo=3, routed)           0.487    -1.402    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[5]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    -0.571 r  u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.571    u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.237 r  u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6/O[1]
                         net (fo=1, routed)           1.097     0.860    u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6_n_6
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.303     1.163 r  u_uart_top/uart_tx_path_u/baud_div[10]_i_1/O
                         net (fo=1, routed)           0.000     1.163    u_uart_top/uart_tx_path_u/baud_div[10]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.499     8.072    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/C
                         clock pessimism             -0.404     7.668    
                         clock uncertainty           -0.077     7.591    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.081     7.672    u_uart_top/uart_tx_path_u/baud_div_reg[10]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_bps_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 1.069ns (32.120%)  route 2.259ns (67.880%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.915     1.024    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.056     7.539    u_uart_top/uart_rx_path_u/baud_bps_reg
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.880ns (55.743%)  route 1.493ns (44.257%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/Q
                         net (fo=2, routed)           0.672    -1.213    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[2]
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    -0.381 r  u_uart_top/uart_rx_path_u/baud_div_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.381    u_uart_top/uart_rx_path_u/baud_div_reg[4]_i_2__0_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.058 r  u_uart_top/uart_rx_path_u/baud_div_reg[8]_i_2__0/O[1]
                         net (fo=1, routed)           0.821     0.763    u_uart_top/uart_rx_path_u/baud_div0[6]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.306     1.069 r  u_uart_top/uart_rx_path_u/baud_div[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.069    u_uart_top/uart_rx_path_u/baud_div[6]_i_1__0_n_0
    SLICE_X23Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[6]/C
                         clock pessimism             -0.419     7.656    
                         clock uncertainty           -0.077     7.579    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.029     7.608    u_uart_top/uart_rx_path_u/baud_div_reg[6]
  -------------------------------------------------------------------
                         required time                          7.608    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  6.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.696%)  route 0.120ns (42.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X26Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.226    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[4]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/C
                         clock pessimism             -0.200    -0.475    
                         clock uncertainty            0.077    -0.398    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.060    -0.338    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.271%)  route 0.164ns (53.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X27Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.206    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[0]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/C
                         clock pessimism             -0.200    -0.475    
                         clock uncertainty            0.077    -0.398    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.075    -0.323    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.512    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y39         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.209    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[2]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/C
                         clock pessimism             -0.220    -0.495    
                         clock uncertainty            0.077    -0.418    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.076    -0.342    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/baud_div_reg[11]/Q
                         net (fo=10, routed)          0.132    -0.240    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[11]
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.195 r  u_uart_top/uart_tx_path_u/baud_div[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    u_uart_top/uart_tx_path_u/baud_div[7]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.077    -0.423    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.091    -0.332    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.173    -0.199    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.046    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[1]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.077    -0.423    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.292    u_uart_top/uart_tx_path_u/bit_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.047    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[3]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[3]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.077    -0.423    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.292    u_uart_top/uart_tx_path_u/bit_num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.511    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/Q
                         net (fo=2, routed)           0.154    -0.216    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg_n_0_[3]
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/C
                         clock pessimism             -0.236    -0.511    
                         clock uncertainty            0.077    -0.434    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.075    -0.359    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  u_uart_top/uart_tx_path_u/bit_num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    u_uart_top/uart_tx_path_u/p_0_in__0[2]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.077    -0.423    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.121    -0.302    u_uart_top/uart_tx_path_u/bit_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.751%)  route 0.173ns (48.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.173    -0.199    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 r  u_uart_top/uart_tx_path_u/bit_num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    u_uart_top/uart_tx_path_u/p_0_in__0[0]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[0]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.077    -0.423    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.120    -0.303    u_uart_top/uart_tx_path_u/bit_num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.347%)  route 0.183ns (49.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/baud_div_reg[11]/Q
                         net (fo=10, routed)          0.183    -0.189    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[11]
    SLICE_X18Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.144 r  u_uart_top/uart_tx_path_u/baud_div[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    u_uart_top/uart_tx_path_u/baud_div[10]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.277    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/C
                         clock pessimism             -0.219    -0.496    
                         clock uncertainty            0.077    -0.419    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.121    -0.298    u_uart_top/uart_tx_path_u/baud_div_reg[10]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.069ns (34.028%)  route 2.073ns (65.972%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     0.838    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429     7.166    u_uart_top/uart_rx_path_u/baud_div_reg[5]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.069ns (34.028%)  route 2.073ns (65.972%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     0.838    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429     7.166    u_uart_top/uart_rx_path_u/baud_div_reg[9]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.619    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.190    u_uart_top/uart_rx_path_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.619    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.190    u_uart_top/uart_rx_path_u/baud_div_reg[11]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.619    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.190    u_uart_top/uart_rx_path_u/baud_div_reg[2]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.069ns (33.933%)  route 2.081ns (66.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     0.847    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
                         clock pessimism             -0.379     7.696    
                         clock uncertainty           -0.077     7.619    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429     7.190    u_uart_top/uart_rx_path_u/baud_div_reg[3]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.930%)  route 2.307ns (75.070%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 8.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.790 r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/Q
                         net (fo=3, routed)           0.811    -0.978    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[4]
    SLICE_X20Y42         LUT4 (Prop_lut4_I2_O)        0.124    -0.854 f  u_uart_top/uart_tx_path_u/baud_div[12]_i_7/O
                         net (fo=1, routed)           0.667    -0.188    u_uart_top/uart_tx_path_u/baud_div[12]_i_7_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.124    -0.064 r  u_uart_top/uart_tx_path_u/baud_div[12]_i_3/O
                         net (fo=13, routed)          0.828     0.765    u_uart_top/uart_tx_path_u/baud_div[12]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498     8.071    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.404     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X21Y42         FDRE (Setup_fdre_C_R)       -0.429     7.161    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.887ns (54.369%)  route 1.584ns (45.631%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 8.072 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.889 r  u_uart_top/uart_tx_path_u/baud_div_reg[5]/Q
                         net (fo=3, routed)           0.487    -1.402    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[5]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    -0.571 r  u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.571    u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.237 r  u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6/O[1]
                         net (fo=1, routed)           1.097     0.860    u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6_n_6
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.303     1.163 r  u_uart_top/uart_tx_path_u/baud_div[10]_i_1/O
                         net (fo=1, routed)           0.000     1.163    u_uart_top/uart_tx_path_u/baud_div[10]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.499     8.072    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/C
                         clock pessimism             -0.404     7.668    
                         clock uncertainty           -0.077     7.591    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.081     7.672    u_uart_top/uart_tx_path_u/baud_div_reg[10]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_bps_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 1.069ns (32.120%)  route 2.259ns (67.880%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 8.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.824    -1.061    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.324    -0.737 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.520    -0.216    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.110 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.915     1.024    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/C
                         clock pessimism             -0.404     7.672    
                         clock uncertainty           -0.077     7.595    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.056     7.539    u_uart_top/uart_rx_path_u/baud_bps_reg
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.880ns (55.743%)  route 1.493ns (44.257%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/Q
                         net (fo=2, routed)           0.672    -1.213    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[2]
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    -0.381 r  u_uart_top/uart_rx_path_u/baud_div_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.381    u_uart_top/uart_rx_path_u/baud_div_reg[4]_i_2__0_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.058 r  u_uart_top/uart_rx_path_u/baud_div_reg[8]_i_2__0/O[1]
                         net (fo=1, routed)           0.821     0.763    u_uart_top/uart_rx_path_u/baud_div0[6]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.306     1.069 r  u_uart_top/uart_rx_path_u/baud_div[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.069    u_uart_top/uart_rx_path_u/baud_div[6]_i_1__0_n_0
    SLICE_X23Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502     8.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[6]/C
                         clock pessimism             -0.419     7.656    
                         clock uncertainty           -0.077     7.579    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.029     7.608    u_uart_top/uart_rx_path_u/baud_div_reg[6]
  -------------------------------------------------------------------
                         required time                          7.608    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  6.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.696%)  route 0.120ns (42.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X26Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.226    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[4]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/C
                         clock pessimism             -0.200    -0.475    
                         clock uncertainty            0.077    -0.398    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.060    -0.338    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.271%)  route 0.164ns (53.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X27Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.206    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[0]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/C
                         clock pessimism             -0.200    -0.475    
                         clock uncertainty            0.077    -0.398    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.075    -0.323    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.512    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y39         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.209    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[2]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/C
                         clock pessimism             -0.220    -0.495    
                         clock uncertainty            0.077    -0.418    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.076    -0.342    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/baud_div_reg[11]/Q
                         net (fo=10, routed)          0.132    -0.240    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[11]
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.195 r  u_uart_top/uart_tx_path_u/baud_div[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    u_uart_top/uart_tx_path_u/baud_div[7]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.077    -0.423    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.091    -0.332    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.173    -0.199    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.046    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[1]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.077    -0.423    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.292    u_uart_top/uart_tx_path_u/bit_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.047    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[3]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[3]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.077    -0.423    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.292    u_uart_top/uart_tx_path_u/bit_num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.511    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/Q
                         net (fo=2, routed)           0.154    -0.216    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg_n_0_[3]
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/C
                         clock pessimism             -0.236    -0.511    
                         clock uncertainty            0.077    -0.434    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.075    -0.359    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  u_uart_top/uart_tx_path_u/bit_num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    u_uart_top/uart_tx_path_u/p_0_in__0[2]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.077    -0.423    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.121    -0.302    u_uart_top/uart_tx_path_u/bit_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.751%)  route 0.173ns (48.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.173    -0.199    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 r  u_uart_top/uart_tx_path_u/bit_num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    u_uart_top/uart_tx_path_u/p_0_in__0[0]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[0]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.077    -0.423    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.120    -0.303    u_uart_top/uart_tx_path_u/bit_num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.347%)  route 0.183ns (49.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/baud_div_reg[11]/Q
                         net (fo=10, routed)          0.183    -0.189    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[11]
    SLICE_X18Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.144 r  u_uart_top/uart_tx_path_u/baud_div[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    u_uart_top/uart_tx_path_u/baud_div[10]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.277    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y43         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[10]/C
                         clock pessimism             -0.219    -0.496    
                         clock uncertainty            0.077    -0.419    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.121    -0.298    u_uart_top/uart_tx_path_u/baud_div_reg[10]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.154    





