0.6
2018.3
Dec  7 2018
00:33:28
D:/Code/Verilog/24Final/8_pipeline_cpu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sim_1/new/tb.v,1727066734,verilog,,,,tb,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v,1727066555,verilog,,D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,,data_ram,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,1727066626,verilog,,D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/adder.v,,inst_rom,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/adder.v,1727065519,verilog,,D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/alu.v,,adder,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/alu.v,1727065518,verilog,,D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/decode.v,,alu,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/decode.v,1730035060,verilog,,D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/exe.v,,decode,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/exe.v,1730034968,verilog,,D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/fetch.v,,exe,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/fetch.v,1730034365,verilog,,D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/mem.v,,fetch,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/mem.v,1730034829,verilog,,D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/multiply.v,,mem,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/multiply.v,1727065692,verilog,,D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/pipeline_cpu.v,,multiply,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/pipeline_cpu.v,1727601796,verilog,,D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/regfile.v,,pipeline_cpu,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/regfile.v,1727065773,verilog,,D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/wb.v,,regfile,,,,,,,,
D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sources_1/new/wb.v,1727065784,verilog,,D:/Code/Verilog/24Final/8_pipeline_cpu.srcs/sim_1/new/tb.v,,wb,,,,,,,,
