// Seed: 540295142
`define pp_0 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 ();
  always @(1 or negedge 1)
    if (1)
      assume (id_0);
      else id_0 <= id_1;
  logic id_2;
  logic id_3;
  type_6 id_4 (.id_0(id_3));
endmodule
