Simulation Model Generator
Xilinx EDK 10.1.03 EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Command Line: simgen -p xc2vp4fg456-6 -lang vhdl -lp
/home/rmeiche/Xilinx/Repository/ -mixed yes -s mti -X
/Xilinx/simlib/10.1/ISE_Lib/ -E /Xilinx/simlib/10.1/EDK_Lib/ -m behavioral
bfm_system.mhs 

MHS file              : /.../test osif_new/bfmsim/bfm_system.mhs
Language (-lang)      : VHDL 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ModelSim (MTI)
Part (-p) [ family ]  : xc2vp4fg456-6 [ virtex2p ]
Output directory (-od): /home/rmeiche/Xilinx/reconos-projects/test
osif_new/bfmsim/

Edklib (-E) : /Xilinx/simlib/10.1/EDK_Lib/
Xlib (-X)   : /Xilinx/simlib/10.1/ISE_Lib/

Library Path (-lp): /home/rmeiche/Xilinx/Repository/


Simulation Model Generator started ...

Reading MHS file ...
lp : /home/rmeiche/Xilinx/Repository/

Reading MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


WARNING:MDT - Peripheral bfm_memory is not connected to any of the processors in
   the system. Check for the following reasons.
   1. bfm_memory is not connected to any of the buses connected to a processor. 
   2. bfm_memory does not have adresses set correctly. 
   3. bfm_memory's address is not within any of the bridge windows connected to
   a processor.



WARNING:MDT - Peripheral my_core is not connected to any of the processors in
   the system. Check for the following reasons.
   1. my_core is not connected to any of the buses connected to a processor. 
   2. my_core does not have adresses set correctly. 
   3. my_core's address is not within any of the bridge windows connected to a
   processor.


Check platform address map ...

Computing clock values...
INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk' is not specified. Clock
   DRCs will not be performed for IPs connected to that clock port, unless they
   are connected through the clock generator IP. 


Overriding system level properties ...
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_v46_
   v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_v46_
   v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_v46_
   v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to
   1
INFO:MDT - IPNAME:bfm_memory INSTANCE:plbv46_slave_bfm -
   /Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_slave_bfm_v1_00_a/data/p
   lbv46_slave_bfm_v2_1_0.mpd line 32 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:bfm_monitor INSTANCE:plbv46_monitor_bfm -
   /Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_monitor_bfm_v1_00_a/data
   /plbv46_monitor_bfm_v2_1_0.mpd line 60 - tool is overriding PARAMETER
   C_MON_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:bfm_monitor INSTANCE:plbv46_monitor_bfm -
   /Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_monitor_bfm_v1_00_a/data
   /plbv46_monitor_bfm_v2_1_0.mpd line 61 - tool is overriding PARAMETER
   C_MON_PLB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:my_core INSTANCE:osif_tb -
   /home/rmeiche/Xilinx/reconos-projects/test
   osif_new/bfmsim/pcores/osif_tb_v1_00_c/data/osif_tb_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_MPLB_SMALLEST_SLAVE value to 64

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 - /home/rmeiche/Xilinx/reconos-projects/test
osif_new/bfmsim/bfm_system.mhs line 22 - 2 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - PORT:PLB_SMIRQ CONNECTOR:plb_v46_0_PLB_SMIRQ -
   /Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_monitor_bfm_v1_00_a/data
   /plbv46_monitor_bfm_v2_1_0.mpd line 159 - No driver found. Port will be
   driven to GND!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!

Writing HDL ...

Generating simulator compile script ...

Using the following precompiled EDK libraries:
  /Xilinx/simlib/10.1/EDK_Lib/bfm_synch_v1_00_a/
  /Xilinx/simlib/10.1/EDK_Lib/proc_common_v2_00_a/
  /Xilinx/simlib/10.1/EDK_Lib/plb_v46_v1_03_a/
  /Xilinx/simlib/10.1/EDK_Lib/plbv46_bfm/
  /Xilinx/simlib/10.1/EDK_Lib/plbv46_slave_bfm_v1_00_a/
  /Xilinx/simlib/10.1/EDK_Lib/plbv46_monitor_bfm_v1_00_a/
  /Xilinx/simlib/10.1/EDK_Lib/plbv46_master_bfm_v1_00_a/
  /Xilinx/simlib/10.1/EDK_Lib/plbv46_master_burst_v1_00_a/


Generating simulator helper scripts ...
Simulation Model Generator done!

