# TCL File Generated by Component Editor 18.1
# Wed Nov 04 21:41:56 PKT 2020
# DO NOT MODIFY


# 
# isp "isp" v1.0
#  2020.11.04.21:41:56
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module isp
# 
set_module_property DESCRIPTION ""
set_module_property NAME isp
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME isp
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL isp_handler
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file isp.v VERILOG PATH isp.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock clk Input 1


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock
set_interface_property avalon_master associatedReset reset
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master write write Output 1
add_interface_port avalon_master writedata writedata Output 32
add_interface_port avalon_master address address Output 32
add_interface_port avalon_master byteenable byteenable Output 4
add_interface_port avalon_master waitrequest waitrequest Input 1


# 
# connection point extern_prog
# 
add_interface extern_prog conduit end
set_interface_property extern_prog associatedClock ""
set_interface_property extern_prog associatedReset ""
set_interface_property extern_prog ENABLED true
set_interface_property extern_prog EXPORT_OF ""
set_interface_property extern_prog PORT_NAME_MAP ""
set_interface_property extern_prog CMSIS_SVD_VARIABLES ""
set_interface_property extern_prog SVD_ADDRESS_GROUP ""

add_interface_port extern_prog data data Input 8
add_interface_port extern_prog addr_data addr_data Input 1
add_interface_port extern_prog we we Input 1
add_interface_port extern_prog datavalid datavalid Input 1
add_interface_port extern_prog prog prog Input 1
add_interface_port extern_prog ready ready Output 1


# 
# connection point core_reset
# 
add_interface core_reset reset start
set_interface_property core_reset associatedClock clock
set_interface_property core_reset associatedDirectReset ""
set_interface_property core_reset associatedResetSinks reset
set_interface_property core_reset synchronousEdges DEASSERT
set_interface_property core_reset ENABLED true
set_interface_property core_reset EXPORT_OF ""
set_interface_property core_reset PORT_NAME_MAP ""
set_interface_property core_reset CMSIS_SVD_VARIABLES ""
set_interface_property core_reset SVD_ADDRESS_GROUP ""

add_interface_port core_reset core_reset reset Output 1

