
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.451984                       # Number of seconds simulated
sim_ticks                                451984028500                       # Number of ticks simulated
final_tick                               951984496500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 323806                       # Simulator instruction rate (inst/s)
host_op_rate                                   323806                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48784988                       # Simulator tick rate (ticks/s)
host_mem_usage                                2332260                       # Number of bytes of host memory used
host_seconds                                  9264.82                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     45708672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45737536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     44671872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44671872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       714198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              714649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        697998                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             697998                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        63861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    101128954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101192815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        63861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            63861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        98835068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98835068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        98835068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        63861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    101128954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            200027882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      714649                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     697998                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    714649                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   697998                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   45737536                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                44671872                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             45737536                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             44671872                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               46376                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               47599                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               47509                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               45288                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               42585                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               42071                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               41854                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               43479                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               46064                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               47035                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              47152                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              45716                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              43190                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              42252                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              42428                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              44051                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               45164                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               46551                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               46426                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               44589                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               42206                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               40959                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               40439                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               42213                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               45251                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               46394                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              46292                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              44921                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              42761                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              41354                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              40582                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              41896                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  451970435000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                714649                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               697998                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  204988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  185481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  170564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  153605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    9600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   30098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   30347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   30347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       127822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    707.201953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   412.622930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   579.448239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        23239     18.18%     18.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        12641      9.89%     28.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         7767      6.08%     34.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         6230      4.87%     39.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         3361      2.63%     41.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         2924      2.29%     43.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         2628      2.06%     45.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         3652      2.86%     48.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         2156      1.69%     50.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         3143      2.46%     53.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         4254      3.33%     56.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         6072      4.75%     61.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1307      1.02%     62.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          935      0.73%     62.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1000      0.78%     63.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         2185      1.71%     65.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          948      0.74%     66.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         1050      0.82%     66.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         1823      1.43%     68.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         9206      7.20%     75.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         5122      4.01%     79.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         4889      3.82%     83.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         4824      3.77%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537        15341     12.00%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          452      0.35%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665           38      0.03%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           26      0.02%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          222      0.17%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           15      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921           14      0.01%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           16      0.01%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           83      0.06%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           16      0.01%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177            8      0.01%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           15      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           50      0.04%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           13      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           11      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            4      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           37      0.03%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625            8      0.01%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689            2      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            4      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           18      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881            3      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            2      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            1      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073            4      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            1      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            2      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            4      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            1      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521            1      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            4      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            1      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            3      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            4      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905            1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            5      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            3      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       127822                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  32447851750                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             40583924250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3573245000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                4562827500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     45403.90                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                   6384.71                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                56788.61                       # Average memory access latency
system.mem_ctrls.avgRdBW                       101.19                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        98.84                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               101.19                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                98.84                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.09                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.77                       # Average write queue length over time
system.mem_ctrls.readRowHits                   670364                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  614444                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     319945.77                       # Average gap between requests
system.membus.throughput                    200027882                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               51211                       # Transaction distribution
system.membus.trans_dist::ReadResp              51211                       # Transaction distribution
system.membus.trans_dist::Writeback            697998                       # Transaction distribution
system.membus.trans_dist::ReadExReq            663438                       # Transaction distribution
system.membus.trans_dist::ReadExResp           663438                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2127296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2127296                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     90409408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            90409408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               90409408                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          3498315500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3386503750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       226302575                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    171319145                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4991305                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    153419097                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       132563798                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.406321                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         6535956                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          631                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            465055096                       # DTB read hits
system.switch_cpus.dtb.read_misses             144836                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        465199932                       # DTB read accesses
system.switch_cpus.dtb.write_hits           125063120                       # DTB write hits
system.switch_cpus.dtb.write_misses            145320                       # DTB write misses
system.switch_cpus.dtb.write_acv                    2                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       125208440                       # DTB write accesses
system.switch_cpus.dtb.data_hits            590118216                       # DTB hits
system.switch_cpus.dtb.data_misses             290156                       # DTB misses
system.switch_cpus.dtb.data_acv                     2                       # DTB access violations
system.switch_cpus.dtb.data_accesses        590408372                       # DTB accesses
system.switch_cpus.itb.fetch_hits           260206881                       # ITB hits
system.switch_cpus.itb.fetch_misses              1090                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       260207971                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  525                       # Number of system calls
system.switch_cpus.numCycles                903968057                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    263071761                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2190820436                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           226302575                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    139099754                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             393736115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        23260751                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      204794757                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          406                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         7262                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          172                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         260206881                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1873511                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    879824270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.490066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.325180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        486088155     55.25%     55.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         44998777      5.11%     60.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         51357322      5.84%     66.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         19608345      2.23%     68.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         32325758      3.67%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         21248228      2.42%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         16016272      1.82%     76.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12811128      1.46%     77.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        195370285     22.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    879824270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.250344                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.423560                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        304466581                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     166606643                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         328552512                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      62211585                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       17986948                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     45904741                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        226876                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2178735389                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        480301                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       17986948                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        309556366                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        45298324                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     13614200                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         385034208                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     108334223                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2168545413                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2405                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       48068580                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      56657124                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1806371290                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3177223558                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1797737106                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1379486452                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1686180541                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        120190673                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1089403                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       139957                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         237386204                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    474386083                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    127086953                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     25173457                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8584747                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2122645398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       278880                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2081195268                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1401330                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    119992730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     72561424                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1569                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    879824270                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.365467                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.663021                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    126850583     14.42%     14.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    154264496     17.53%     31.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    221602280     25.19%     57.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    177838747     20.21%     77.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    102796103     11.68%     89.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     54560594      6.20%     95.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     30001630      3.41%     98.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      9065887      1.03%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2843950      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    879824270                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1170725      3.12%      3.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          2082      0.01%      3.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     15676762     41.79%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     44.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       16770865     44.71%     89.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3890467     10.37%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          232      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     962996080     46.27%     46.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1462055      0.07%     46.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     46.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    266936746     12.83%     59.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     15362429      0.74%     59.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11343748      0.55%     60.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    230022640     11.05%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          114      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    467406201     22.46%     93.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    125665023      6.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2081195268                       # Type of FU issued
system.switch_cpus.iq.rate                   2.302289                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            37510901                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018024                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3425868838                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1370839054                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1259141103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1655258197                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    872089654                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    808689682                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1277161608                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       841544329                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     29810717                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     32059599                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        72366                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        11711                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4836095                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       135036                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       250916                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       17986948                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         6802622                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1527452                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2140364333                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6578508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     474386083                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    127086953                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       139947                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         857007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         47495                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        11711                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2015093                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2820895                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4835988                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2075320533                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     465200067                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5874733                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              17440055                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            590408511                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        208496826                       # Number of branches executed
system.switch_cpus.iew.exec_stores          125208444                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.295790                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2070701454                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2067830785                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1442094603                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1968313129                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.287504                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.732655                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    123092138                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       277311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4764456                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    861837322                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.340478                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.526450                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    218022610     25.30%     25.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    219560067     25.48%     50.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    156800446     18.19%     68.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     67776587      7.86%     76.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     42860170      4.97%     81.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30926897      3.59%     85.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     19039124      2.21%     87.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     14501111      1.68%     89.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     92350310     10.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    861837322                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2017110886                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2017110886                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              564577318                       # Number of memory references committed
system.switch_cpus.commit.loads             442326460                       # Number of loads committed
system.switch_cpus.commit.membars              138393                       # Number of memory barriers committed
system.switch_cpus.commit.branches          197944349                       # Number of branches committed
system.switch_cpus.commit.fp_insts          791595074                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1461337968                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      6376513                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      92350310                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2909585607                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4298454323                       # The number of ROB writes
system.switch_cpus.timesIdled                  200207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                24143787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.451984                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.451984                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.212468                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.212468                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2021964080                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       993508592                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1048179921                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        749854542                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1225182                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         276900                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              3186                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               282                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.097229                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008606                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  735947336                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  234548372                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         654121.772497                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         274898.399997                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          929020.172494                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  74                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  74                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 9945234.270270                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 3169572.594595                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.758321                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.241679                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1754.777266                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        20868                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        20868                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1          1695                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2           4599                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      2402269                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      2399365                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    709397                       # number of replacements
system.l2.tags.tagsinuse                 31305.818920                       # Cycle average of tags in use
system.l2.tags.total_refs                     4054736                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    741860                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.465635                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    20339.887840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    53.157478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 10838.185334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         74.588268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.620724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.330755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.955378                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst           65                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2975119                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2975184                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1769203                       # number of Writeback hits
system.l2.Writeback_hits::total               1769203                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       328737                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                328737                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst            65                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3303856                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3303921                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           65                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3303856                       # number of overall hits
system.l2.overall_hits::total                 3303921                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          451                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        50760                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 51211                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       663438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              663438                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          451                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       714198                       # number of demand (read+write) misses
system.l2.demand_misses::total                 714649                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          451                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       714198                       # number of overall misses
system.l2.overall_misses::total                714649                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     41040000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   3700059000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3741099000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  60977460750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   60977460750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     41040000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  64677519750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64718559750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     41040000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  64677519750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64718559750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      3025879                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3026395                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1769203                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1769203                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       992175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            992175                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4018054                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4018570                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4018054                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4018570                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.874031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.016775                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.016921                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.668670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.668670                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.874031                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.177747                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177837                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.874031                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.177747                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177837                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 90997.782705                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 72893.203310                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 73052.644940                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 91911.317636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91911.317636                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 90997.782705                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90559.648375                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90559.924872                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 90997.782705                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90559.648375                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90559.924872                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               697998                       # number of writebacks
system.l2.writebacks::total                    697998                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          451                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        50760                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            51211                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       663438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         663438                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       714198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            714649                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       714198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           714649                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     35871000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   3117166000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3153037000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  53363217250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  53363217250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     35871000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  56480383250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56516254250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     35871000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  56480383250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56516254250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.874031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.016775                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.016921                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.668670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.668670                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.874031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.177747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.177837                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.874031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.177747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.177837                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79536.585366                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 61409.889677                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 61569.526078                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80434.369527                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80434.369527                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 79536.585366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 79082.247850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79082.534573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 79536.585366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 79082.247850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79082.534573                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   819536640                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            3026395                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3026395                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1769203                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           992175                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          992175                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9805311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9806343                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    370384448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          370417472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             370417472                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         4663089500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            878000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6197493250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1903968984                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6783593.232729                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6783593.232729                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               351                       # number of replacements
system.cpu.icache.tags.tagsinuse           882.278811                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1260095222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1277                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          986762.115897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   276.353739                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   605.925072                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.269877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.591724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.861600                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    260206152                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       260206152                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    260206152                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        260206152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    260206152                       # number of overall hits
system.cpu.icache.overall_hits::total       260206152                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          724                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           724                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          724                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            724                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          724                       # number of overall misses
system.cpu.icache.overall_misses::total           724                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     61953500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61953500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     61953500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61953500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     61953500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61953500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    260206876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    260206876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    260206876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    260206876                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    260206876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    260206876                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 85571.132597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85571.132597                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 85571.132597                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85571.132597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 85571.132597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85571.132597                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1844                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          429                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   115.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          429                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          208                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          208                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          208                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          208                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          208                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          208                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          516                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     41694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     41694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     41694500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41694500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 80803.294574                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80803.294574                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 80803.294574                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80803.294574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 80803.294574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80803.294574                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           80                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            4                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.078125                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.003906                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1          815959687                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           91677578                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 10959999.912187                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 1252728.000078                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  12212727.912265                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          381                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          381                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 2141626.475066                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 240623.564304                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.898993                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.101007                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      60.712832                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         1524                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         1524                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         4134                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        24822                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        28956                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       359664                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       359664                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    10.850394                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           4004902                       # number of replacements
system.cpu.dcache.tags.tagsinuse           948.114829                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           546579092                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4005846                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            136.445358                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   942.862430                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     5.252398                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.920764                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.005129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.925893                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    425745253                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       425745253                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    116416603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      116416603                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       138134                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       138134                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       138393                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       138393                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    542161856                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        542161856                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    542161856                       # number of overall hits
system.cpu.dcache.overall_hits::total       542161856                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      9187272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9187272                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5695859                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5695859                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          259                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          259                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     14883131                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14883131                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     14883131                       # number of overall misses
system.cpu.dcache.overall_misses::total      14883131                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  55945291250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55945291250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 395684858686                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 395684858686                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      3229250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3229250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 451630149936                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 451630149936                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 451630149936                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 451630149936                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    434932525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    434932525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    557044987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    557044987                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    557044987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    557044987                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.021123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021123                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.046644                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046644                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.001871                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001871                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.026718                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026718                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.026718                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026718                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  6089.434519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6089.434519                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 69468.864782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69468.864782                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 12468.146718                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12468.146718                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30345.103455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30345.103455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30345.103455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30345.103455                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     26450998                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        30918                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            233330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              80                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   113.363039                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   386.475000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1769203                       # number of writebacks
system.cpu.dcache.writebacks::total           1769203                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      6161543                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6161543                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4703685                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4703685                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          108                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     10865228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10865228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     10865228                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10865228                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3025729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3025729                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       992174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       992174                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          151                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          151                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4017903                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4017903                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4017903                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4017903                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  13427891500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13427891500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  62691073957                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  62691073957                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      2171250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2171250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  76118965457                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  76118965457                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  76118965457                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  76118965457                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.008125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.001091                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001091                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.007213                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007213                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.007213                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007213                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4437.902899                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4437.902899                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 63185.564182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63185.564182                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 14379.139073                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14379.139073                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 18944.948511                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18944.948511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 18944.948511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18944.948511                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
