<?xml version="1.0" ?>
<architecture>
  <models>
    <model name="io">
      <input_ports>
        <port name="outpad"/>
      </input_ports>
      <output_ports>
        <port name="inpad"/>
      </output_ports>
    </model>
  </models>
  <tiles>
    <tile name="io" area="1">
      <sub_tile name="io" capacity="8">
        <equivalent_sites>
          <site pb_type="io"/>
        </equivalent_sites>
      </sub_tile>
    </tile>
    <tile name="clb" area="1">
      <input name="I" num_pins="10"/>
      <output name="O" num_pins="4"/>
      <clock name="clk" num_pins="1"/>
      <fc in_type="fractional" in_val="0.15" out_type="fractional" out_val="0.10"/>
      <sub_tile name="clb" capacity="4">
        <equivalent_sites>
          <site pb_type="clb"/>
        </equivalent_sites>
      </sub_tile>
    </tile>
  </tiles>
  <layout>
    <fixed_layout name="grid141" width="141" height="141">
      <perimeter type="io" priority="100"/>
      <corners type="EMPTY" priority="101"/>
      <fill type="clb" priority="10"/>
    </fixed_layout>
  </layout>
  <device>
    <sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
    <area grid_logic_tile_area="0"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.0"/>
      <y distr="delta" peak="2.0" xpeak="0.5" dc="1.0"/>
    </chan_width_distr>
    <switch_block type="wilton" fs="3"/>
    <connection_block input_switch_name="ipin_cblock"/>
  </device>
  <switchlist>
    <switch name="L4_driver" type="tristate" R="0.0" Cin="0.0" Cout="0.0" Tdel="185e-12"/>
  </switchlist>
  <segmentlist>
    <segment name="L4" freq="1.0" length="4" type="unidir" Rmetal="100" Cmetal="2.5e-15">
      <mux name="L4_driver"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
  </segmentlist>
  <complexblocklist>
    <pb_type name="clb">
      <input name="I[0:9]"/>
      <output name="O[0:3]"/>
      <clock name="clk"/>
      <mode name="normal">
        <pb_type name="lut4" blif_model=".names">
          <input name="in[0:3]"/>
          <output name="out[0:0]"/>
        </pb_type>
        <pb_type name="ff" blif_model=".latch">
          <input name="D"/>
          <output name="Q"/>
          <clock name="clk"/>
          <T_setup port="D" clock="clk" value="50e-12"/>
          <T_hold port="D" clock="clk" value="0"/>
          <T_clock_to_Q port="Q" clock="clk" max="80e-12" min="50e-12"/>
        </pb_type>
        <interconnect>
          <complete name="clb.I-&gt;lut.in" input="clb.I" output="lut4.in"/>
          <direct name="lut.out-&gt;ff.D" input="lut4.out" output="ff.D"/>
          <direct name="ff.Q-&gt;clb.O" input="ff.Q" output="clb.O"/>
          <delay_constant in_port="lut4.out" out_port="ff.D" max="20e-12" min="10e-12"/>
        </interconnect>
      </mode>
    </pb_type>
  </complexblocklist>
</architecture>
