Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin32) Build 1071353 Tue Nov 18 16:37:30 MST 2014
| Date              : Sun Apr 23 11:00:41 2017
| Host              : delld610 running 32-bit Linux Mint 17.2 Rafaela
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -rpx System_wrapper_timing_summary_routed.rpx
| Design            : System_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 171 register/latch pins with no clock driven by root clock pin: System_i/ac_interface_0/inst/AC_BCLK_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/ac_interface_0/inst/AC_LRCLK_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/ac_interface_0/inst/lrclkDivCounter_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/ac_interface_0/inst/lrclkDivCounter_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/ac_interface_0/inst/lrclkDivCounter_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/ac_interface_0/inst/lrclkDivCounter_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/ac_interface_0/inst/lrclkDivCounter_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/ac_interface_0/inst/lrclkDivCounter_reg[5]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/ac_interface_0/inst/lrclkDivCounter_reg[6]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/ac_interface_0/inst/lrclkDivCounter_reg[7]/C (HIGH)

 There are 233 register/latch pins with no clock driven by root clock pin: System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 621 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.460      -26.011                     12                17876        0.012        0.000                      0                17876        3.692        0.000                       0                 10089  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
System_i/clk_wiz_0/U0/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_System_clk_wiz_0_0  {0.000 3.846}        7.692           130.000         
  clk_out2_System_clk_wiz_0_0  {0.000 40.865}       81.731          12.235          
  clk_out3_System_clk_wiz_0_0  {0.000 31.250}       62.500          16.000          
  clkfbout_System_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          
clk_fpga_0                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
System_i/clk_wiz_0/U0/clk_in1                                                                                                                                                    8.751        0.000                       0                     1  
  clk_out1_System_clk_wiz_0_0                                                                                                                                                    3.692        0.000                       0                     3  
  clk_out2_System_clk_wiz_0_0       79.106        0.000                      0                    9        0.181        0.000                      0                    9       40.365        0.000                       0                    11  
  clk_out3_System_clk_wiz_0_0       60.692        0.000                      0                    4        0.307        0.000                      0                    4       30.750        0.000                       0                     6  
  clkfbout_System_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  
clk_fpga_0                           0.767        0.000                      0                17668        0.012        0.000                      0                17668        3.750        0.000                       0                 10065  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_System_clk_wiz_0_0  clk_fpga_0                        -2.460      -26.011                     12                   12        0.058        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.876        0.000                      0                  195        0.220        0.000                      0                  195  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  System_i/clk_wiz_0/U0/clk_in1
  To Clock:  System_i/clk_wiz_0/U0/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         System_i/clk_wiz_0/U0/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/clk_wiz_0/U0/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                         
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_System_clk_wiz_0_0
  To Clock:  clk_out1_System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.692ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_System_clk_wiz_0_0
Waveform:           { 0 3.84615 }
Period:             7.692
Sources:            { System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                           
Min Period  n/a     XADC/DCLK           n/a            4.000     7.692   3.692    XADC_X0Y0        System_i/xadc_channel_14_0/U0/XADC_inst/DCLK  
Min Period  n/a     BUFG/I              n/a            2.155     7.692   5.537    BUFGCTRL_X0Y3    System_i/clk_wiz_0/U0/clkout1_buf/I           
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     7.692   6.443    MMCME2_ADV_X0Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0   
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   7.692   205.668  MMCME2_ADV_X0Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0   



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_System_clk_wiz_0_0
  To Clock:  clk_out2_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       79.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.106ns  (required time - arrival time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.731ns  (clk_out2_System_clk_wiz_0_0 rise@81.731ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.842ns (34.837%)  route 1.575ns (65.163%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 84.404 - 81.731 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.331     2.331    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.455 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.616     3.071    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.419     3.490 f  System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/Q
                         net (fo=7, routed)           0.901     4.391    System_i/ac_interface_0/inst/bclkDivCounter[1]
    SLICE_X26Y51         LUT6 (Prop_lut6_I3_O)        0.299     4.690 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_3/O
                         net (fo=2, routed)           0.674     5.364    System_i/ac_interface_0/inst/n_0_bclkDivCounter[7]_i_3
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.488 r  System_i/ac_interface_0/inst/bclkDivCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     5.488    System_i/ac_interface_0/inst/bclkDivCounter_0[6]
    SLICE_X26Y51         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                     81.731    81.731 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    81.731 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    83.218    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    80.041 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    81.640    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.731 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.025    83.756    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.100    83.856 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.548    84.404    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y51                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/C
                         clock pessimism              0.329    84.734    
                         clock uncertainty           -0.168    84.565    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)        0.029    84.594    System_i/ac_interface_0/inst/bclkDivCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         84.594    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 79.106    

Slack (MET) :             79.124ns  (required time - arrival time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.731ns  (clk_out2_System_clk_wiz_0_0 rise@81.731ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.870ns (35.583%)  route 1.575ns (64.417%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 84.404 - 81.731 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.331     2.331    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.455 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.616     3.071    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.419     3.490 f  System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/Q
                         net (fo=7, routed)           0.901     4.391    System_i/ac_interface_0/inst/bclkDivCounter[1]
    SLICE_X26Y51         LUT6 (Prop_lut6_I3_O)        0.299     4.690 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_3/O
                         net (fo=2, routed)           0.674     5.364    System_i/ac_interface_0/inst/n_0_bclkDivCounter[7]_i_3
    SLICE_X26Y51         LUT3 (Prop_lut3_I1_O)        0.152     5.516 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_1/O
                         net (fo=1, routed)           0.000     5.516    System_i/ac_interface_0/inst/bclkDivCounter_0[7]
    SLICE_X26Y51         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                     81.731    81.731 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    81.731 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    83.218    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    80.041 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    81.640    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.731 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.025    83.756    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.100    83.856 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.548    84.404    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y51                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[7]/C
                         clock pessimism              0.329    84.734    
                         clock uncertainty           -0.168    84.565    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)        0.075    84.640    System_i/ac_interface_0/inst/bclkDivCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         84.640    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                 79.124    

Slack (MET) :             79.129ns  (required time - arrival time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/AC_BCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.731ns  (clk_out2_System_clk_wiz_0_0 rise@81.731ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.840ns (34.117%)  route 1.622ns (65.883%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 84.386 - 81.731 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.331     2.331    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.455 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.616     3.071    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.419     3.490 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/Q
                         net (fo=4, routed)           0.847     4.338    System_i/ac_interface_0/inst/bclkDivCounter[4]
    SLICE_X26Y51         LUT6 (Prop_lut6_I2_O)        0.297     4.635 r  System_i/ac_interface_0/inst/bclkDivCounter[1]_i_2/O
                         net (fo=2, routed)           0.775     5.409    System_i/ac_interface_0/inst/n_0_bclkDivCounter[1]_i_2
    SLICE_X26Y50         LUT4 (Prop_lut4_I2_O)        0.124     5.533 r  System_i/ac_interface_0/inst/AC_BCLK_i_1/O
                         net (fo=1, routed)           0.000     5.533    System_i/ac_interface_0/inst/n_0_AC_BCLK_i_1
    SLICE_X26Y50         FDRE                                         r  System_i/ac_interface_0/inst/AC_BCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                     81.731    81.731 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    81.731 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    83.218    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    80.041 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    81.640    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.731 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.025    83.756    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.100    83.856 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.529    84.386    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/AC_BCLK_reg/C
                         clock pessimism              0.416    84.802    
                         clock uncertainty           -0.168    84.634    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.029    84.663    System_i/ac_interface_0/inst/AC_BCLK_reg
  -------------------------------------------------------------------
                         required time                         84.663    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                 79.129    

Slack (MET) :             79.149ns  (required time - arrival time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.731ns  (clk_out2_System_clk_wiz_0_0 rise@81.731ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.866ns (34.805%)  route 1.622ns (65.195%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 84.386 - 81.731 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.331     2.331    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.455 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.616     3.071    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.419     3.490 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/Q
                         net (fo=4, routed)           0.847     4.338    System_i/ac_interface_0/inst/bclkDivCounter[4]
    SLICE_X26Y51         LUT6 (Prop_lut6_I2_O)        0.297     4.635 r  System_i/ac_interface_0/inst/bclkDivCounter[1]_i_2/O
                         net (fo=2, routed)           0.775     5.409    System_i/ac_interface_0/inst/n_0_bclkDivCounter[1]_i_2
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.150     5.559 r  System_i/ac_interface_0/inst/bclkDivCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.559    System_i/ac_interface_0/inst/bclkDivCounter_0[1]
    SLICE_X26Y50         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                     81.731    81.731 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    81.731 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    83.218    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    80.041 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    81.640    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.731 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.025    83.756    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.100    83.856 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.529    84.386    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/C
                         clock pessimism              0.416    84.802    
                         clock uncertainty           -0.168    84.634    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.075    84.709    System_i/ac_interface_0/inst/bclkDivCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         84.709    
                         arrival time                          -5.559    
  -------------------------------------------------------------------
                         slack                                 79.149    

Slack (MET) :             79.794ns  (required time - arrival time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.731ns  (clk_out2_System_clk_wiz_0_0 rise@81.731ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.746ns (40.461%)  route 1.098ns (59.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 84.386 - 81.731 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.331     2.331    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.455 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.616     3.071    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.419     3.490 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/Q
                         net (fo=7, routed)           1.098     4.588    System_i/ac_interface_0/inst/bclkDivCounter[1]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.327     4.915 r  System_i/ac_interface_0/inst/bclkDivCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.915    System_i/ac_interface_0/inst/bclkDivCounter_0[2]
    SLICE_X26Y50         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                     81.731    81.731 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    81.731 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    83.218    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    80.041 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    81.640    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.731 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.025    83.756    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.100    83.856 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.529    84.386    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/C
                         clock pessimism              0.416    84.802    
                         clock uncertainty           -0.168    84.634    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.075    84.709    System_i/ac_interface_0/inst/bclkDivCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         84.709    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                 79.794    

Slack (MET) :             79.943ns  (required time - arrival time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.731ns  (clk_out2_System_clk_wiz_0_0 rise@81.731ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.580ns (35.142%)  route 1.070ns (64.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 84.404 - 81.731 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.331     2.331    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.455 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.635     3.090    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y51                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.456     3.546 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[5]/Q
                         net (fo=3, routed)           1.070     4.616    System_i/ac_interface_0/inst/bclkDivCounter[5]
    SLICE_X26Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.740 r  System_i/ac_interface_0/inst/bclkDivCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     4.740    System_i/ac_interface_0/inst/bclkDivCounter_0[5]
    SLICE_X26Y51         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                     81.731    81.731 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    81.731 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    83.218    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    80.041 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    81.640    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.731 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.025    83.756    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.100    83.856 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.548    84.404    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y51                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[5]/C
                         clock pessimism              0.416    84.821    
                         clock uncertainty           -0.168    84.652    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)        0.031    84.683    System_i/ac_interface_0/inst/bclkDivCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         84.683    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                 79.943    

Slack (MET) :             80.203ns  (required time - arrival time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.731ns  (clk_out2_System_clk_wiz_0_0 rise@81.731ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.746ns (52.007%)  route 0.688ns (47.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 84.386 - 81.731 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.331     2.331    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.455 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.616     3.071    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.419     3.490 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/Q
                         net (fo=4, routed)           0.688     4.179    System_i/ac_interface_0/inst/bclkDivCounter[4]
    SLICE_X26Y50         LUT5 (Prop_lut5_I4_O)        0.327     4.506 r  System_i/ac_interface_0/inst/bclkDivCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     4.506    System_i/ac_interface_0/inst/bclkDivCounter_0[4]
    SLICE_X26Y50         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                     81.731    81.731 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    81.731 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    83.218    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    80.041 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    81.640    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.731 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.025    83.756    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.100    83.856 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.529    84.386    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/C
                         clock pessimism              0.416    84.802    
                         clock uncertainty           -0.168    84.634    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.075    84.709    System_i/ac_interface_0/inst/bclkDivCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         84.709    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                 80.203    

Slack (MET) :             80.286ns  (required time - arrival time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.731ns  (clk_out2_System_clk_wiz_0_0 rise@81.731ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.580ns (44.363%)  route 0.727ns (55.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 84.386 - 81.731 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.331     2.331    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.455 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.616     3.071    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.456     3.527 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/Q
                         net (fo=8, routed)           0.727     4.255    System_i/ac_interface_0/inst/bclkDivCounter[0]
    SLICE_X26Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.379 r  System_i/ac_interface_0/inst/bclkDivCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     4.379    System_i/ac_interface_0/inst/bclkDivCounter_0[3]
    SLICE_X26Y50         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                     81.731    81.731 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    81.731 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    83.218    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    80.041 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    81.640    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.731 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.025    83.756    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.100    83.856 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.529    84.386    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/C
                         clock pessimism              0.416    84.802    
                         clock uncertainty           -0.168    84.634    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.031    84.665    System_i/ac_interface_0/inst/bclkDivCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         84.665    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                 80.286    

Slack (MET) :             80.319ns  (required time - arrival time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.731ns  (clk_out2_System_clk_wiz_0_0 rise@81.731ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.580ns (45.499%)  route 0.695ns (54.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 84.386 - 81.731 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.331     2.331    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.455 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.616     3.071    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.456     3.527 f  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/Q
                         net (fo=8, routed)           0.695     4.222    System_i/ac_interface_0/inst/bclkDivCounter[0]
    SLICE_X26Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.346 r  System_i/ac_interface_0/inst/bclkDivCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.346    System_i/ac_interface_0/inst/bclkDivCounter_0[0]
    SLICE_X26Y50         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                     81.731    81.731 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    81.731 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    83.218    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    80.041 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    81.640    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.731 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           2.025    83.756    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.100    83.856 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.529    84.386    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C
                         clock pessimism              0.416    84.802    
                         clock uncertainty           -0.168    84.634    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.031    84.665    System_i/ac_interface_0/inst/bclkDivCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         84.665    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                 80.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_System_clk_wiz_0_0 rise@0.000ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.095%)  route 0.146ns (43.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           0.787     0.787    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.832 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.236     1.069    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141     1.210 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/Q
                         net (fo=5, routed)           0.146     1.355    System_i/ac_interface_0/inst/bclkDivCounter[3]
    SLICE_X26Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.400 r  System_i/ac_interface_0/inst/bclkDivCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.400    System_i/ac_interface_0/inst/bclkDivCounter_0[5]
    SLICE_X26Y51         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           1.108     1.108    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.164 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.295     1.459    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y51                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[5]/C
                         clock pessimism             -0.331     1.127    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.092     1.219    System_i/ac_interface_0/inst/bclkDivCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_System_clk_wiz_0_0 rise@0.000ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           0.787     0.787    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.832 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.256     1.088    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y51                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.141     1.229 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/Q
                         net (fo=3, routed)           0.185     1.414    System_i/ac_interface_0/inst/bclkDivCounter[6]
    SLICE_X26Y51         LUT3 (Prop_lut3_I0_O)        0.042     1.456 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.456    System_i/ac_interface_0/inst/bclkDivCounter_0[7]
    SLICE_X26Y51         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           1.108     1.108    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.164 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.295     1.459    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y51                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[7]/C
                         clock pessimism             -0.370     1.088    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.107     1.195    System_i/ac_interface_0/inst/bclkDivCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_System_clk_wiz_0_0 rise@0.000ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.232ns (60.301%)  route 0.153ns (39.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           0.787     0.787    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.832 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.236     1.069    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.128     1.197 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/Q
                         net (fo=6, routed)           0.153     1.350    System_i/ac_interface_0/inst/bclkDivCounter[2]
    SLICE_X26Y50         LUT5 (Prop_lut5_I3_O)        0.104     1.454 r  System_i/ac_interface_0/inst/bclkDivCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.454    System_i/ac_interface_0/inst/bclkDivCounter_0[4]
    SLICE_X26Y50         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           1.108     1.108    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.164 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.275     1.439    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/C
                         clock pessimism             -0.370     1.069    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.107     1.176    System_i/ac_interface_0/inst/bclkDivCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_System_clk_wiz_0_0 rise@0.000ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           0.787     0.787    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.832 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.256     1.088    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y51                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.141     1.229 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/Q
                         net (fo=3, routed)           0.185     1.414    System_i/ac_interface_0/inst/bclkDivCounter[6]
    SLICE_X26Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.459 r  System_i/ac_interface_0/inst/bclkDivCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.459    System_i/ac_interface_0/inst/bclkDivCounter_0[6]
    SLICE_X26Y51         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           1.108     1.108    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.164 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.295     1.459    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y51                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/C
                         clock pessimism             -0.370     1.088    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.091     1.179    System_i/ac_interface_0/inst/bclkDivCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 System_i/ac_interface_0/inst/AC_BCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/AC_BCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_System_clk_wiz_0_0 rise@0.000ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           0.787     0.787    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.832 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.236     1.069    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/AC_BCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141     1.210 r  System_i/ac_interface_0/inst/AC_BCLK_reg/Q
                         net (fo=2, routed)           0.187     1.397    System_i/ac_interface_0/inst/AC_BCLK__0
    SLICE_X26Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.442 r  System_i/ac_interface_0/inst/AC_BCLK_i_1/O
                         net (fo=1, routed)           0.000     1.442    System_i/ac_interface_0/inst/n_0_AC_BCLK_i_1
    SLICE_X26Y50         FDRE                                         r  System_i/ac_interface_0/inst/AC_BCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           1.108     1.108    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.164 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.275     1.439    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/AC_BCLK_reg/C
                         clock pessimism             -0.370     1.069    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.091     1.160    System_i/ac_interface_0/inst/AC_BCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_System_clk_wiz_0_0 rise@0.000ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.672%)  route 0.153ns (40.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           0.787     0.787    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.832 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.236     1.069    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.128     1.197 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/Q
                         net (fo=6, routed)           0.153     1.350    System_i/ac_interface_0/inst/bclkDivCounter[2]
    SLICE_X26Y50         LUT4 (Prop_lut4_I0_O)        0.098     1.448 r  System_i/ac_interface_0/inst/bclkDivCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.448    System_i/ac_interface_0/inst/bclkDivCounter_0[3]
    SLICE_X26Y50         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           1.108     1.108    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.164 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.275     1.439    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/C
                         clock pessimism             -0.370     1.069    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.092     1.161    System_i/ac_interface_0/inst/bclkDivCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_System_clk_wiz_0_0 rise@0.000ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.185ns (42.039%)  route 0.255ns (57.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           0.787     0.787    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.832 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.236     1.069    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141     1.210 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/Q
                         net (fo=8, routed)           0.255     1.465    System_i/ac_interface_0/inst/bclkDivCounter[0]
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.044     1.509 r  System_i/ac_interface_0/inst/bclkDivCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.509    System_i/ac_interface_0/inst/bclkDivCounter_0[1]
    SLICE_X26Y50         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           1.108     1.108    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.164 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.275     1.439    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/C
                         clock pessimism             -0.370     1.069    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.107     1.176    System_i/ac_interface_0/inst/bclkDivCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_System_clk_wiz_0_0 rise@0.000ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.184ns (41.558%)  route 0.259ns (58.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           0.787     0.787    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.832 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.236     1.069    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141     1.210 r  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/Q
                         net (fo=8, routed)           0.259     1.469    System_i/ac_interface_0/inst/bclkDivCounter[0]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.043     1.512 r  System_i/ac_interface_0/inst/bclkDivCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.512    System_i/ac_interface_0/inst/bclkDivCounter_0[2]
    SLICE_X26Y50         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           1.108     1.108    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.164 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.275     1.439    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/C
                         clock pessimism             -0.370     1.069    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.107     1.176    System_i/ac_interface_0/inst/bclkDivCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Destination:            System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_System_clk_wiz_0_0  {rise@0.000ns fall@40.865ns period=81.731ns})
  Path Group:             clk_out2_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_System_clk_wiz_0_0 rise@0.000ns - clk_out2_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.821%)  route 0.259ns (58.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           0.787     0.787    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.832 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.236     1.069    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141     1.210 f  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/Q
                         net (fo=8, routed)           0.259     1.469    System_i/ac_interface_0/inst/bclkDivCounter[0]
    SLICE_X26Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.514 r  System_i/ac_interface_0/inst/bclkDivCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.514    System_i/ac_interface_0/inst/bclkDivCounter_0[0]
    SLICE_X26Y50         FDRE                                         r  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=2, routed)           1.108     1.108    System_i/ac_interface_0/inst/mclk
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.164 r  System_i/ac_interface_0/inst/bclkDivCounter[7]_i_2/O
                         net (fo=9, routed)           0.275     1.439    System_i/ac_interface_0/inst/mclk_internal
    SLICE_X26Y50                                                      r  System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C
                         clock pessimism             -0.370     1.069    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.092     1.161    System_i/ac_interface_0/inst/bclkDivCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_System_clk_wiz_0_0
Waveform:           { 0 40.8654 }
Period:             81.731
Sources:            { System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                   
Min Period        n/a     BUFG/I              n/a            2.155     81.731  79.576   BUFGCTRL_X0Y2    System_i/clk_wiz_0/U0/clkout2_buf/I                   
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     81.731  80.482   MMCME2_ADV_X0Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1           
Min Period        n/a     FDRE/C              n/a            1.000     81.731  80.731   SLICE_X26Y50     System_i/ac_interface_0/inst/AC_BCLK_reg/C            
Min Period        n/a     FDRE/C              n/a            1.000     81.731  80.731   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.731  80.731   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.731  80.731   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.731  80.731   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.731  80.731   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.731  80.731   SLICE_X26Y51     System_i/ac_interface_0/inst/bclkDivCounter_reg[5]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.731  80.731   SLICE_X26Y51     System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/C  
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   81.731  131.629  MMCME2_ADV_X0Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/AC_BCLK_reg/C            
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[4]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y51     System_i/ac_interface_0/inst/bclkDivCounter_reg[5]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y51     System_i/ac_interface_0/inst/bclkDivCounter_reg[6]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y51     System_i/ac_interface_0/inst/bclkDivCounter_reg[7]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/AC_BCLK_reg/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/AC_BCLK_reg/C            
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/AC_BCLK_reg/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[0]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[1]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[2]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.865  40.365   SLICE_X26Y50     System_i/ac_interface_0/inst/bclkDivCounter_reg[3]/C  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_System_clk_wiz_0_0
  To Clock:  clk_out3_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       60.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.692ns  (required time - arrival time)
  Source:                 System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_System_clk_wiz_0_0 rise@62.500ns - clk_out3_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 1.220ns (71.358%)  route 0.490ns (28.642%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 63.991 - 62.500 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           1.664     1.664    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.490     2.610    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     3.374 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     3.374    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[3]
    SLICE_X18Y50         FDRE                                         r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    63.987    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.178    60.810 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    62.409    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    62.500 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           1.491    63.991    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.173    64.164    
                         clock uncertainty           -0.160    64.004    
    SLICE_X18Y50         FDRE (Setup_fdre_C_D)        0.062    64.066    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         64.066    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                 60.692    

Slack (MET) :             60.752ns  (required time - arrival time)
  Source:                 System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_System_clk_wiz_0_0 rise@62.500ns - clk_out3_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 1.160ns (70.316%)  route 0.490ns (29.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 63.991 - 62.500 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           1.664     1.664    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.490     2.610    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.314 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     3.314    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[2]
    SLICE_X18Y50         FDRE                                         r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    63.987    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.178    60.810 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    62.409    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    62.500 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           1.491    63.991    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.173    64.164    
                         clock uncertainty           -0.160    64.004    
    SLICE_X18Y50         FDRE (Setup_fdre_C_D)        0.062    64.066    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         64.066    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                 60.752    

Slack (MET) :             60.888ns  (required time - arrival time)
  Source:                 System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_System_clk_wiz_0_0 rise@62.500ns - clk_out3_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 1.004ns (66.332%)  route 0.510ns (33.668%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 63.991 - 62.500 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           1.664     1.664    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.456     2.120 f  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.510     2.630    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X18Y50         LUT1 (Prop_lut1_I0_O)        0.124     2.754 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     2.754    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/n_8_i_q.i_simple.qreg
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.178 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.178    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[1]
    SLICE_X18Y50         FDRE                                         r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    63.987    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.178    60.810 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    62.409    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    62.500 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           1.491    63.991    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.173    64.164    
                         clock uncertainty           -0.160    64.004    
    SLICE_X18Y50         FDRE (Setup_fdre_C_D)        0.062    64.066    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         64.066    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 60.888    

Slack (MET) :             61.065ns  (required time - arrival time)
  Source:                 System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_System_clk_wiz_0_0 rise@62.500ns - clk_out3_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.827ns (61.873%)  route 0.510ns (38.127%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 63.991 - 62.500 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677     1.677    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           1.664     1.664    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.456     2.120 f  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.510     2.630    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X18Y50         LUT1 (Prop_lut1_I0_O)        0.124     2.754 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     2.754    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/n_8_i_q.i_simple.qreg
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.001 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.001    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[0]
    SLICE_X18Y50         FDRE                                         r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.487    63.987    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.178    60.810 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    62.409    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    62.500 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           1.491    63.991    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.173    64.164    
                         clock uncertainty           -0.160    64.004    
    SLICE_X18Y50         FDRE (Setup_fdre_C_D)        0.062    64.066    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         64.066    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 61.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_System_clk_wiz_0_0 rise@0.000ns - clk_out3_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.252ns (61.142%)  route 0.160ns (38.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           0.562     0.562    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=234, routed)         0.160     0.863    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.974 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.974    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[2]
    SLICE_X18Y50         FDRE                                         r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           0.831     0.831    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105     0.667    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_System_clk_wiz_0_0 rise@0.000ns - clk_out3_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.102%)  route 0.174ns (40.898%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           0.562     0.562    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.174     0.876    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.986 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.986    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[1]
    SLICE_X18Y50         FDRE                                         r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           0.831     0.831    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105     0.667    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_System_clk_wiz_0_0 rise@0.000ns - clk_out3_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           0.562     0.562    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.173     0.875    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X18Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.920 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     0.920    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/n_8_i_q.i_simple.qreg
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.990 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.990    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[0]
    SLICE_X18Y50         FDRE                                         r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           0.831     0.831    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105     0.667    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_System_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_System_clk_wiz_0_0 rise@0.000ns - clk_out3_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.285ns (64.022%)  route 0.160ns (35.978%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           0.562     0.562    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=234, routed)         0.160     0.863    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.007 r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.007    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[3]
    SLICE_X18Y50         FDRE                                         r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.812     0.812    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/U0/clkout3_buf/O
                         net (fo=4, routed)           0.831     0.831    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y50                                                      r  System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105     0.667    System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_System_clk_wiz_0_0
Waveform:           { 0 31.25 }
Period:             62.500
Sources:            { System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                  
Min Period        n/a     BUFG/I              n/a            2.155     62.500  60.345   BUFGCTRL_X0Y5    System_i/clk_wiz_0/U0/clkout3_buf/I                                                                                                                                                  
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     62.500  61.251   MMCME2_ADV_X0Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2                                                                                                                                          
Min Period        n/a     FDRE/C              n/a            1.000     62.500  61.500   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C  
Min Period        n/a     FDRE/C              n/a            1.000     62.500  61.500   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C  
Min Period        n/a     FDRE/C              n/a            1.000     62.500  61.500   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C  
Min Period        n/a     FDRE/C              n/a            1.000     62.500  61.500   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C  
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   62.500  150.860  MMCME2_ADV_X0Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT2                                                                                                                                          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     31.250  30.750   SLICE_X18Y50     System_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_System_clk_wiz_0_0
  To Clock:  clkfbout_System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_System_clk_wiz_0_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                           
Min Period  n/a     BUFG/I               n/a            2.155     50.000  47.845   BUFGCTRL_X0Y6    System_i/clk_wiz_0/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   50.000  50.000   MMCME2_ADV_X0Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   50.000  163.360  MMCME2_ADV_X0Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.085ns  (logic 5.164ns (56.840%)  route 3.921ns (43.160%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.671     2.979    System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X32Y38                                                      r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/Q
                         net (fo=24, routed)          1.635     5.092    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X37Y53         LUT4 (Prop_lut4_I1_O)        0.295     5.387 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.387    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig160_out
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.919 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.muxcy0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.978     7.210    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_4[11]
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.306     7.516 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     7.516    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.066 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.066    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_17
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.379 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_17/O[3]
                         net (fo=1, routed)           0.832     9.211    System_i/mult_gen_0/U0/i_mult/plusOp34[15]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.306     9.517 r  System_i/mult_gen_0/U0/i_mult/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_10/O
                         net (fo=1, routed)           0.000     9.517    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/I3[1]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.067    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.401 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_2/O[1]
                         net (fo=2, routed)           0.476    10.877    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[21]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    11.180 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][27]_i_5/O
                         net (fo=1, routed)           0.000    11.180    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][27]_i_5
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.730 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.064 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.064    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[21]
    SLICE_X31Y47         FDRE                                         r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.500    12.692    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y47                                                      r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
                         clock pessimism              0.231    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)        0.062    12.831    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 5.141ns (56.730%)  route 3.921ns (43.270%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.671     2.979    System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X32Y38                                                      r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/Q
                         net (fo=24, routed)          1.635     5.092    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X37Y53         LUT4 (Prop_lut4_I1_O)        0.295     5.387 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.387    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig160_out
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.919 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.muxcy0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.978     7.210    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_4[11]
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.306     7.516 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     7.516    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.066 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.066    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_17
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.379 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_17/O[3]
                         net (fo=1, routed)           0.832     9.211    System_i/mult_gen_0/U0/i_mult/plusOp34[15]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.306     9.517 r  System_i/mult_gen_0/U0/i_mult/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_10/O
                         net (fo=1, routed)           0.000     9.517    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/I3[1]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.067    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.401 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_2/O[1]
                         net (fo=2, routed)           0.476    10.877    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[21]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    11.180 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][27]_i_5/O
                         net (fo=1, routed)           0.000    11.180    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][27]_i_5
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.730 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311    12.041 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.041    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[23]
    SLICE_X31Y47         FDRE                                         r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.500    12.692    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y47                                                      r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism              0.231    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)        0.062    12.831    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 5.069ns (56.384%)  route 3.921ns (43.616%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.671     2.979    System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X32Y38                                                      r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/Q
                         net (fo=24, routed)          1.635     5.092    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X37Y53         LUT4 (Prop_lut4_I1_O)        0.295     5.387 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.387    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig160_out
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.919 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.muxcy0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.978     7.210    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_4[11]
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.306     7.516 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     7.516    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.066 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.066    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_17
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.379 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_17/O[3]
                         net (fo=1, routed)           0.832     9.211    System_i/mult_gen_0/U0/i_mult/plusOp34[15]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.306     9.517 r  System_i/mult_gen_0/U0/i_mult/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_10/O
                         net (fo=1, routed)           0.000     9.517    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/I3[1]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.067    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.401 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_2/O[1]
                         net (fo=2, routed)           0.476    10.877    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[21]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    11.180 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][27]_i_5/O
                         net (fo=1, routed)           0.000    11.180    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][27]_i_5
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.730 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.969 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.969    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[22]
    SLICE_X31Y47         FDRE                                         r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.500    12.692    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y47                                                      r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/C
                         clock pessimism              0.231    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)        0.062    12.831    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 5.053ns (56.306%)  route 3.921ns (43.694%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.671     2.979    System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X32Y38                                                      r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/Q
                         net (fo=24, routed)          1.635     5.092    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X37Y53         LUT4 (Prop_lut4_I1_O)        0.295     5.387 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.387    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig160_out
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.919 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.muxcy0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.978     7.210    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_4[11]
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.306     7.516 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     7.516    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.066 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.066    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_17
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.379 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_17/O[3]
                         net (fo=1, routed)           0.832     9.211    System_i/mult_gen_0/U0/i_mult/plusOp34[15]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.306     9.517 r  System_i/mult_gen_0/U0/i_mult/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_10/O
                         net (fo=1, routed)           0.000     9.517    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/I3[1]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.067    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.401 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_2/O[1]
                         net (fo=2, routed)           0.476    10.877    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[21]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    11.180 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][27]_i_5/O
                         net (fo=1, routed)           0.000    11.180    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][27]_i_5
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.730 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.730    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.953 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.953    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[20]
    SLICE_X31Y47         FDRE                                         r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.500    12.692    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y47                                                      r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/C
                         clock pessimism              0.231    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)        0.062    12.831    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 5.033ns (56.308%)  route 3.905ns (43.692%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.671     2.979    System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X32Y38                                                      r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/Q
                         net (fo=24, routed)          1.635     5.092    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X37Y53         LUT4 (Prop_lut4_I1_O)        0.295     5.387 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.387    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig160_out
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.919 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.muxcy0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.253 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.962     7.215    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_4[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     7.518 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][15]_i_22/O
                         net (fo=1, routed)           0.000     7.518    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][15]_i_22
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.919 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.919    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_17
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.232 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_17/O[3]
                         net (fo=1, routed)           0.832     9.064    System_i/mult_gen_0/U0/i_mult/plusOp34[11]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.306     9.370 r  System_i/mult_gen_0/U0/i_mult/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_10/O
                         net (fo=1, routed)           0.000     9.370    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/I2[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.920 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.920    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_2/O[1]
                         net (fo=2, routed)           0.476    10.730    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[17]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.033 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.033    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.583 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.917 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.917    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[17]
    SLICE_X31Y46         FDRE                                         r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.499    12.691    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y46                                                      r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                         clock pessimism              0.231    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y46         FDRE (Setup_fdre_C_D)        0.062    12.830    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 5.010ns (56.195%)  route 3.905ns (43.805%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.671     2.979    System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X32Y38                                                      r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/Q
                         net (fo=24, routed)          1.635     5.092    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X37Y53         LUT4 (Prop_lut4_I1_O)        0.295     5.387 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.387    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig160_out
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.919 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.muxcy0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.253 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.962     7.215    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_4[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     7.518 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][15]_i_22/O
                         net (fo=1, routed)           0.000     7.518    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][15]_i_22
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.919 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.919    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_17
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.232 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_17/O[3]
                         net (fo=1, routed)           0.832     9.064    System_i/mult_gen_0/U0/i_mult/plusOp34[11]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.306     9.370 r  System_i/mult_gen_0/U0/i_mult/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_10/O
                         net (fo=1, routed)           0.000     9.370    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/I2[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.920 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.920    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_2/O[1]
                         net (fo=2, routed)           0.476    10.730    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[17]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.033 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.033    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.583 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311    11.894 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.894    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[19]
    SLICE_X31Y46         FDRE                                         r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.499    12.691    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y46                                                      r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/C
                         clock pessimism              0.231    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y46         FDRE (Setup_fdre_C_D)        0.062    12.830    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 4.938ns (55.838%)  route 3.905ns (44.162%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.671     2.979    System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X32Y38                                                      r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/Q
                         net (fo=24, routed)          1.635     5.092    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X37Y53         LUT4 (Prop_lut4_I1_O)        0.295     5.387 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.387    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig160_out
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.919 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.muxcy0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.253 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.962     7.215    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_4[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     7.518 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][15]_i_22/O
                         net (fo=1, routed)           0.000     7.518    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][15]_i_22
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.919 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.919    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_17
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.232 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_17/O[3]
                         net (fo=1, routed)           0.832     9.064    System_i/mult_gen_0/U0/i_mult/plusOp34[11]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.306     9.370 r  System_i/mult_gen_0/U0/i_mult/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_10/O
                         net (fo=1, routed)           0.000     9.370    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/I2[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.920 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.920    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_2/O[1]
                         net (fo=2, routed)           0.476    10.730    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[17]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.033 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.033    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.583 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.822 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.822    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[18]
    SLICE_X31Y46         FDRE                                         r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.499    12.691    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y46                                                      r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
                         clock pessimism              0.231    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y46         FDRE (Setup_fdre_C_D)        0.062    12.830    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 4.922ns (55.758%)  route 3.905ns (44.242%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.671     2.979    System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X32Y38                                                      r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[3]/Q
                         net (fo=24, routed)          1.635     5.092    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X37Y53         LUT4 (Prop_lut4_I1_O)        0.295     5.387 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.387    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig160_out
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.919 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.muxcy0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.253 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.962     7.215    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_4[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     7.518 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][15]_i_22/O
                         net (fo=1, routed)           0.000     7.518    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][15]_i_22
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.919 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.919    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_17
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.232 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_17/O[3]
                         net (fo=1, routed)           0.832     9.064    System_i/mult_gen_0/U0/i_mult/plusOp34[11]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.306     9.370 r  System_i/mult_gen_0/U0/i_mult/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_10/O
                         net (fo=1, routed)           0.000     9.370    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/I2[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.920 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.920    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_2/O[1]
                         net (fo=2, routed)           0.476    10.730    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[17]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.033 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.033    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.583 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.806 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.806    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[16]
    SLICE_X31Y46         FDRE                                         r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.499    12.691    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y46                                                      r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
                         clock pessimism              0.231    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y46         FDRE (Setup_fdre_C_D)        0.062    12.830    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 4.753ns (54.004%)  route 4.048ns (45.996%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.671     2.979    System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X32Y38                                                      r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]/Q
                         net (fo=31, routed)          1.543     5.040    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X37Y52         LUT4 (Prop_lut4_I1_O)        0.124     5.164 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.164    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig163_out
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.714 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.714    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.muxcy0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.048 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.975     7.023    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_4[5]
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.303     7.326 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][7]_i_12/O
                         net (fo=1, routed)           0.000     7.326    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][7]_i_12
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.727 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.727    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][7]_i_11
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.040 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_17/O[3]
                         net (fo=1, routed)           0.832     8.872    System_i/mult_gen_0/U0/i_mult/plusOp34[7]
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.306     9.178 r  System_i/mult_gen_0/U0/i_mult/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][15]_i_10/O
                         net (fo=1, routed)           0.000     9.178    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/I1[1]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.728 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.728    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_2/O[1]
                         net (fo=2, routed)           0.698    10.760    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[13]
    SLICE_X31Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.446 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.446    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.780 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.780    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[13]
    SLICE_X31Y45         FDRE                                         r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.499    12.691    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y45                                                      r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/C
                         clock pessimism              0.231    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)        0.062    12.830    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 4.730ns (53.883%)  route 4.048ns (46.117%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.671     2.979    System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X32Y38                                                      r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]/Q
                         net (fo=31, routed)          1.543     5.040    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X37Y52         LUT4 (Prop_lut4_I1_O)        0.124     5.164 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.164    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig163_out
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.714 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.714    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.muxcy0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.048 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.975     7.023    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_4[5]
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.303     7.326 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][7]_i_12/O
                         net (fo=1, routed)           0.000     7.326    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][7]_i_12
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.727 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.727    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][7]_i_11
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.040 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_17/O[3]
                         net (fo=1, routed)           0.832     8.872    System_i/mult_gen_0/U0/i_mult/plusOp34[7]
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.306     9.178 r  System_i/mult_gen_0/U0/i_mult/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][15]_i_10/O
                         net (fo=1, routed)           0.000     9.178    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/I1[1]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.728 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.728    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_2/O[1]
                         net (fo=2, routed)           0.698    10.760    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp40__0[13]
    SLICE_X31Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.446 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.446    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/n_0_NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311    11.757 r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.757    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp44[15]
    SLICE_X31Y45         FDRE                                         r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.499    12.691    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y45                                                      r  System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                         clock pessimism              0.231    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)        0.062    12.830    System_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  1.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.611%)  route 0.204ns (61.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.560     0.900    System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X21Y4                                                       r  System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.128     1.028 r  System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/Q
                         net (fo=1, routed)           0.204     1.232    System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[1]
    SLICE_X24Y4          SRL16E                                       r  System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.828     1.198    System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X24Y4                                                       r  System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.220    System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.370%)  route 0.199ns (51.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.582     0.923    System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50                                                       r  System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.199     1.262    System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/n_0_skid_buffer_reg[13]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.307 r  System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.000     1.307    System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/n_0_m_payload_i[13]_i_2
    SLICE_X1Y49          FDRE                                         r  System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.852     1.222    System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y49                                                       r  System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.054%)  route 0.235ns (58.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.560     0.900    System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X20Y6                                                       r  System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y6          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[17]/Q
                         net (fo=1, routed)           0.235     1.300    System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[17]
    SLICE_X24Y12         SRLC32E                                      r  System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.824     1.194    System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X24Y12                                                      r  System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][17]_srl32/CLK
                         clock pessimism             -0.034     1.160    
    SLICE_X24Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.275    System_i/fir_compiler_0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.567     0.907    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X7Y2                                                        r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.048 r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[11]/Q
                         net (fo=1, routed)           0.107     1.155    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/I2[11]
    RAMB36_X0Y0          RAMB36E1                                     r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.877     1.247    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X0Y0                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.155     1.121    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.567     0.907    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X7Y2                                                        r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.048 r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]/Q
                         net (fo=1, routed)           0.108     1.156    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/I2[23]
    RAMB36_X0Y0          RAMB36E1                                     r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.877     1.247    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X0Y0                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.155     1.121    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.561     0.902    System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X15Y56                                                      r  System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     1.155    System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[0]
    SLICE_X16Y55         SRLC32E                                      r  System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.830     1.200    System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X16Y55                                                      r  System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][0]_srl32/CLK
                         clock pessimism             -0.263     0.937    
    SLICE_X16Y55         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.120    System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.226ns (56.666%)  route 0.173ns (43.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.565     0.906    System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X7Y50                                                       r  System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.173     1.206    System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X7Y49          LUT4 (Prop_lut4_I3_O)        0.098     1.304 r  System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.304    System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_no_arbiter.m_amesg_i[24]_i_1
    SLICE_X7Y49          FDRE                                         r  System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.835     1.205    System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y49                                                       r  System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.092     1.268    System_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.d_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.771%)  route 0.211ns (56.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.559     0.900    System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X24Y50                                                      r  System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.d_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.d_out_reg[7]/Q
                         net (fo=2, routed)           0.211     1.274    System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/DOUTB[7]
    SLICE_X21Y51         FDRE                                         r  System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.830     1.200    System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X21Y51                                                      r  System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.071     1.237    System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.567     0.907    System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X9Y47                                                       r  System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[17]/Q
                         net (fo=1, routed)           0.117     1.165    System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[17]
    SLICE_X6Y47          SRLC32E                                      r  System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.835     1.205    System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X6Y47                                                       r  System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][17]_srl32/CLK
                         clock pessimism             -0.263     0.942    
    SLICE_X6Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    System_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.287ns (70.158%)  route 0.122ns (29.842%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.552     0.892    System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X22Y19                                                      r  System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[34]/Q
                         net (fo=2, routed)           0.122     1.156    System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[33]
    SLICE_X21Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.302 r  System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.302    System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[34]
    SLICE_X21Y19         FDRE                                         r  System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.820     1.190    System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X21Y19                                                      r  System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[35]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.105     1.261    System_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                                                                                                                                                          
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y2    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y2    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y0    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y0    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I                                                                                                                                                                                                                                                                                       
Min Period        n/a     DSP48E1/CLK         n/a            2.154     10.000  7.846  DSP48_X1Y10    System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK                                                                                                                                     
Min Period        n/a     DSP48E1/CLK         n/a            2.154     10.000  7.846  DSP48_X1Y8     System_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK                                                                                                                                      
Min Period        n/a     DSP48E1/CLK         n/a            2.154     10.000  7.846  DSP48_X0Y2     System_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK                                                                                                                                                                                 
Min Period        n/a     DSP48E1/CLK         n/a            2.154     10.000  7.846  DSP48_X0Y0     System_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK                                                                                                                                                                                 
Min Period        n/a     DSP48E1/CLK         n/a            2.154     10.000  7.846  DSP48_X0Y3     System_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK                                                                                                                                                                                
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X6Y5     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMA/CLK                                                                                                                                                                 
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X6Y5     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMA/CLK                                                                                                                                                                 
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X6Y5     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMB/CLK                                                                                                                                                                 
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X6Y5     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMB/CLK                                                                                                                                                                 
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X6Y5     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMC/CLK                                                                                                                                                                 
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X6Y5     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMC/CLK                                                                                                                                                                 
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X6Y5     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMD/CLK                                                                                                                                                                 
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X6Y5     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMD/CLK                                                                                                                                                                 
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X6Y10    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17/RAMA/CLK                                                                                                                                                               
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X6Y10    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17/RAMB/CLK                                                                                                                                                               
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X4Y9     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14/RAMA/CLK                                                                                                                                                               
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X4Y9     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14/RAMA/CLK                                                                                                                                                               
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X4Y9     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14/RAMB/CLK                                                                                                                                                               
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X4Y9     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14/RAMB/CLK                                                                                                                                                               
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X4Y9     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14/RAMC/CLK                                                                                                                                                               
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X4Y9     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14/RAMC/CLK                                                                                                                                                               
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X4Y9     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14/RAMD/CLK                                                                                                                                                               
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X4Y9     System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14/RAMD/CLK                                                                                                                                                               
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X6Y10    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17/RAMA/CLK                                                                                                                                                               
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X6Y10    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17/RAMB/CLK                                                                                                                                                               



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_System_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -2.460ns,  Total Violation      -26.011ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_fpga_0 rise@70.000ns - clk_out1_System_clk_wiz_0_0 rise@69.231ns)
  Data Path Delay:        3.861ns  (logic 1.338ns (34.655%)  route 2.523ns (65.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 72.666 - 70.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 70.876 - 69.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     69.231    69.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    69.231 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677    70.908    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    67.370 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    69.130    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    69.231 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           1.645    70.876    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214    72.090 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[5]
                         net (fo=1, routed)           2.523    74.613    System_i/switch_port_3/U0/data_in1[1]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.124    74.737 r  System_i/switch_port_3/U0/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    74.737    System_i/switch_port_3/U0/p_0_in[1]
    SLICE_X14Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    71.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    71.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.474    72.666    System_i/switch_port_3/U0/aclk
    SLICE_X14Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[1]/C
                         clock pessimism              0.000    72.666    
                         clock uncertainty           -0.418    72.248    
    SLICE_X14Y75         FDRE (Setup_fdre_C_D)        0.029    72.277    System_i/switch_port_3/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         72.277    
                         arrival time                         -74.737    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.310ns  (required time - arrival time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_fpga_0 rise@70.000ns - clk_out1_System_clk_wiz_0_0 rise@69.231ns)
  Data Path Delay:        3.712ns  (logic 1.338ns (36.040%)  route 2.374ns (63.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 72.666 - 70.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 70.876 - 69.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     69.231    69.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    69.231 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677    70.908    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    67.370 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    69.130    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    69.231 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           1.645    70.876    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214    72.090 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[6]
                         net (fo=1, routed)           2.374    74.464    System_i/switch_port_3/U0/data_in1[2]
    SLICE_X15Y75         LUT2 (Prop_lut2_I0_O)        0.124    74.588 r  System_i/switch_port_3/U0/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    74.588    System_i/switch_port_3/U0/p_0_in[2]
    SLICE_X15Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    71.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    71.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.474    72.666    System_i/switch_port_3/U0/aclk
    SLICE_X15Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[2]/C
                         clock pessimism              0.000    72.666    
                         clock uncertainty           -0.418    72.248    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)        0.031    72.279    System_i/switch_port_3/U0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         72.279    
                         arrival time                         -74.588    
  -------------------------------------------------------------------
                         slack                                 -2.310    

Slack (VIOLATED) :        -2.238ns  (required time - arrival time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_fpga_0 rise@70.000ns - clk_out1_System_clk_wiz_0_0 rise@69.231ns)
  Data Path Delay:        3.642ns  (logic 1.338ns (36.742%)  route 2.304ns (63.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 72.666 - 70.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 70.876 - 69.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     69.231    69.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    69.231 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677    70.908    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    67.370 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    69.130    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    69.231 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           1.645    70.876    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214    72.090 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[8]
                         net (fo=1, routed)           2.304    74.393    System_i/switch_port_3/U0/data_in1[4]
    SLICE_X15Y75         LUT2 (Prop_lut2_I0_O)        0.124    74.517 r  System_i/switch_port_3/U0/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    74.517    System_i/switch_port_3/U0/p_0_in[4]
    SLICE_X15Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    71.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    71.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.474    72.666    System_i/switch_port_3/U0/aclk
    SLICE_X15Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[4]/C
                         clock pessimism              0.000    72.666    
                         clock uncertainty           -0.418    72.248    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)        0.032    72.280    System_i/switch_port_3/U0/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         72.280    
                         arrival time                         -74.517    
  -------------------------------------------------------------------
                         slack                                 -2.238    

Slack (VIOLATED) :        -2.227ns  (required time - arrival time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_fpga_0 rise@70.000ns - clk_out1_System_clk_wiz_0_0 rise@69.231ns)
  Data Path Delay:        3.631ns  (logic 1.338ns (36.853%)  route 2.293ns (63.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 72.666 - 70.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 70.876 - 69.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     69.231    69.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    69.231 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677    70.908    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    67.370 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    69.130    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    69.231 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           1.645    70.876    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214    72.090 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[11]
                         net (fo=1, routed)           2.293    74.382    System_i/switch_port_3/U0/data_in1[7]
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.124    74.506 r  System_i/switch_port_3/U0/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    74.506    System_i/switch_port_3/U0/p_0_in[7]
    SLICE_X14Y74         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    71.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    71.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.474    72.666    System_i/switch_port_3/U0/aclk
    SLICE_X14Y74                                                      r  System_i/switch_port_3/U0/data_out_reg[7]/C
                         clock pessimism              0.000    72.666    
                         clock uncertainty           -0.418    72.248    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.032    72.280    System_i/switch_port_3/U0/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         72.280    
                         arrival time                         -74.506    
  -------------------------------------------------------------------
                         slack                                 -2.227    

Slack (VIOLATED) :        -2.226ns  (required time - arrival time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_fpga_0 rise@70.000ns - clk_out1_System_clk_wiz_0_0 rise@69.231ns)
  Data Path Delay:        3.630ns  (logic 1.338ns (36.862%)  route 2.292ns (63.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 72.666 - 70.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 70.876 - 69.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     69.231    69.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    69.231 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677    70.908    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    67.370 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    69.130    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    69.231 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           1.645    70.876    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214    72.090 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[7]
                         net (fo=1, routed)           2.292    74.381    System_i/switch_port_3/U0/data_in1[3]
    SLICE_X15Y74         LUT2 (Prop_lut2_I0_O)        0.124    74.505 r  System_i/switch_port_3/U0/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    74.505    System_i/switch_port_3/U0/p_0_in[3]
    SLICE_X15Y74         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    71.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    71.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.474    72.666    System_i/switch_port_3/U0/aclk
    SLICE_X15Y74                                                      r  System_i/switch_port_3/U0/data_out_reg[3]/C
                         clock pessimism              0.000    72.666    
                         clock uncertainty           -0.418    72.248    
    SLICE_X15Y74         FDRE (Setup_fdre_C_D)        0.032    72.280    System_i/switch_port_3/U0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         72.280    
                         arrival time                         -74.505    
  -------------------------------------------------------------------
                         slack                                 -2.226    

Slack (VIOLATED) :        -2.202ns  (required time - arrival time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_fpga_0 rise@70.000ns - clk_out1_System_clk_wiz_0_0 rise@69.231ns)
  Data Path Delay:        3.605ns  (logic 1.338ns (37.112%)  route 2.267ns (62.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 72.666 - 70.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 70.876 - 69.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     69.231    69.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    69.231 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677    70.908    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    67.370 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    69.130    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    69.231 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           1.645    70.876    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214    72.090 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[12]
                         net (fo=1, routed)           2.267    74.357    System_i/switch_port_3/U0/data_in1[8]
    SLICE_X15Y75         LUT2 (Prop_lut2_I0_O)        0.124    74.481 r  System_i/switch_port_3/U0/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000    74.481    System_i/switch_port_3/U0/p_0_in[8]
    SLICE_X15Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    71.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    71.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.474    72.666    System_i/switch_port_3/U0/aclk
    SLICE_X15Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[8]/C
                         clock pessimism              0.000    72.666    
                         clock uncertainty           -0.418    72.248    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)        0.031    72.279    System_i/switch_port_3/U0/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         72.279    
                         arrival time                         -74.481    
  -------------------------------------------------------------------
                         slack                                 -2.202    

Slack (VIOLATED) :        -2.201ns  (required time - arrival time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_fpga_0 rise@70.000ns - clk_out1_System_clk_wiz_0_0 rise@69.231ns)
  Data Path Delay:        3.603ns  (logic 1.338ns (37.141%)  route 2.265ns (62.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 72.665 - 70.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 70.876 - 69.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     69.231    69.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    69.231 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677    70.908    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    67.370 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    69.130    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    69.231 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           1.645    70.876    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214    72.090 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[13]
                         net (fo=1, routed)           2.265    74.354    System_i/switch_port_3/U0/data_in1[9]
    SLICE_X17Y75         LUT2 (Prop_lut2_I0_O)        0.124    74.478 r  System_i/switch_port_3/U0/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000    74.478    System_i/switch_port_3/U0/p_0_in[9]
    SLICE_X17Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    71.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    71.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.473    72.665    System_i/switch_port_3/U0/aclk
    SLICE_X17Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[9]/C
                         clock pessimism              0.000    72.665    
                         clock uncertainty           -0.418    72.247    
    SLICE_X17Y75         FDRE (Setup_fdre_C_D)        0.031    72.278    System_i/switch_port_3/U0/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         72.278    
                         arrival time                         -74.478    
  -------------------------------------------------------------------
                         slack                                 -2.201    

Slack (VIOLATED) :        -2.194ns  (required time - arrival time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_fpga_0 rise@70.000ns - clk_out1_System_clk_wiz_0_0 rise@69.231ns)
  Data Path Delay:        3.604ns  (logic 1.338ns (37.128%)  route 2.266ns (62.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 72.672 - 70.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 70.876 - 69.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     69.231    69.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    69.231 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677    70.908    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    67.370 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    69.130    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    69.231 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           1.645    70.876    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214    72.090 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[4]
                         net (fo=1, routed)           2.266    74.355    System_i/switch_port_3/U0/data_in1[0]
    SLICE_X13Y74         LUT2 (Prop_lut2_I0_O)        0.124    74.479 r  System_i/switch_port_3/U0/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    74.479    System_i/switch_port_3/U0/p_0_in[0]
    SLICE_X13Y74         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    71.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    71.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.480    72.672    System_i/switch_port_3/U0/aclk
    SLICE_X13Y74                                                      r  System_i/switch_port_3/U0/data_out_reg[0]/C
                         clock pessimism              0.000    72.672    
                         clock uncertainty           -0.418    72.254    
    SLICE_X13Y74         FDRE (Setup_fdre_C_D)        0.032    72.286    System_i/switch_port_3/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         72.286    
                         arrival time                         -74.479    
  -------------------------------------------------------------------
                         slack                                 -2.194    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_fpga_0 rise@70.000ns - clk_out1_System_clk_wiz_0_0 rise@69.231ns)
  Data Path Delay:        3.570ns  (logic 1.338ns (37.475%)  route 2.232ns (62.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 72.665 - 70.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 70.876 - 69.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     69.231    69.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    69.231 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677    70.908    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    67.370 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    69.130    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    69.231 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           1.645    70.876    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214    72.090 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[9]
                         net (fo=1, routed)           2.232    74.322    System_i/switch_port_3/U0/data_in1[5]
    SLICE_X17Y75         LUT2 (Prop_lut2_I0_O)        0.124    74.446 r  System_i/switch_port_3/U0/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    74.446    System_i/switch_port_3/U0/p_0_in[5]
    SLICE_X17Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    71.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    71.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.473    72.665    System_i/switch_port_3/U0/aclk
    SLICE_X17Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[5]/C
                         clock pessimism              0.000    72.665    
                         clock uncertainty           -0.418    72.247    
    SLICE_X17Y75         FDRE (Setup_fdre_C_D)        0.032    72.279    System_i/switch_port_3/U0/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         72.279    
                         arrival time                         -74.446    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -1.966ns  (required time - arrival time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_fpga_0 rise@70.000ns - clk_out1_System_clk_wiz_0_0 rise@69.231ns)
  Data Path Delay:        3.368ns  (logic 1.338ns (39.724%)  route 2.030ns (60.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 72.665 - 70.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 70.876 - 69.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     69.231    69.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    69.231 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.677    70.908    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    67.370 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    69.130    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    69.231 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           1.645    70.876    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214    72.090 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[10]
                         net (fo=1, routed)           2.030    74.120    System_i/switch_port_3/U0/data_in1[6]
    SLICE_X17Y75         LUT2 (Prop_lut2_I0_O)        0.124    74.244 r  System_i/switch_port_3/U0/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    74.244    System_i/switch_port_3/U0/p_0_in[6]
    SLICE_X17Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    71.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    71.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.473    72.665    System_i/switch_port_3/U0/aclk
    SLICE_X17Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[6]/C
                         clock pessimism              0.000    72.665    
                         clock uncertainty           -0.418    72.247    
    SLICE_X17Y75         FDRE (Setup_fdre_C_D)        0.031    72.278    System_i/switch_port_3/U0/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         72.278    
                         arrival time                         -74.244    
  -------------------------------------------------------------------
                         slack                                 -1.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.301ns (24.994%)  route 0.903ns (75.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           0.548     0.548    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256     0.804 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[12]
                         net (fo=1, routed)           0.903     1.707    System_i/switch_port_3/U0/data_in1[8]
    SLICE_X15Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.752 r  System_i/switch_port_3/U0/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.752    System_i/switch_port_3/U0/p_0_in[8]
    SLICE_X15Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.814     1.184    System_i/switch_port_3/U0/aclk
    SLICE_X15Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[8]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.418     1.602    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.092     1.694    System_i/switch_port_3/U0/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.301ns (24.987%)  route 0.904ns (75.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           0.548     0.548    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256     0.804 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[11]
                         net (fo=1, routed)           0.904     1.707    System_i/switch_port_3/U0/data_in1[7]
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.752 r  System_i/switch_port_3/U0/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.752    System_i/switch_port_3/U0/p_0_in[7]
    SLICE_X14Y74         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.814     1.184    System_i/switch_port_3/U0/aclk
    SLICE_X14Y74                                                      r  System_i/switch_port_3/U0/data_out_reg[7]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.418     1.602    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.092     1.694    System_i/switch_port_3/U0/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.301ns (24.971%)  route 0.904ns (75.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           0.548     0.548    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256     0.804 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[9]
                         net (fo=1, routed)           0.904     1.708    System_i/switch_port_3/U0/data_in1[5]
    SLICE_X17Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.753 r  System_i/switch_port_3/U0/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.753    System_i/switch_port_3/U0/p_0_in[5]
    SLICE_X17Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.814     1.184    System_i/switch_port_3/U0/aclk
    SLICE_X17Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[5]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.418     1.602    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.092     1.694    System_i/switch_port_3/U0/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.301ns (24.902%)  route 0.908ns (75.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           0.548     0.548    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256     0.804 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[4]
                         net (fo=1, routed)           0.908     1.711    System_i/switch_port_3/U0/data_in1[0]
    SLICE_X13Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.756 r  System_i/switch_port_3/U0/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.756    System_i/switch_port_3/U0/p_0_in[0]
    SLICE_X13Y74         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.817     1.187    System_i/switch_port_3/U0/aclk
    SLICE_X13Y74                                                      r  System_i/switch_port_3/U0/data_out_reg[0]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.418     1.605    
    SLICE_X13Y74         FDRE (Hold_fdre_C_D)         0.092     1.697    System_i/switch_port_3/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.301ns (24.926%)  route 0.907ns (75.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           0.548     0.548    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256     0.804 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[8]
                         net (fo=1, routed)           0.907     1.710    System_i/switch_port_3/U0/data_in1[4]
    SLICE_X15Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.755 r  System_i/switch_port_3/U0/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.755    System_i/switch_port_3/U0/p_0_in[4]
    SLICE_X15Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.814     1.184    System_i/switch_port_3/U0/aclk
    SLICE_X15Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[4]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.418     1.602    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.092     1.694    System_i/switch_port_3/U0/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.301ns (24.825%)  route 0.911ns (75.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           0.548     0.548    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      0.256     0.804 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[6]
                         net (fo=1, routed)           0.911     1.715    System_i/switch_port_3/U0/data_in1[2]
    SLICE_X15Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.760 r  System_i/switch_port_3/U0/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    System_i/switch_port_3/U0/p_0_in[2]
    SLICE_X15Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.814     1.184    System_i/switch_port_3/U0/aclk
    SLICE_X15Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[2]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.418     1.602    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.092     1.694    System_i/switch_port_3/U0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.301ns (24.742%)  route 0.916ns (75.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           0.548     0.548    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     0.804 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[13]
                         net (fo=1, routed)           0.916     1.719    System_i/switch_port_3/U0/data_in1[9]
    SLICE_X17Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.764 r  System_i/switch_port_3/U0/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.764    System_i/switch_port_3/U0/p_0_in[9]
    SLICE_X17Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.814     1.184    System_i/switch_port_3/U0/aclk
    SLICE_X17Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[9]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.418     1.602    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.092     1.694    System_i/switch_port_3/U0/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.301ns (24.731%)  route 0.916ns (75.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           0.548     0.548    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     0.804 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[14]
                         net (fo=1, routed)           0.916     1.720    System_i/switch_port_3/U0/data_in1[10]
    SLICE_X17Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.765 r  System_i/switch_port_3/U0/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.765    System_i/switch_port_3/U0/p_0_in[10]
    SLICE_X17Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.814     1.184    System_i/switch_port_3/U0/aclk
    SLICE_X17Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[10]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.418     1.602    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.091     1.693    System_i/switch_port_3/U0/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.301ns (24.597%)  route 0.923ns (75.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           0.548     0.548    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256     0.804 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[7]
                         net (fo=1, routed)           0.923     1.726    System_i/switch_port_3/U0/data_in1[3]
    SLICE_X15Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.771 r  System_i/switch_port_3/U0/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.771    System_i/switch_port_3/U0/p_0_in[3]
    SLICE_X15Y74         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.814     1.184    System_i/switch_port_3/U0/aclk
    SLICE_X15Y74                                                      r  System_i/switch_port_3/U0/data_out_reg[3]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.418     1.602    
    SLICE_X15Y74         FDRE (Hold_fdre_C_D)         0.092     1.694    System_i/switch_port_3/U0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            System_i/switch_port_3/U0/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.301ns (24.512%)  route 0.927ns (75.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.546     0.546    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1, routed)           0.548     0.548    System_i/xadc_channel_14_0/U0/clk130
    XADC_X0Y0                                                         r  System_i/xadc_channel_14_0/U0/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256     0.804 r  System_i/xadc_channel_14_0/U0/XADC_inst/DO[5]
                         net (fo=1, routed)           0.927     1.731    System_i/switch_port_3/U0/data_in1[1]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.776 r  System_i/switch_port_3/U0/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.776    System_i/switch_port_3/U0/p_0_in[1]
    SLICE_X14Y75         FDRE                                         r  System_i/switch_port_3/U0/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.814     1.184    System_i/switch_port_3/U0/aclk
    SLICE_X14Y75                                                      r  System_i/switch_port_3/U0/data_out_reg[1]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.418     1.602    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.091     1.693    System_i/switch_port_3/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 0.580ns (7.738%)  route 6.915ns (92.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.663     2.971    System_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y50                                                      r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          5.152     8.579    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.703 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.763    10.466    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X10Y6          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.507    12.699    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X10Y6                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    12.342    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 0.580ns (7.738%)  route 6.915ns (92.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.663     2.971    System_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y50                                                      r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          5.152     8.579    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.703 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.763    10.466    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X10Y6          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.507    12.699    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X10Y6                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    12.342    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 0.580ns (7.738%)  route 6.915ns (92.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.663     2.971    System_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y50                                                      r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          5.152     8.579    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.703 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.763    10.466    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X10Y6          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.507    12.699    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X10Y6                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    12.342    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 0.580ns (7.738%)  route 6.915ns (92.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.663     2.971    System_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y50                                                      r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          5.152     8.579    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.703 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.763    10.466    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X10Y6          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.507    12.699    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X10Y6                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    12.342    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 0.580ns (7.898%)  route 6.764ns (92.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.663     2.971    System_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y50                                                      r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          5.152     8.579    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.703 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.612    10.315    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X10Y7          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.506    12.698    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X10Y7                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[4]/C
                         clock pessimism              0.116    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X10Y7          FDCE (Recov_fdce_C_CLR)     -0.319    12.341    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 0.580ns (7.898%)  route 6.764ns (92.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.663     2.971    System_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y50                                                      r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          5.152     8.579    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.703 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.612    10.315    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X10Y7          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.506    12.698    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X10Y7                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[5]/C
                         clock pessimism              0.116    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X10Y7          FDCE (Recov_fdce_C_CLR)     -0.319    12.341    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 0.580ns (7.898%)  route 6.764ns (92.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.663     2.971    System_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y50                                                      r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          5.152     8.579    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.703 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.612    10.315    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X10Y7          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.506    12.698    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X10Y7                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]/C
                         clock pessimism              0.116    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X10Y7          FDCE (Recov_fdce_C_CLR)     -0.319    12.341    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 0.580ns (7.898%)  route 6.764ns (92.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.663     2.971    System_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y50                                                      r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          5.152     8.579    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.703 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.612    10.315    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X10Y7          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.506    12.698    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X10Y7                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]/C
                         clock pessimism              0.116    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X10Y7          FDCE (Recov_fdce_C_CLR)     -0.319    12.341    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 0.580ns (7.908%)  route 6.755ns (92.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.663     2.971    System_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y50                                                      r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          5.152     8.579    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.703 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.603    10.306    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X10Y8          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.506    12.698    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X10Y8                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]/C
                         clock pessimism              0.116    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X10Y8          FDCE (Recov_fdce_C_CLR)     -0.319    12.341    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 0.580ns (7.908%)  route 6.755ns (92.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.663     2.971    System_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y50                                                      r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  System_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          5.152     8.579    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.703 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=69, routed)          1.603    10.306    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X10Y8          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       1.506    12.698    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X10Y8                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]/C
                         clock pessimism              0.116    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X10Y8          FDCE (Recov_fdce_C_CLR)     -0.319    12.341    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  2.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.048%)  route 0.250ns (63.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.561     0.901    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.250     1.293    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X23Y1          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.829     1.199    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_axi_aclk
    SLICE_X23Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.048%)  route 0.250ns (63.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.561     0.901    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.250     1.293    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X23Y1          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.829     1.199    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_axi_aclk
    SLICE_X23Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.048%)  route 0.250ns (63.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.561     0.901    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.250     1.293    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X23Y1          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.829     1.199    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_axi_aclk
    SLICE_X23Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.048%)  route 0.250ns (63.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.561     0.901    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.250     1.293    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X23Y1          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.829     1.199    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_axi_aclk
    SLICE_X23Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.048%)  route 0.250ns (63.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.561     0.901    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.250     1.293    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X23Y1          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.829     1.199    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_axi_aclk
    SLICE_X23Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.048%)  route 0.250ns (63.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.561     0.901    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.250     1.293    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X23Y1          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.829     1.199    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_axi_aclk
    SLICE_X23Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.048%)  route 0.250ns (63.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.561     0.901    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.250     1.293    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X23Y1          FDPE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.829     1.199    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_axi_aclk
    SLICE_X23Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.070    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_rd_en_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.717%)  route 0.304ns (68.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.561     0.901    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.304     1.346    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/Q[0]
    SLICE_X23Y2          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_rd_en_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.829     1.199    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/s_axi_aclk
    SLICE_X23Y2                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_rd_en_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_rd_en_i_reg
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.717%)  route 0.304ns (68.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.561     0.901    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.304     1.346    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X23Y2          FDPE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.829     1.199    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_axi_aclk
    SLICE_X23Y2                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.070    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.455%)  route 0.338ns (70.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.561     0.901    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y1                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.338     1.380    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X25Y3          FDCE                                         f  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10066, routed)       0.828     1.198    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_axi_aclk
    SLICE_X25Y3                                                       r  System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.072    System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.308    





