@article{RS1960,
  title={Polynomial codes over certain finite fields},
  author={Reed, I. S. and Solomon, G.},
  journal={Journal of the society for industrial and applied mathematics},
  volume={8},
  number={2},
  pages={300--304},
  year={1960}
}

@inproceedings{Weatherspoon:2002,
 author = {Weatherspoon, H. and Kubiatowicz, J.},
 title = {Erasure Coding Vs. Replication: {A} Quantitative Comparison},
 booktitle = {Revised Papers from the First International Workshop on Peer-to-Peer Systems},
 series = {IPTPS '01},
 year = {2002},
 isbn = {3-540-44179-4},
 pages = {328--338}
} 


@ARTICLE{Suzuki, 
author={T. Suzuki and H. Yamauchi and Y. Yamagami and K. Satomi and H. Akamatsu}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A Stable 2-Port SRAM Cell Design Against Simultaneously Read/Write-Disturbed Accesses}, 
year={2008}, 
volume={43}, 
number={9}, 
pages={2109-2119}, 
month={Sept}
}

@ARTICLE{WLCH14, 
author={D. P. Wang and H. J. Lin and C. T. Chuang and W. Hwang}, 
journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, 
title={Low-Power Multiport SRAM With Cross-Point Write Word-Lines, Shared Write Bit-Lines, and Shared Write Row-Access Transistors}, 
year={2014}, 
volume={61}, 
number={3}, 
pages={188-192},
month={March},}

@article{SPEC2006, 
author={J.L. Henning}, 
journal={ACM SIGARCH Computer Architecture News}, 
title={{SPEC CPU2006} benchmark descriptions}, 
year={2006}, 
volume={34}, 
number={4}, 
pages={1--17},
month={Sept}
}

@INPROCEEDINGS{HMC_slides, 
author={J. T. Pawlowski}, 
booktitle={Proceedings of IEEE Hot Chips 23 Symposium (HCS)}, 
title={Hybrid memory cube {(HMC)}}, 
year={2011}, 
volume={}, 
number={}, 
pages={1--24},
ISSN={}, 
month={Aug},}

@ARTICLE{Moore08, 
author={S. K. Moore}, 
journal={IEEE Spectrum}, 
title={Multicore is bad news for supercomputers}, 
year={2008}, 
volume={45}, 
number={11}, 
pages={15--15},
month={Nov},}

@misc{MooreMITR,
    title = {{M}ooreâ€™s Law Is Dead. {N}ow What?},
    author = {T. Simonite},
    howpublished = {\url{https://www.technologyreview.com/s/601441/moores-law-is-dead-now-what/}},
    note = {Online; accessed 31 July 2017} ,
    year=2016,
}

@techreport{RG91,
  title={A Fast Multiport Memory Based on Single-Port Memory Cells},
  author={Rivest, R.~L. and Glasser, L.~A.},
  number = {MIT/LCS/TM-455},
  year={1991},
  institution={Massachusetts Inst. of Tech. Cambridge Lab. for Computer Science}
}

@article{waldrop2016,
  title={The chips are down for {M}oore's law.},
  author={Waldrop, M.~M.},
  journal={Nature},
  volume={530},
  number={7589},
  pages={144--147},
  year={2016}
}

@inproceedings{Rixner,
 author = {Rixner, S. and Dally, W.~J. and Kapasi, U.~J. and Mattson, P. and Owens, J.~D.},
 title = {Memory Access Scheduling},
 booktitle = {Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA)},
 year = {2000},
 pages = {128--138},
 month = {May}
}

@article{Wulf1995,
 author = {Wulf, W. A. and McKee, S. A.},
 title = {Hitting the Memory Wall: Implications of the Obvious},
 journal = {SIGARCH Comput. Archit. News},
 volume = {23},
 number = {1},
 month = mar,
 year = {1995},
 issn = {0163-5964},
 pages = {20--24},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{Moore, 
author={G. E. Moore}, 
booktitle={Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)}, 
title={No exponential is forever: but "Forever" can be delayed! [semiconductor industry]}, 
year={2003}, 
pages={20--23},
month={Feb},}

@misc{luan2017intelligent2,
  title={Intelligent memory architecture for increased efficiency},
  author={Luan, H. and Gatherer, A. and Vishwanath, S. and Hunger, C. and Jain, H.},
  url={https://www.google.com/patents/US20170031619},
  year={2017},
  month=feb # "~2",
  publisher={Google Patents},
  note={US Patent App. 14/810,895}
}


@misc{luan2017intelligent,
  title={Intelligent code apparatus, method, and computer program for memory},
  author={Luan, H. and Gatherer, A. and Vishwanath, S. and Hunger, C. and Jain, H.},
  url={https://www.google.com/patents/US20170031762},
  year={2017},
  month=feb # "~2",
  publisher={Google Patents},
  note={US Patent App. 14/811,763}
}

@misc{luan2017dynamic,
  title={Dynamic coding algorithm for intelligent coded memory system},
  author={Luan, H. and Gatherer, A. and Vishwanath, S. and Hunger, C. and Jain, H.},
  url={https://encrypted.google.com/patents/US20170031606},
  year={2017},
  month=feb # "~2",
  publisher={Google Patents},
  note={US Patent App. 14/811,357}
}
  
@book{hennesey,
 author = {Hennessy, John L. and Patterson, David A.},
 title = {Computer Architecture, Fourth Edition: A Quantitative Approach},
 year = {2006},
 publisher = {Morgan Kaufmann Publishers Inc.},
 address = {San Francisco, CA, USA},
} 

@inproceedings{hunger,
  author = "C. Hunger, H. Jain, A. Rawat and S. Vishwanath",
  title = "Dynamic Coding for Improved Performance of Memories",
  month = "Apr.",
  year = "2014"
}

@inproceedings{huang,
author = {C. Huang and H. Simitci and Y. Xu and A. Ogus and B. Calder and P. Gopalan and J. Li and S. Yekhanin},
title = {Erasure Coding in Windows Azure Storage},
booktitle = {Proc. of USENIX Annual Technical Conference (USENIX ATC)},
year = {2012},
pages = {15--26},
}

@INPROCEEDINGS{Kim2016, 
author={J. Kim and S. H. Pugsley and P. V. Gratz and A. L. N. Reddy and C. Wilkerson and Z. Chishti}, 
booktitle={49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)}, 
title={Path confidence based lookahead prefetching}, 
year={2016}, 
pages={1--12},
month={Oct},
}

@INPROCEEDINGS{Kadjo2014, 
author={D. Kadjo and J. Kim and P. Sharma and R. Panda and P. Gratz and D. Jimenez}, 
booktitle={Proceedings of 47th Annual IEEE/ACM International Symposium on Microarchitecture}, 
title={B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors}, 
year={2014}, 
pages={623--634}, 
ISSN={1072-4451}, 
month={Dec},}

@INPROCEEDINGS{Shevgoor2015, 
author={M. Shevgoor and S. Koladiya and R. Balasubramonian and C. Wilkerson and S. H. Pugsley and Z. Chishti}, 
booktitle={2015 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)}, 
title={Efficiently prefetching complex address patterns}, 
year={2015}, 
pages={141--152}, 
month={Dec},
}

@inproceedings{JL2013,
 author = {Jain, A. and Lin, C.},
 title = {Linearizing Irregular Memory Accesses for Improved Correlated Prefetching},
 booktitle = {Proc. of the 46th Annual IEEE/ACM International Symposium on Microarchitecture},
 year = {2013},
 pages = {247--259},
 numpages = {13},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@misc{CCES93,
  title={Virtual multi-port RAM},
  author={Chappell, B.~A. and Chappell, T.~I. and Ebcioglu, M.~K. and Schuster, S.~E.},
  url={https://www.google.com/patents/US5204841},
  year={1993},
  month={Apr},
  day = {20},
  number = {US 5204841},
  type = {Patent},
  nationality = {US},
  yearfiled = {1992},
  monthfiled = {Apr},
  dayfiled = {23},
}

@Patent{ACP88,
  title={High-performance multiple port memory},
  author={Auerbach, D.~J. and Chen, T.~C. and Paul, W.~J.},
  url={https://www.google.com/patents/US4766535},
  year={1988},
  month={Aug},
  day = {23},
  number={US 4766535},
  type = {Patent},
  nationality = {US},
  yearfiled = {1985},
  monthfiled = {Dec},
  dayfiled = {20},
}


@Patent{Memoir_xor,
  author = {S. Iyer and S.-T. Chuang},
  title = {System and method for storing multiple copies of data in a high speed memory system},
 year = {2015},
 month = {Jan},
 day = {13},
 number = {US 8935507 B2},
 type = {Patent},
 nationality = {US},
 yearfiled = {2013},
 monthfiled = {Aug},
 dayfiled = {5},
}

@Patent{Memoir_xor_virtual,
  author = {S. Iyer and S.-T. Chuang},
  title = {System and method for storing data in a virtualized high speed memory system with an integrated memory mapping table},
 year = {2013},
 month = {Aug},
 day = {6},
 number = {US 8504796 B2},
 type = {Patent},
 nationality = {US},
 yearfiled = {2012},
 monthfiled = {Aug},
 dayfiled = {8},
}

@ARTICLE{EMY91, 
author={K. Endo and T. Matsumura and J. Yamada}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Pipelined, time-sharing access technique for an integrated multiport memory}, 
year={1991}, 
volume={26}, 
number={4}, 
pages={549--554},
month={Apr},}

@ARTICLE{MN14, 
author={M.~A.~Maddah-Ali and U.~Niesen}, 
journal={IEEE Transactions on Information Theory}, 
title={Fundamental Limits of Caching}, 
year={2014}, 
volume={60}, 
number={5}, 
pages={2856--2867},
month={May}
}

@ARTICLE{MN16, 
author={M.~A.~Maddah-Ali and U.~Niesen}, 
journal={IEEE Communications Magazine}, 
title={Coding for caching: fundamental limits and practical challenges}, 
year={2016}, 
volume={54}, 
number={8}, 
pages={23-29},
month={August}
}

@INPROCEEDINGS{kim, 
author={J. Kim and M. Sullivan and M. Erez}, 
booktitle={Proc. of 21st IEEE International Symposium on High Performance Computer Architecture (HPCA)}, 
title={Bamboo {ECC}: {S}trong, safe, and flexible codes for reliable computer memory}, 
year={2015}, 
pages={101--112}, 
month={Feb},}

@ARTICLE{Ramulator, 
author={Y. Kim and W. Yang and O. Mutlu}, 
journal={IEEE Computer Architecture Letters}, 
title={Ramulator: A Fast and Extensible {DRAM} Simulator}, 
year={2016}, 
volume={15}, 
number={1}, 
pages={45--49}, 
month={Jan},}

@inproceedings{intel,
  author = "Intel Corp.",
  title = "Intel Xeon Processor E7 Family: Reliability, Availability, and Serviceability",
  year = "2011"
}

@BOOK{MacSlo,
  title = {{T}he Theory of Error-Correcting Codes},
  publisher = {Amsterdam: North-Holland},
  year = {1983},
  author = {F. J. MacWilliams and N. J. A. Sloane}
}

@inproceedings{ibm,
  author = "International Business Machines Corp. (IBM)",
  title = "Chipkill Memory",
  year = "2012",
  booktitle = "http://www-05.ibm.com/hu/termekismertetok/xseries/dn/chipkill.pdf, Tech. Rep."
}

@ARTICLE{RSDG16,
author={A. S. Rawat and Z. Song and A. G. Dimakis and A. Gal}, 
journal={IEEE Transactions on Information Theory}, 
title={Batch Codes Through Dense Graphs Without Short Cycles}, 
year={2016}, 
volume={62}, 
number={4}, 
pages={1592-1604}, 
month={April},}

@ARTICLE{RPDV16, 
author={A. S. Rawat and D. S. Papailiopoulos and A. G. Dimakis and S. Vishwanath}, 
journal={IEEE Transactions on Information Theory}, 
title={Locality and Availability in Distributed Storage}, 
year={2016}, 
volume={62}, 
number={8}, 
pages={4481-4493},
month={Aug},}

@ARTICLE{WKCB17, 
author={Z. Wang and H. M. Kiah and Y. Cassuto and J. Bruck}, 
journal={IEEE Transactions on Information Theory}, 
title={Switch Codes: Codes for Fully Parallel Reconstruction}, 
year={2017}, 
volume={63}, 
number={4}, 
pages={2061-2075}, 
month={April},}

@INPROCEEDINGS{batchcodes,
  author = {Ishai, Y. and Kushilevitz, E. and Ostrovsky, R. and Sahai, A.},
  title = {Batch codes and their applications},
  booktitle = {Proc. of thirty-sixth annual ACM symposium on Theory of
	computing (STOC)},
  year = {2004},
  pages = {262--271},
  acmid = {1007396},
  bdsk-url-1 = {http://doi.acm.org.ezproxy.lib.utexas.edu/10.1145/1007352.1007396},
  bdsk-url-2 = {http://dx.doi.org/10.1145/1007352.1007396},
  doi = {10.1145/1007352.1007396},
  isbn = {1-58113-852-0},
  keywords = {coding, distributed storage, load balancing, locally decodable codes,
	private information retrieval},
  location = {Chicago, IL, USA},
  numpages = {10},
  url = {http://doi.acm.org.ezproxy.lib.utexas.edu/10.1145/1007352.1007396}
}

@INPROCEEDINGS{khan,
  author = {Khan, O. and Burns, R. and Park, J. and Huang, C.},
 title = {In Search of {I/O}-optimal Recovery from Disk Failures},
 booktitle = {Proc. of 3rd USENIX Conference on Hot Topics in Storage and File Systems (HotStorage)},
 month = {June},
 year = {2011},
 pages = {6--6}
}


@inproceedings{Hitchhiker,
 author = {Rashmi, K.V. and Shah, Nihar B. and Gu, Dikang and Kuang, Hairong and Borthakur, Dhruba and Ramchandran, Kannan},
 title = {A "Hitchhiker's" Guide to Fast and Efficient Data Reconstruction in Erasure-coded Data Centers},
 booktitle = {Proc. of the 2014 ACM Conference on SIGCOMM},
 month = {Aug.},
 year = {2014},
 pages = {331--342}
} 

@INPROCEEDINGS{Azure12,
  author = {C. Huang and H. Simitci and Y. Xu and A. Ogus and B. Calder and P.
	Gopalan and J. Li and S. Yekhanin},
  booktitle = {Proc. of 2012 USENIX Conference on Annual Technical Conference},
  series = {USENIX ATC'12},
  pages = {15--26},
  year = {2012},
  organization = {USENIX Association}
}

@ARTICLE{dimakis,
  author = {Dimakis, A.~G. and Godfrey, P. and Wu, Y. and Wainwright, M. and Ramchandran,
	K.},
  title = {Network Coding for Distributed Storage Systems},
  journal = {IEEE Transactions on Information Theory},
  year = {2010},
  volume = {56},
  pages = {4539-4551},
  number = {9},
  month = {Sept} 
}

inproceedings{sathiamoorthy,
  author = {M. Sathiamoorthy and M. Asteris and D. Papailiopoulos and A. G. Dimakis and R. Vadali and S. Chen and D. Borthakur},
  title = {{XORing} Elephants: Novel Erasure Codes for Big Data},
  month = {June},
  year = {2013},
  booktitle = {Proc. of 39th International Conference on Very Large Data Bases (VLDB)}, 
  volume = {6}, 
  number = {5}, 
  pages = {325--336}
}
@article{sathiamoorthy,
  author = {M. Sathiamoorthy and M. Asteris and D. Papailiopoulos and A. G. Dimakis and R. Vadali and S. Chen and D. Borthakur},
  title = {{XORing} Elephants: Novel Erasure Codes for Big Data},
  month = {June},
  year = {2013},
  journal = {Proc. of 39th International Conference on Very Large Data Bases (VLDB)}, 
  volume = {6}, 
  number = {5}, 
  pages = {325--336}
}
@inproceedings{GW16,
 author = {Guruswami, V. and Wootters, M.},
 title = {Repairing Reed-solomon Codes},
 booktitle = {Proc. of 48th Annual ACM Symposium on Theory of Computing (STOC)},
 year = {2016},
 location = {Cambridge, MA, USA},
 pages = {216--226},
 publisher = {ACM},
 address = {New York, NY, USA}
} 
@ARTICLE{shanmugam, 
author={K. Shanmugam and D. S. Papailiopoulos and A. G. Dimakis and G. Caire}, 
journal={IEEE Journal on Selected Areas in Communications}, 
title={A Repair Framework for Scalar MDS Codes}, 
year={2014}, 
volume={32}, 
number={5}, 
pages={998--1007}, 
month={May},
}
@ARTICLE{mcf, 
author={SPEC 2006}, 
title={429.MCF - SPEC CPU2006 Benchmark Description }, 
}
@article{zhao2006new,
  title={New generation of predictive technology model for sub-45 nm early design exploration},
  author={Zhao, Wei and Cao, Yu},
  journal={IEEE Transactions on Electron Devices},
  volume={53},
  number={11},
  pages={2816--2823},
  year={2006},
  publisher={IEEE}
}
@article{kapasi2003programmable,
  title={Programmable stream processors},
  author={Kapasi, Ujval J and Rixner, Scott and Dally, William J and Khailany, Brucek and Ahn, Jung Ho and Mattson, Peter and Owens, John D},
  journal={Computer},
  volume={36},
  number={8},
  pages={54--62},
  year={2003},
  publisher={IEEE}
} 
@article{patterson1997case,
  title={A case for intelligent RAM},
  author={Patterson, David and Anderson, Thomas and Cardwell, Neal and Fromm, Richard and Keeton, Kimberly and Kozyrakis, Christoforos and Thomas, Randi and Yelick, Katherine},
  journal={IEEE micro},
  volume={17},
  number={2},
  pages={34--44},
  year={1997},
  publisher={IEEE}
}
@article{wulf1995hitting,
  title={Hitting the memory wall: implications of the obvious},
  author={Wulf, Wm A and McKee, Sally A},
  journal={ACM SIGARCH computer architecture news},
  volume={23},
  number={1},
  pages={20--24},
  year={1995},
  publisher={ACM}
}
@inproceedings{kim2014hbm,
  title={HBM: Memory solution for bandwidth-hungry processors},
  author={Kim, Joonyoung and Kim, Younsu},
  booktitle={Hot Chips 26 Symposium (HCS), 2014 IEEE},
  pages={1--24},
  year={2014},
  organization={IEEE}
}