# DSD_verilogtroduction
  What is Verilog?
  Introduction to Verilog
  Chip Design Flow
  Chip Abstraction Layers

Data Types
  Verilog Syntax
  Verilog Data types
  Verilog Scalar/Vector
  Verilog Arrays

Building Blocks
  Verilog Module
  Verilog Port
  Verilog Module Instantiations
  Verilog assign statements
  Verilog assign examples
  Verilog Operators
  Verilog Concatenation
  Verilog always block
  Combo Logic with always
  Sequential Logic with always
  Verilog initial block
  Verilog in a nutshell
  Verilog generate

Behavioral modeling
  Verilog Block Statements
  Verilog Assignment Types
  Verilog Blocking/Non-blocking
  Verilog Control Flow
  Verilog Conditional Statements
  Verilog for Loop
  Verilog case Statement
  Verilog Functions
  Verilog Tasks
  Verilog Parameters
  Verilog `ifdef `elsif
  Verilog Delay Control
  Verilog Inter/Intra Delay
  Verilog Hierarchical Reference

Gate/Switch modeling
  Gate Level Modeling
  Gate Level Examples
  Gate Delays
  Switch Level Modeling
  User-Defined Primitives

Simulation
  Verilog Simulation Basics
  Verilog Timescale
  Verilog Scheduling Regions
  Verilog Clock Generator

System Tasks and Functions
  Verilog Display tasks
  Verilog Math Functions
  Verilog Timeformat
  Verilog Timescale Scope
  Verilog File Operations

Code Examples
  Hello World!
