@E: CG429 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":93:15:93:18|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":130:0:130:8|Expecting endmodule

