make SIM=verilator build_sv
make SIM=verilator run_initiator&
sleep 1
make SIM=verilator run_target
