TimeQuest Timing Analyzer report for Uni_Projektas
Mon Jan 30 20:25:05 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Slow Model Minimum Pulse Width: 'SYNC'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLK'
 24. Fast Model Hold: 'CLK'
 25. Fast Model Minimum Pulse Width: 'CLK'
 26. Fast Model Minimum Pulse Width: 'SYNC'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Multicorner Timing Analysis Summary
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Setup Transfers
 33. Hold Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths
 37. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Mon Jan 30 20:25:05 2023 ;
+-------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }  ;
; SYNC       ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SYNC } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 50.95 MHz ; 50.95 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.373 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 6.933  ; 0.000                 ;
; SYNC  ; 36.000 ; 0.000                 ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.373 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 19.590     ;
; 0.459 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 19.504     ;
; 0.562 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.485     ;
; 0.626 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 19.345     ;
; 0.648 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.399     ;
; 0.649 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 19.314     ;
; 0.712 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 19.259     ;
; 0.735 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 19.228     ;
; 0.769 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 19.202     ;
; 0.821 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 19.142     ;
; 0.838 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.209     ;
; 0.855 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 19.116     ;
; 0.902 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 19.069     ;
; 0.907 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 19.056     ;
; 0.924 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.123     ;
; 0.963 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 19.020     ;
; 0.988 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.983     ;
; 0.993 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.970     ;
; 0.995 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.968     ;
; 1.010 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.953     ;
; 1.010 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.037     ;
; 1.045 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.926     ;
; 1.049 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.934     ;
; 1.049 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.922     ;
; 1.074 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.897     ;
; 1.079 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.884     ;
; 1.081 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.882     ;
; 1.096 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.867     ;
; 1.096 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.951     ;
; 1.131 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.840     ;
; 1.135 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.836     ;
; 1.149 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.814     ;
; 1.152 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.819     ;
; 1.160 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.811     ;
; 1.165 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.798     ;
; 1.173 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[6]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.784     ;
; 1.182 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.865     ;
; 1.217 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.754     ;
; 1.221 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.736     ;
; 1.225 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.746     ;
; 1.235 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.728     ;
; 1.238 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.733     ;
; 1.239 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.744     ;
; 1.240 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.717     ;
; 1.246 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.725     ;
; 1.259 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[6]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.698     ;
; 1.268 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.779     ;
; 1.269 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.082     ; 18.689     ;
; 1.270 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.693     ;
; 1.271 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.692     ;
; 1.286 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.677     ;
; 1.297 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[18]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.674     ;
; 1.299 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[90]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.061     ; 18.680     ;
; 1.303 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.668     ;
; 1.307 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.650     ;
; 1.311 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.660     ;
; 1.316 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[51]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.061     ; 18.663     ;
; 1.318 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.084     ; 18.638     ;
; 1.325 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.658     ;
; 1.325 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.646     ;
; 1.326 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.631     ;
; 1.332 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.639     ;
; 1.342 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.629     ;
; 1.347 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.061     ; 18.632     ;
; 1.354 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.693     ;
; 1.355 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.082     ; 18.603     ;
; 1.356 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.607     ;
; 1.357 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.606     ;
; 1.366 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.089     ; 18.585     ;
; 1.372 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.591     ;
; 1.378 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.080     ; 18.582     ;
; 1.383 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[18]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.588     ;
; 1.385 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[90]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.061     ; 18.594     ;
; 1.388 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][0]                                           ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.009      ; 18.661     ;
; 1.389 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.582     ;
; 1.389 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[51]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.094     ; 18.557     ;
; 1.392 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[59]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.565     ;
; 1.394 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.084     ; 18.562     ;
; 1.402 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[51]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.061     ; 18.577     ;
; 1.402 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[62]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.555     ;
; 1.404 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.084     ; 18.552     ;
; 1.410 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.080     ; 18.550     ;
; 1.411 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[7]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.546     ;
; 1.411 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.572     ;
; 1.411 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.560     ;
; 1.418 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.553     ;
; 1.428 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.543     ;
; 1.428 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.543     ;
; 1.430 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[60]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.527     ;
; 1.433 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.061     ; 18.546     ;
; 1.442 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[44]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.529     ;
; 1.443 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.520     ;
; 1.449 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.598     ;
; 1.449 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[6]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.508     ;
; 1.451 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.506     ;
; 1.452 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.089     ; 18.499     ;
; 1.456 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[5]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.501     ;
; 1.458 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.505     ;
; 1.463 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.500     ;
; 1.464 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[55]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.094     ; 18.482     ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Clock_divider:clock_divider1|counter[0]                    ; Clock_divider:clock_divider1|counter[0]                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[2]                    ; Clock_divider:clock_divider1|counter[2]                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_next_state.waiting_bits      ; ADC_Manager:ADC_Manager1|main_next_state.waiting_bits      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]       ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]       ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]       ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_next_state.waiting_preambule ; ADC_Manager:ADC_Manager1|main_next_state.waiting_preambule ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_next_state.sending_bits      ; ADC_Manager:ADC_Manager1|main_next_state.sending_bits      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[12][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[14][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[14][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[15][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[15][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[16][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[16][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[19][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[19][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[1][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[1][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[0][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[0][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[2][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[4][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[4][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[11][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[11][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[7][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[7][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[6][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[6][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[8][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[8][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[6][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[6][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[7][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[7][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[8][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[8][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[9][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[9][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][1]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][1]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[4][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[4][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[5][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[5][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[3][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[3][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[2][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[1][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[1][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[0][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[0][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][1]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][1]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[16][1]          ; ADC_Manager:ADC_Manager1|c_long_func_input[16][1]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[13][1]          ; ADC_Manager:ADC_Manager1|c_long_func_input[13][1]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[14][1]          ; ADC_Manager:ADC_Manager1|c_long_func_input[14][1]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][1]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][1]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[15][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[15][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[12][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[16][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[16][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[19][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[19][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[8][2]           ; ADC_Manager:ADC_Manager1|c_long_func_input[8][2]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[1][2]           ; ADC_Manager:ADC_Manager1|c_long_func_input[1][2]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[5][2]           ; ADC_Manager:ADC_Manager1|c_long_func_input[5][2]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[13][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[13][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[12][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[15][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[15][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[14][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[14][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[16][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[16][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][3]           ; ADC_Manager:ADC_Manager1|c_long_func_input[2][3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[5][3]           ; ADC_Manager:ADC_Manager1|c_long_func_input[5][3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[4][3]           ; ADC_Manager:ADC_Manager1|c_long_func_input[4][3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[6][3]           ; ADC_Manager:ADC_Manager1|c_long_func_input[6][3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[8][3]           ; ADC_Manager:ADC_Manager1|c_long_func_input[8][3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[9][3]           ; ADC_Manager:ADC_Manager1|c_long_func_input[9][3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[11][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[11][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][4]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][4]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[11][4]          ; ADC_Manager:ADC_Manager1|c_long_func_input[11][4]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[6][4]           ; ADC_Manager:ADC_Manager1|c_long_func_input[6][4]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[5][4]           ; ADC_Manager:ADC_Manager1|c_long_func_input[5][4]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[1][4]           ; ADC_Manager:ADC_Manager1|c_long_func_input[1][4]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[14][4]          ; ADC_Manager:ADC_Manager1|c_long_func_input[14][4]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][4]          ; ADC_Manager:ADC_Manager1|c_long_func_input[12][4]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][4]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][4]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][4]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][4]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[12][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[13][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[13][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[15][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[15][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[14][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[14][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[16][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[16][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[19][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[19][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[0][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[0][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[1][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[1][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[2][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[5][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[5][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[4][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[4][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[11][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[11][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[7][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[7][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[6][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[6][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][6]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][6]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[16][6]          ; ADC_Manager:ADC_Manager1|c_long_func_input[16][6]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[15][6]          ; ADC_Manager:ADC_Manager1|c_long_func_input[15][6]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][6]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][6]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[11][6]          ; ADC_Manager:ADC_Manager1|c_long_func_input[11][6]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][6]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][6]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[6][6]           ; ADC_Manager:ADC_Manager1|c_long_func_input[6][6]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[7][6]           ; ADC_Manager:ADC_Manager1|c_long_func_input[7][6]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_long_func_input[4][6]           ; ADC_Manager:ADC_Manager1|c_long_func_input[4][6]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 9.252 ; 9.252 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 9.252 ; 9.252 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.188 ; 8.188 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 8.185 ; 8.185 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 8.903 ; 8.903 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.596 ; 7.596 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.196 ; 8.196 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.647 ; 6.647 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.201 ; 7.201 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 7.596 ; 7.596 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 9.252 ; 9.252 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.188 ; 8.188 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 8.185 ; 8.185 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 8.903 ; 8.903 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.596 ; 7.596 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.196 ; 8.196 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.647 ; 6.647 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.201 ; 7.201 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 14.640 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 7.500  ; 0.000                 ;
; SYNC  ; 37.223 ; 0.000                 ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.640 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.354      ;
; 14.675 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.319      ;
; 14.685 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 5.357      ;
; 14.696 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.304      ;
; 14.706 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.294      ;
; 14.720 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 5.322      ;
; 14.731 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.269      ;
; 14.741 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.259      ;
; 14.769 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.225      ;
; 14.797 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.195      ;
; 14.804 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.190      ;
; 14.814 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 5.228      ;
; 14.825 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.175      ;
; 14.826 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.020     ; 5.186      ;
; 14.832 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.160      ;
; 14.835 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.165      ;
; 14.839 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.155      ;
; 14.844 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.150      ;
; 14.849 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 5.193      ;
; 14.860 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.140      ;
; 14.861 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.020     ; 5.151      ;
; 14.864 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.136      ;
; 14.869 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.123      ;
; 14.870 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.130      ;
; 14.874 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.120      ;
; 14.875 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.117      ;
; 14.879 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.115      ;
; 14.884 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 5.158      ;
; 14.884 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.116      ;
; 14.890 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.102      ;
; 14.895 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.105      ;
; 14.898 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[6]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.094      ;
; 14.899 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.101      ;
; 14.902 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.098      ;
; 14.904 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.088      ;
; 14.905 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.095      ;
; 14.909 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.085      ;
; 14.910 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.082      ;
; 14.911 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[72]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.105      ;
; 14.913 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.079      ;
; 14.916 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.084      ;
; 14.919 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 5.123      ;
; 14.919 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.081      ;
; 14.925 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.067      ;
; 14.926 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.066      ;
; 14.927 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[78]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.037     ; 5.068      ;
; 14.930 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.070      ;
; 14.932 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[51]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.050     ; 5.050      ;
; 14.933 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[6]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.059      ;
; 14.937 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.063      ;
; 14.940 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.046     ; 5.046      ;
; 14.940 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.060      ;
; 14.941 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.051      ;
; 14.944 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.050      ;
; 14.944 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.023     ; 5.065      ;
; 14.946 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[62]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.046      ;
; 14.946 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[72]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.070      ;
; 14.948 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.044      ;
; 14.951 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.049      ;
; 14.954 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 5.088      ;
; 14.955 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.020     ; 5.057      ;
; 14.961 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.031      ;
; 14.962 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[78]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.037     ; 5.033      ;
; 14.965 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.035      ;
; 14.967 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[51]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.050     ; 5.015      ;
; 14.968 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[59]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.024      ;
; 14.973 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.021      ;
; 14.974 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[76]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.037     ; 5.021      ;
; 14.975 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.046     ; 5.011      ;
; 14.975 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.025      ;
; 14.976 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.016      ;
; 14.976 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.026     ; 5.030      ;
; 14.977 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.045     ; 5.010      ;
; 14.977 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[90]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.023     ; 5.032      ;
; 14.978 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.006      ;
; 14.979 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.015      ;
; 14.979 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.023     ; 5.030      ;
; 14.981 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[62]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.011      ;
; 14.983 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[44]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.017      ;
; 14.984 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.046     ; 5.002      ;
; 14.989 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 5.053      ;
; 14.990 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.020     ; 5.022      ;
; 14.993 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[43]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.007      ;
; 14.993 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.007      ;
; 14.994 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[57]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.046     ; 4.992      ;
; 14.994 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[73]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.016     ; 5.022      ;
; 14.996 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 4.996      ;
; 14.998 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 4.994      ;
; 14.998 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[18]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.026     ; 5.008      ;
; 15.000 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[51]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.023     ; 5.009      ;
; 15.000 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 5.000      ;
; 15.001 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[60]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 4.991      ;
; 15.003 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 4.997      ;
; 15.003 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[59]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 4.989      ;
; 15.003 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[67]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 4.997      ;
; 15.006 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.026     ; 5.000      ;
; 15.008 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[57]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 4.992      ;
; 15.008 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 4.986      ;
; 15.008 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[45]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.032     ; 4.992      ;
; 15.009 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[76]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.037     ; 4.986      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Clock_divider:clock_divider1|counter[0]                    ; Clock_divider:clock_divider1|counter[0]                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[2]                    ; Clock_divider:clock_divider1|counter[2]                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_next_state.waiting_bits      ; ADC_Manager:ADC_Manager1|main_next_state.waiting_bits      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]       ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]       ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]       ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_next_state.waiting_preambule ; ADC_Manager:ADC_Manager1|main_next_state.waiting_preambule ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_next_state.sending_bits      ; ADC_Manager:ADC_Manager1|main_next_state.sending_bits      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[12][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[14][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[14][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[15][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[15][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[16][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[16][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[19][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[19][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[1][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[1][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[0][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[0][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[2][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[4][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[4][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[11][0]          ; ADC_Manager:ADC_Manager1|c_long_func_input[11][0]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[7][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[7][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[6][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[6][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[8][0]           ; ADC_Manager:ADC_Manager1|c_long_func_input[8][0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[6][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[6][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[7][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[7][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[8][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[8][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[9][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[9][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][1]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][1]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[4][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[4][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[5][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[5][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[3][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[3][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[2][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[1][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[1][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[0][1]           ; ADC_Manager:ADC_Manager1|c_long_func_input[0][1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][1]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][1]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[16][1]          ; ADC_Manager:ADC_Manager1|c_long_func_input[16][1]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[13][1]          ; ADC_Manager:ADC_Manager1|c_long_func_input[13][1]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[14][1]          ; ADC_Manager:ADC_Manager1|c_long_func_input[14][1]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][1]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][1]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[15][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[15][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[12][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[16][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[16][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[19][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[19][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][2]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][2]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[8][2]           ; ADC_Manager:ADC_Manager1|c_long_func_input[8][2]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[1][2]           ; ADC_Manager:ADC_Manager1|c_long_func_input[1][2]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[5][2]           ; ADC_Manager:ADC_Manager1|c_long_func_input[5][2]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[13][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[13][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[12][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[15][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[15][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[14][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[14][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[16][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[16][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][3]           ; ADC_Manager:ADC_Manager1|c_long_func_input[2][3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[5][3]           ; ADC_Manager:ADC_Manager1|c_long_func_input[5][3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[4][3]           ; ADC_Manager:ADC_Manager1|c_long_func_input[4][3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[6][3]           ; ADC_Manager:ADC_Manager1|c_long_func_input[6][3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[8][3]           ; ADC_Manager:ADC_Manager1|c_long_func_input[8][3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[9][3]           ; ADC_Manager:ADC_Manager1|c_long_func_input[9][3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[11][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[11][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][3]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][3]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][4]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][4]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[11][4]          ; ADC_Manager:ADC_Manager1|c_long_func_input[11][4]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[6][4]           ; ADC_Manager:ADC_Manager1|c_long_func_input[6][4]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[5][4]           ; ADC_Manager:ADC_Manager1|c_long_func_input[5][4]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[1][4]           ; ADC_Manager:ADC_Manager1|c_long_func_input[1][4]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[14][4]          ; ADC_Manager:ADC_Manager1|c_long_func_input[14][4]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][4]          ; ADC_Manager:ADC_Manager1|c_long_func_input[12][4]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][4]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][4]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][4]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][4]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[12][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[13][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[13][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[15][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[15][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[14][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[14][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[16][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[16][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[19][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[19][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[0][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[0][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[1][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[1][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[2][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[5][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[5][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[4][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[4][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[11][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[11][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][5]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][5]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[7][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[7][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[6][5]           ; ADC_Manager:ADC_Manager1|c_long_func_input[6][5]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[17][6]          ; ADC_Manager:ADC_Manager1|c_long_func_input[17][6]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[16][6]          ; ADC_Manager:ADC_Manager1|c_long_func_input[16][6]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[15][6]          ; ADC_Manager:ADC_Manager1|c_long_func_input[15][6]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[18][6]          ; ADC_Manager:ADC_Manager1|c_long_func_input[18][6]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[11][6]          ; ADC_Manager:ADC_Manager1|c_long_func_input[11][6]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[10][6]          ; ADC_Manager:ADC_Manager1|c_long_func_input[10][6]          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[6][6]           ; ADC_Manager:ADC_Manager1|c_long_func_input[6][6]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[7][6]           ; ADC_Manager:ADC_Manager1|c_long_func_input[7][6]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_long_func_input[4][6]           ; ADC_Manager:ADC_Manager1|c_long_func_input[4][6]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 4.103 ; 4.103 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 4.103 ; 4.103 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.795 ; 3.795 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.796 ; 3.796 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 4.002 ; 4.002 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.543 ; 3.543 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.801 ; 3.801 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.934 ; 2.934 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.424 ; 3.424 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.543 ; 3.543 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 4.103 ; 4.103 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.795 ; 3.795 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.796 ; 3.796 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 4.002 ; 4.002 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.543 ; 3.543 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.801 ; 3.801 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.934 ; 2.934 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.424 ; 3.424 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.373 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CLK             ; 0.373 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 36.000              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 9.252 ; 9.252 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 9.252 ; 9.252 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.188 ; 8.188 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 8.185 ; 8.185 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 8.903 ; 8.903 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.596 ; 7.596 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.196 ; 8.196 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.647 ; 6.647 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.201 ; 7.201 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.543 ; 3.543 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 4.103 ; 4.103 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.795 ; 3.795 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.796 ; 3.796 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 4.002 ; 4.002 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.543 ; 3.543 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.801 ; 3.801 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.934 ; 2.934 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.424 ; 3.424 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 14844171 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 14844171 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 30 20:25:04 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.373
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.373         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    36.000         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 14.640
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.640         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 CLK 
    Info (332119):    37.223         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4579 megabytes
    Info: Processing ended: Mon Jan 30 20:25:05 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


