// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fadd_32ns_32nbkb.h"
#include "cnn_fmul_32ns_32ncud.h"
#include "cnn_fcmp_32ns_32ndEe.h"
#include "cnn_mac_muladd_6neOg.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<10> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<32> > input_r_q1;
    sc_out< sc_lv<12> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_out< sc_lv<12> > conv_out_address1;
    sc_out< sc_logic > conv_out_ce1;
    sc_out< sc_logic > conv_out_we1;
    sc_out< sc_lv<32> > conv_out_d1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U1;
    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U2;
    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U3;
    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U4;
    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U5;
    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U6;
    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U7;
    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U8;
    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U9;
    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U10;
    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U11;
    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U12;
    cnn_fmul_32ns_32ncud<1,2,32,32,32>* cnn_fmul_32ns_32ncud_U13;
    cnn_fmul_32ns_32ncud<1,2,32,32,32>* cnn_fmul_32ns_32ncud_U14;
    cnn_fmul_32ns_32ncud<1,2,32,32,32>* cnn_fmul_32ns_32ncud_U15;
    cnn_fmul_32ns_32ncud<1,2,32,32,32>* cnn_fmul_32ns_32ncud_U16;
    cnn_fmul_32ns_32ncud<1,2,32,32,32>* cnn_fmul_32ns_32ncud_U17;
    cnn_fmul_32ns_32ncud<1,2,32,32,32>* cnn_fmul_32ns_32ncud_U18;
    cnn_fmul_32ns_32ncud<1,2,32,32,32>* cnn_fmul_32ns_32ncud_U19;
    cnn_fmul_32ns_32ncud<1,2,32,32,32>* cnn_fmul_32ns_32ncud_U20;
    cnn_fmul_32ns_32ncud<1,2,32,32,32>* cnn_fmul_32ns_32ncud_U21;
    cnn_fmul_32ns_32ncud<1,2,32,32,32>* cnn_fmul_32ns_32ncud_U22;
    cnn_fmul_32ns_32ncud<1,2,32,32,32>* cnn_fmul_32ns_32ncud_U23;
    cnn_fcmp_32ns_32ndEe<1,2,32,32,1>* cnn_fcmp_32ns_32ndEe_U24;
    cnn_fcmp_32ns_32ndEe<1,2,32,32,1>* cnn_fcmp_32ns_32ndEe_U25;
    cnn_mac_muladd_6neOg<1,1,6,5,5,10>* cnn_mac_muladd_6neOg_U26;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten_reg_342;
    sc_signal< sc_lv<5> > r_0_reg_353;
    sc_signal< sc_lv<5> > c_0_reg_365;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state28_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state38_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state43_pp0_stage1_iter8;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1273;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state29_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state34_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state39_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state44_pp0_stage2_iter8;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state30_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state35_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state40_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state45_pp0_stage3_iter8;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state21_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state26_pp0_stage4_iter4;
    sc_signal< bool > ap_block_state31_pp0_stage4_iter5;
    sc_signal< bool > ap_block_state36_pp0_stage4_iter6;
    sc_signal< bool > ap_block_state41_pp0_stage4_iter7;
    sc_signal< bool > ap_block_state46_pp0_stage4_iter8;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > reg_577;
    sc_signal< sc_lv<32> > reg_586;
    sc_signal< sc_lv<32> > grp_fu_406_p2;
    sc_signal< sc_lv<32> > reg_599;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1273_pp0_iter7_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1273_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_410_p2;
    sc_signal< sc_lv<32> > reg_605;
    sc_signal< sc_lv<5> > r_fu_611_p2;
    sc_signal< sc_lv<5> > r_reg_1268;
    sc_signal< sc_lv<1> > icmp_ln8_fu_617_p2;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1273_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1273_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1273_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1273_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1273_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1273_pp0_iter6_reg;
    sc_signal< sc_lv<10> > add_ln8_fu_623_p2;
    sc_signal< sc_lv<10> > add_ln8_reg_1277;
    sc_signal< sc_lv<1> > icmp_ln11_fu_629_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1282;
    sc_signal< sc_lv<5> > select_ln30_fu_635_p3;
    sc_signal< sc_lv<5> > select_ln30_reg_1288;
    sc_signal< sc_lv<5> > select_ln30_reg_1288_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln30_reg_1288_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln30_reg_1288_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln30_reg_1288_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln30_reg_1288_pp0_iter5_reg;
    sc_signal< sc_lv<5> > select_ln30_reg_1288_pp0_iter6_reg;
    sc_signal< sc_lv<5> > select_ln30_reg_1288_pp0_iter7_reg;
    sc_signal< sc_lv<5> > select_ln30_reg_1288_pp0_iter8_reg;
    sc_signal< sc_lv<5> > select_ln30_1_fu_643_p3;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1294;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1294_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1294_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1294_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1294_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1294_pp0_iter5_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1294_pp0_iter6_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1294_pp0_iter7_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1294_pp0_iter8_reg;
    sc_signal< sc_lv<11> > sub_ln23_fu_675_p2;
    sc_signal< sc_lv<11> > sub_ln23_reg_1300;
    sc_signal< sc_lv<11> > zext_ln23_7_fu_681_p1;
    sc_signal< sc_lv<11> > zext_ln23_7_reg_1305;
    sc_signal< sc_lv<5> > c_fu_696_p2;
    sc_signal< sc_lv<5> > c_reg_1316;
    sc_signal< sc_lv<11> > zext_ln23_10_fu_702_p1;
    sc_signal< sc_lv<11> > zext_ln23_10_reg_1321;
    sc_signal< sc_lv<11> > sub_ln23_1_fu_753_p2;
    sc_signal< sc_lv<11> > sub_ln23_1_reg_1332;
    sc_signal< sc_lv<5> > add_ln30_fu_766_p2;
    sc_signal< sc_lv<5> > add_ln30_reg_1338;
    sc_signal< sc_lv<11> > zext_ln23_13_fu_787_p1;
    sc_signal< sc_lv<11> > zext_ln23_13_reg_1349;
    sc_signal< sc_lv<11> > add_ln23_4_fu_829_p2;
    sc_signal< sc_lv<11> > add_ln23_4_reg_1360;
    sc_signal< sc_lv<32> > grp_fu_436_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_1365;
    sc_signal< sc_lv<11> > add_ln23_8_fu_843_p2;
    sc_signal< sc_lv<11> > add_ln23_8_reg_1375;
    sc_signal< sc_lv<32> > grp_fu_442_p2;
    sc_signal< sc_lv<32> > tmp_0_0_1_reg_1380;
    sc_signal< sc_lv<11> > add_ln23_11_fu_857_p2;
    sc_signal< sc_lv<11> > add_ln23_11_reg_1390;
    sc_signal< sc_lv<32> > grp_fu_448_p2;
    sc_signal< sc_lv<32> > tmp_1_38_reg_1395;
    sc_signal< sc_lv<32> > grp_fu_454_p2;
    sc_signal< sc_lv<32> > tmp_1_0_1_reg_1400;
    sc_signal< sc_lv<32> > grp_fu_460_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_1405;
    sc_signal< sc_lv<32> > grp_fu_466_p2;
    sc_signal< sc_lv<32> > tmp_2_0_1_reg_1410;
    sc_signal< sc_lv<32> > grp_fu_472_p2;
    sc_signal< sc_lv<32> > tmp_3_reg_1415;
    sc_signal< sc_lv<32> > grp_fu_478_p2;
    sc_signal< sc_lv<32> > tmp_3_0_1_reg_1420;
    sc_signal< sc_lv<32> > grp_fu_484_p2;
    sc_signal< sc_lv<32> > tmp_4_reg_1425;
    sc_signal< sc_lv<32> > grp_fu_490_p2;
    sc_signal< sc_lv<32> > tmp_4_0_1_reg_1430;
    sc_signal< sc_lv<32> > grp_fu_496_p2;
    sc_signal< sc_lv<32> > tmp_5_reg_1435;
    sc_signal< sc_lv<32> > tmp_0_0_2_reg_1450;
    sc_signal< sc_lv<32> > tmp_0_0_2_reg_1450_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1455;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1455_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1455_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_0_2_reg_1460;
    sc_signal< sc_lv<32> > tmp_1_0_2_reg_1460_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1465;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1465_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1465_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_1470;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_1470_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1475;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1475_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1475_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_3_0_2_reg_1480;
    sc_signal< sc_lv<32> > tmp_3_0_2_reg_1480_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_3_1_reg_1485;
    sc_signal< sc_lv<32> > tmp_3_1_reg_1485_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_3_1_reg_1485_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_4_0_2_reg_1490;
    sc_signal< sc_lv<32> > tmp_4_0_2_reg_1490_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_5_0_1_reg_1495;
    sc_signal< sc_lv<32> > tmp_5_0_2_reg_1500;
    sc_signal< sc_lv<32> > tmp_5_0_2_reg_1500_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_1_reg_1510;
    sc_signal< sc_lv<32> > tmp_0_1_1_reg_1510_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_1_reg_1510_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_1515;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_1515_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_1515_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_1515_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1520;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1520_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1520_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1525;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1525_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1525_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1525_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_1530;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_1530_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_1530_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_1535;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_1535_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_1535_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_1535_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_3_1_1_reg_1540;
    sc_signal< sc_lv<32> > tmp_3_1_1_reg_1540_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_3_1_1_reg_1540_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_4_1_reg_1545;
    sc_signal< sc_lv<32> > tmp_4_1_reg_1545_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_4_1_reg_1545_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_4_1_1_reg_1550;
    sc_signal< sc_lv<32> > tmp_4_1_1_reg_1550_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_4_1_1_reg_1550_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_5_1_reg_1555;
    sc_signal< sc_lv<32> > tmp_5_1_reg_1555_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_5_1_reg_1555_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_5_1_1_reg_1560;
    sc_signal< sc_lv<32> > tmp_5_1_1_reg_1560_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_5_1_1_reg_1560_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1565;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1565_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1565_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1565_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1565_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_1570;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_1570_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_1570_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_1570_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_1570_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_1570_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1575;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1575_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1575_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1575_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1575_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1580;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1580_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1580_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1580_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1580_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1580_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1585;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1585_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1585_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1585_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1585_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_3_1_2_reg_1590;
    sc_signal< sc_lv<32> > tmp_3_1_2_reg_1590_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_3_1_2_reg_1590_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_3_1_2_reg_1590_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_3_2_reg_1595;
    sc_signal< sc_lv<32> > tmp_3_2_reg_1595_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_3_2_reg_1595_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_3_2_reg_1595_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_3_2_reg_1595_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_4_1_2_reg_1600;
    sc_signal< sc_lv<32> > tmp_4_1_2_reg_1600_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_4_1_2_reg_1600_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_4_1_2_reg_1600_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_4_2_reg_1605;
    sc_signal< sc_lv<32> > tmp_4_2_reg_1605_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_4_2_reg_1605_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_4_2_reg_1605_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_4_2_reg_1605_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_5_1_2_reg_1610;
    sc_signal< sc_lv<32> > tmp_5_1_2_reg_1610_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_5_1_2_reg_1610_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_5_1_2_reg_1610_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_5_2_reg_1615;
    sc_signal< sc_lv<32> > tmp_5_2_reg_1615_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_5_2_reg_1615_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_5_2_reg_1615_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_5_2_reg_1615_pp0_iter5_reg;
    sc_signal< sc_lv<32> > grp_fu_376_p2;
    sc_signal< sc_lv<32> > w_sum_6_reg_1620;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_1625;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_1625_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_1625_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_1625_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_1625_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_1625_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_381_p2;
    sc_signal< sc_lv<32> > w_sum_4_1_reg_1630;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1635;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1635_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1635_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1635_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1635_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1635_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_386_p2;
    sc_signal< sc_lv<32> > w_sum_4_2_reg_1640;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_1645;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_1645_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_1645_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_1645_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_1645_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_1650;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_1650_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_1650_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_1650_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_1650_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_1650_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_391_p2;
    sc_signal< sc_lv<32> > w_sum_4_3_reg_1655;
    sc_signal< sc_lv<32> > tmp_3_2_1_reg_1660;
    sc_signal< sc_lv<32> > tmp_3_2_1_reg_1660_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_3_2_1_reg_1660_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_3_2_1_reg_1660_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_3_2_1_reg_1660_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_3_2_2_reg_1665;
    sc_signal< sc_lv<32> > tmp_3_2_2_reg_1665_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_3_2_2_reg_1665_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_3_2_2_reg_1665_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_3_2_2_reg_1665_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_3_2_2_reg_1665_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_396_p2;
    sc_signal< sc_lv<32> > w_sum_4_4_reg_1670;
    sc_signal< sc_lv<32> > tmp_4_2_1_reg_1675;
    sc_signal< sc_lv<32> > tmp_4_2_1_reg_1675_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_4_2_1_reg_1675_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_4_2_1_reg_1675_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_4_2_1_reg_1675_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_4_2_2_reg_1680;
    sc_signal< sc_lv<32> > tmp_4_2_2_reg_1680_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_4_2_2_reg_1680_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_4_2_2_reg_1680_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_4_2_2_reg_1680_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_4_2_2_reg_1680_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_401_p2;
    sc_signal< sc_lv<32> > w_sum_4_5_reg_1685;
    sc_signal< sc_lv<32> > tmp_5_2_1_reg_1690;
    sc_signal< sc_lv<32> > tmp_5_2_1_reg_1690_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_5_2_1_reg_1690_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_5_2_1_reg_1690_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_5_2_1_reg_1690_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_5_2_2_reg_1695;
    sc_signal< sc_lv<32> > tmp_5_2_2_reg_1695_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_5_2_2_reg_1695_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_5_2_2_reg_1695_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_5_2_2_reg_1695_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_5_2_2_reg_1695_pp0_iter6_reg;
    sc_signal< sc_lv<32> > w_sum_4_0_0_1_reg_1700;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > w_sum_4_1_0_1_reg_1705;
    sc_signal< sc_lv<32> > w_sum_4_2_0_1_reg_1710;
    sc_signal< sc_lv<32> > w_sum_4_3_0_1_reg_1715;
    sc_signal< sc_lv<32> > w_sum_4_4_0_1_reg_1720;
    sc_signal< sc_lv<32> > w_sum_4_5_0_1_reg_1725;
    sc_signal< sc_lv<32> > w_sum_4_0_0_2_reg_1730;
    sc_signal< sc_lv<32> > w_sum_4_1_0_2_reg_1735;
    sc_signal< sc_lv<32> > w_sum_4_2_0_2_reg_1740;
    sc_signal< sc_lv<32> > w_sum_4_3_0_2_reg_1745;
    sc_signal< sc_lv<32> > w_sum_4_4_0_2_reg_1750;
    sc_signal< sc_lv<32> > w_sum_4_5_0_2_reg_1755;
    sc_signal< sc_lv<32> > w_sum_4_0_1_reg_1760;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > w_sum_4_1_1_reg_1765;
    sc_signal< sc_lv<32> > w_sum_4_2_1_reg_1770;
    sc_signal< sc_lv<32> > w_sum_4_3_1_reg_1775;
    sc_signal< sc_lv<32> > w_sum_4_4_1_reg_1780;
    sc_signal< sc_lv<32> > w_sum_4_5_1_reg_1785;
    sc_signal< sc_lv<32> > w_sum_4_0_1_1_reg_1790;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > w_sum_4_1_1_1_reg_1795;
    sc_signal< sc_lv<32> > w_sum_4_2_1_1_reg_1800;
    sc_signal< sc_lv<32> > w_sum_4_3_1_1_reg_1805;
    sc_signal< sc_lv<32> > w_sum_4_4_1_1_reg_1810;
    sc_signal< sc_lv<32> > w_sum_4_5_1_1_reg_1815;
    sc_signal< sc_lv<32> > w_sum_4_0_1_2_reg_1820;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > w_sum_4_1_1_2_reg_1825;
    sc_signal< sc_lv<32> > grp_fu_414_p2;
    sc_signal< sc_lv<32> > w_sum_4_2_1_2_reg_1830;
    sc_signal< sc_lv<32> > grp_fu_418_p2;
    sc_signal< sc_lv<32> > w_sum_4_3_1_2_reg_1835;
    sc_signal< sc_lv<32> > grp_fu_422_p2;
    sc_signal< sc_lv<32> > w_sum_4_4_1_2_reg_1840;
    sc_signal< sc_lv<32> > grp_fu_426_p2;
    sc_signal< sc_lv<32> > w_sum_4_5_1_2_reg_1845;
    sc_signal< sc_lv<32> > w_sum_4_0_2_reg_1850;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > w_sum_4_1_2_reg_1855;
    sc_signal< sc_lv<32> > w_sum_4_2_2_reg_1860;
    sc_signal< sc_lv<32> > w_sum_4_3_2_reg_1865;
    sc_signal< sc_lv<32> > w_sum_4_4_2_reg_1870;
    sc_signal< sc_lv<32> > w_sum_4_5_2_reg_1875;
    sc_signal< sc_lv<32> > w_sum_4_0_2_1_reg_1880;
    sc_signal< sc_lv<32> > w_sum_4_1_2_1_reg_1885;
    sc_signal< sc_lv<32> > w_sum_4_2_2_1_reg_1890;
    sc_signal< sc_lv<32> > w_sum_4_3_2_1_reg_1895;
    sc_signal< sc_lv<32> > w_sum_4_4_2_1_reg_1900;
    sc_signal< sc_lv<32> > w_sum_4_5_2_1_reg_1905;
    sc_signal< sc_lv<32> > w_sum_4_2_2_2_reg_1910;
    sc_signal< sc_lv<32> > w_sum_4_3_2_2_reg_1915;
    sc_signal< sc_lv<32> > w_sum_4_4_2_2_reg_1920;
    sc_signal< sc_lv<32> > w_sum_4_5_2_2_reg_1925;
    sc_signal< sc_lv<32> > w_sum_2_reg_1930;
    sc_signal< sc_lv<32> > w_sum_3_reg_1937;
    sc_signal< sc_lv<32> > w_sum_4_reg_1944;
    sc_signal< sc_lv<32> > w_sum_5_reg_1951;
    sc_signal< sc_lv<13> > sub_ln30_fu_898_p2;
    sc_signal< sc_lv<13> > sub_ln30_reg_1958;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_346_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_r_0_phi_fu_357_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_c_0_phi_fu_369_p4;
    sc_signal< sc_lv<64> > zext_ln23_8_fu_691_p1;
    sc_signal< sc_lv<64> > zext_ln23_11_fu_712_p1;
    sc_signal< sc_lv<64> > zext_ln23_9_fu_777_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln23_14_fu_796_p1;
    sc_signal< sc_lv<64> > zext_ln23_12_fu_838_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln23_15_fu_852_p1;
    sc_signal< sc_lv<64> > sext_ln23_fu_862_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > sext_ln23_1_fu_866_p1;
    sc_signal< sc_lv<64> > sext_ln23_2_fu_870_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln30_2_fu_904_p1;
    sc_signal< sc_lv<64> > zext_ln30_3_fu_915_p1;
    sc_signal< sc_lv<64> > zext_ln30_4_fu_1027_p1;
    sc_signal< sc_lv<64> > zext_ln30_5_fu_1037_p1;
    sc_signal< sc_lv<64> > zext_ln30_6_fu_1145_p1;
    sc_signal< sc_lv<64> > zext_ln30_7_fu_1155_p1;
    sc_signal< sc_lv<32> > select_ln29_fu_962_p3;
    sc_signal< sc_lv<32> > select_ln29_1_fu_1013_p3;
    sc_signal< sc_lv<32> > select_ln29_2_fu_1083_p3;
    sc_signal< sc_lv<32> > select_ln29_3_fu_1132_p3;
    sc_signal< sc_lv<32> > select_ln29_4_fu_1201_p3;
    sc_signal< sc_lv<32> > select_ln29_5_fu_1250_p3;
    sc_signal< sc_lv<32> > grp_fu_376_p0;
    sc_signal< sc_lv<32> > grp_fu_376_p1;
    sc_signal< sc_lv<32> > grp_fu_381_p0;
    sc_signal< sc_lv<32> > grp_fu_381_p1;
    sc_signal< sc_lv<32> > grp_fu_386_p0;
    sc_signal< sc_lv<32> > grp_fu_386_p1;
    sc_signal< sc_lv<32> > grp_fu_391_p0;
    sc_signal< sc_lv<32> > grp_fu_391_p1;
    sc_signal< sc_lv<32> > grp_fu_396_p0;
    sc_signal< sc_lv<32> > grp_fu_396_p1;
    sc_signal< sc_lv<32> > grp_fu_401_p0;
    sc_signal< sc_lv<32> > grp_fu_401_p1;
    sc_signal< sc_lv<32> > grp_fu_406_p0;
    sc_signal< sc_lv<32> > grp_fu_406_p1;
    sc_signal< sc_lv<32> > grp_fu_410_p0;
    sc_signal< sc_lv<32> > grp_fu_410_p1;
    sc_signal< sc_lv<32> > grp_fu_414_p0;
    sc_signal< sc_lv<32> > grp_fu_414_p1;
    sc_signal< sc_lv<32> > grp_fu_418_p0;
    sc_signal< sc_lv<32> > grp_fu_418_p1;
    sc_signal< sc_lv<32> > grp_fu_422_p0;
    sc_signal< sc_lv<32> > grp_fu_422_p1;
    sc_signal< sc_lv<32> > grp_fu_426_p0;
    sc_signal< sc_lv<32> > grp_fu_426_p1;
    sc_signal< sc_lv<32> > grp_fu_436_p1;
    sc_signal< sc_lv<32> > grp_fu_442_p0;
    sc_signal< sc_lv<32> > grp_fu_442_p1;
    sc_signal< sc_lv<32> > grp_fu_448_p0;
    sc_signal< sc_lv<32> > grp_fu_448_p1;
    sc_signal< sc_lv<32> > grp_fu_454_p0;
    sc_signal< sc_lv<32> > grp_fu_454_p1;
    sc_signal< sc_lv<32> > grp_fu_460_p0;
    sc_signal< sc_lv<32> > grp_fu_460_p1;
    sc_signal< sc_lv<32> > grp_fu_466_p0;
    sc_signal< sc_lv<32> > grp_fu_466_p1;
    sc_signal< sc_lv<32> > grp_fu_472_p0;
    sc_signal< sc_lv<32> > grp_fu_472_p1;
    sc_signal< sc_lv<32> > grp_fu_478_p0;
    sc_signal< sc_lv<32> > grp_fu_478_p1;
    sc_signal< sc_lv<32> > grp_fu_484_p0;
    sc_signal< sc_lv<32> > grp_fu_484_p1;
    sc_signal< sc_lv<32> > grp_fu_490_p0;
    sc_signal< sc_lv<32> > grp_fu_490_p1;
    sc_signal< sc_lv<32> > grp_fu_496_p1;
    sc_signal< sc_lv<32> > grp_fu_550_p0;
    sc_signal< sc_lv<32> > grp_fu_556_p0;
    sc_signal< sc_lv<10> > tmp_fu_651_p3;
    sc_signal< sc_lv<7> > tmp_19_fu_663_p3;
    sc_signal< sc_lv<11> > zext_ln23_fu_659_p1;
    sc_signal< sc_lv<11> > zext_ln23_1_fu_671_p1;
    sc_signal< sc_lv<11> > add_ln23_2_fu_685_p2;
    sc_signal< sc_lv<11> > add_ln23_6_fu_706_p2;
    sc_signal< sc_lv<5> > add_ln23_fu_717_p2;
    sc_signal< sc_lv<5> > select_ln30_2_fu_723_p3;
    sc_signal< sc_lv<10> > tmp_20_fu_729_p3;
    sc_signal< sc_lv<7> > tmp_21_fu_741_p3;
    sc_signal< sc_lv<11> > zext_ln23_2_fu_737_p1;
    sc_signal< sc_lv<11> > zext_ln23_3_fu_749_p1;
    sc_signal< sc_lv<5> > select_ln30_3_fu_759_p3;
    sc_signal< sc_lv<11> > add_ln23_3_fu_772_p2;
    sc_signal< sc_lv<5> > add_ln23_1_fu_782_p2;
    sc_signal< sc_lv<11> > add_ln23_9_fu_791_p2;
    sc_signal< sc_lv<10> > tmp_22_fu_801_p3;
    sc_signal< sc_lv<7> > tmp_23_fu_812_p3;
    sc_signal< sc_lv<11> > zext_ln23_4_fu_808_p1;
    sc_signal< sc_lv<11> > zext_ln23_5_fu_819_p1;
    sc_signal< sc_lv<11> > sub_ln23_2_fu_823_p2;
    sc_signal< sc_lv<11> > add_ln23_7_fu_834_p2;
    sc_signal< sc_lv<11> > add_ln23_10_fu_848_p2;
    sc_signal< sc_lv<10> > grp_fu_1258_p3;
    sc_signal< sc_lv<11> > tmp_24_fu_887_p3;
    sc_signal< sc_lv<13> > p_shl_cast_fu_880_p3;
    sc_signal< sc_lv<13> > zext_ln30_1_fu_894_p1;
    sc_signal< sc_lv<13> > or_ln30_fu_909_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_920_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_924_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_934_p1;
    sc_signal< sc_lv<1> > icmp_ln29_7_fu_944_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_938_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_950_p2;
    sc_signal< sc_lv<1> > grp_fu_550_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_956_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_3_fu_971_p1;
    sc_signal< sc_lv<8> > tmp_9_fu_975_p4;
    sc_signal< sc_lv<23> > trunc_ln29_3_fu_985_p1;
    sc_signal< sc_lv<1> > icmp_ln29_9_fu_995_p2;
    sc_signal< sc_lv<1> > icmp_ln29_8_fu_989_p2;
    sc_signal< sc_lv<1> > or_ln29_3_fu_1001_p2;
    sc_signal< sc_lv<1> > grp_fu_556_p2;
    sc_signal< sc_lv<1> > and_ln29_3_fu_1007_p2;
    sc_signal< sc_lv<13> > add_ln30_2_fu_1022_p2;
    sc_signal< sc_lv<13> > add_ln30_3_fu_1032_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_4_fu_1042_p1;
    sc_signal< sc_lv<8> > tmp_11_fu_1045_p4;
    sc_signal< sc_lv<23> > trunc_ln29_4_fu_1055_p1;
    sc_signal< sc_lv<1> > icmp_ln29_11_fu_1065_p2;
    sc_signal< sc_lv<1> > icmp_ln29_10_fu_1059_p2;
    sc_signal< sc_lv<1> > or_ln29_4_fu_1071_p2;
    sc_signal< sc_lv<1> > and_ln29_4_fu_1077_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_5_fu_1091_p1;
    sc_signal< sc_lv<8> > tmp_13_fu_1094_p4;
    sc_signal< sc_lv<23> > trunc_ln29_5_fu_1104_p1;
    sc_signal< sc_lv<1> > icmp_ln29_13_fu_1114_p2;
    sc_signal< sc_lv<1> > icmp_ln29_12_fu_1108_p2;
    sc_signal< sc_lv<1> > or_ln29_5_fu_1120_p2;
    sc_signal< sc_lv<1> > and_ln29_5_fu_1126_p2;
    sc_signal< sc_lv<13> > add_ln30_4_fu_1140_p2;
    sc_signal< sc_lv<13> > add_ln30_5_fu_1150_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_6_fu_1160_p1;
    sc_signal< sc_lv<8> > tmp_15_fu_1163_p4;
    sc_signal< sc_lv<23> > trunc_ln29_6_fu_1173_p1;
    sc_signal< sc_lv<1> > icmp_ln29_15_fu_1183_p2;
    sc_signal< sc_lv<1> > icmp_ln29_14_fu_1177_p2;
    sc_signal< sc_lv<1> > or_ln29_6_fu_1189_p2;
    sc_signal< sc_lv<1> > and_ln29_6_fu_1195_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_7_fu_1209_p1;
    sc_signal< sc_lv<8> > tmp_17_fu_1212_p4;
    sc_signal< sc_lv<23> > trunc_ln29_7_fu_1222_p1;
    sc_signal< sc_lv<1> > icmp_ln29_17_fu_1232_p2;
    sc_signal< sc_lv<1> > icmp_ln29_16_fu_1226_p2;
    sc_signal< sc_lv<1> > or_ln29_7_fu_1238_p2;
    sc_signal< sc_lv<1> > and_ln29_7_fu_1244_p2;
    sc_signal< sc_lv<6> > grp_fu_1258_p0;
    sc_signal< sc_lv<5> > grp_fu_1258_p1;
    sc_signal< sc_lv<5> > grp_fu_1258_p2;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< bool > ap_block_pp0_stage4_00001;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > grp_fu_1258_p10;
    sc_signal< sc_lv<10> > grp_fu_1258_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state48;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_BC0301A8;
    static const sc_lv<32> ap_const_lv32_BBC2E771;
    static const sc_lv<32> ap_const_lv32_BB30F27C;
    static const sc_lv<32> ap_const_lv32_B9CD8559;
    static const sc_lv<32> ap_const_lv32_3E3DC7AC;
    static const sc_lv<32> ap_const_lv32_BCC27E95;
    static const sc_lv<32> ap_const_lv32_3D837CDD;
    static const sc_lv<32> ap_const_lv32_BEB5A427;
    static const sc_lv<32> ap_const_lv32_3E525743;
    static const sc_lv<32> ap_const_lv32_3E908EDE;
    static const sc_lv<32> ap_const_lv32_3EB19179;
    static const sc_lv<32> ap_const_lv32_3DF9AC79;
    static const sc_lv<32> ap_const_lv32_BE302321;
    static const sc_lv<32> ap_const_lv32_3DBBA2BE;
    static const sc_lv<32> ap_const_lv32_3F141872;
    static const sc_lv<32> ap_const_lv32_BEF01FFB;
    static const sc_lv<32> ap_const_lv32_3EC3A754;
    static const sc_lv<32> ap_const_lv32_3F133D9F;
    static const sc_lv<32> ap_const_lv32_BD186FCE;
    static const sc_lv<32> ap_const_lv32_BF09D474;
    static const sc_lv<32> ap_const_lv32_3D92D341;
    static const sc_lv<32> ap_const_lv32_3EBFA5D3;
    static const sc_lv<32> ap_const_lv32_3E35C811;
    static const sc_lv<32> ap_const_lv32_BB50CC36;
    static const sc_lv<32> ap_const_lv32_BED86D50;
    static const sc_lv<32> ap_const_lv32_3E937458;
    static const sc_lv<32> ap_const_lv32_3E41F7D7;
    static const sc_lv<32> ap_const_lv32_3F0A0770;
    static const sc_lv<32> ap_const_lv32_3DC6D480;
    static const sc_lv<32> ap_const_lv32_3DA0BD45;
    static const sc_lv<32> ap_const_lv32_3F122553;
    static const sc_lv<32> ap_const_lv32_BD985165;
    static const sc_lv<32> ap_const_lv32_3EB525CC;
    static const sc_lv<32> ap_const_lv32_3ED7123C;
    static const sc_lv<32> ap_const_lv32_BF3BA0A5;
    static const sc_lv<32> ap_const_lv32_BDCD4888;
    static const sc_lv<32> ap_const_lv32_BB5CDB38;
    static const sc_lv<32> ap_const_lv32_BEF58277;
    static const sc_lv<32> ap_const_lv32_3D887F45;
    static const sc_lv<32> ap_const_lv32_3F0AAB58;
    static const sc_lv<32> ap_const_lv32_BF2AA27F;
    static const sc_lv<32> ap_const_lv32_BDC5ABC1;
    static const sc_lv<32> ap_const_lv32_3F209AED;
    static const sc_lv<32> ap_const_lv32_BF38126A;
    static const sc_lv<32> ap_const_lv32_3DAA94FF;
    static const sc_lv<32> ap_const_lv32_BF4ED81B;
    static const sc_lv<32> ap_const_lv32_3CC47A18;
    static const sc_lv<32> ap_const_lv32_3EA055B9;
    static const sc_lv<32> ap_const_lv32_3D6A9F7B;
    static const sc_lv<32> ap_const_lv32_BEFBF2D4;
    static const sc_lv<32> ap_const_lv32_BD9EB314;
    static const sc_lv<32> ap_const_lv32_3ECB545C;
    static const sc_lv<32> ap_const_lv32_3E9F0564;
    static const sc_lv<32> ap_const_lv32_BF214584;
    static const sc_lv<32> ap_const_lv32_3EDD2F1B;
    static const sc_lv<32> ap_const_lv32_3E81BF38;
    static const sc_lv<32> ap_const_lv32_3D379852;
    static const sc_lv<32> ap_const_lv32_3EE0C112;
    static const sc_lv<32> ap_const_lv32_BE92552A;
    static const sc_lv<32> ap_const_lv32_BF152D34;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_2A4;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<13> ap_const_lv13_2;
    static const sc_lv<13> ap_const_lv13_3;
    static const sc_lv<13> ap_const_lv13_4;
    static const sc_lv<13> ap_const_lv13_5;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln23_10_fu_848_p2();
    void thread_add_ln23_11_fu_857_p2();
    void thread_add_ln23_1_fu_782_p2();
    void thread_add_ln23_2_fu_685_p2();
    void thread_add_ln23_3_fu_772_p2();
    void thread_add_ln23_4_fu_829_p2();
    void thread_add_ln23_6_fu_706_p2();
    void thread_add_ln23_7_fu_834_p2();
    void thread_add_ln23_8_fu_843_p2();
    void thread_add_ln23_9_fu_791_p2();
    void thread_add_ln23_fu_717_p2();
    void thread_add_ln30_2_fu_1022_p2();
    void thread_add_ln30_3_fu_1032_p2();
    void thread_add_ln30_4_fu_1140_p2();
    void thread_add_ln30_5_fu_1150_p2();
    void thread_add_ln30_fu_766_p2();
    void thread_add_ln8_fu_623_p2();
    void thread_and_ln29_3_fu_1007_p2();
    void thread_and_ln29_4_fu_1077_p2();
    void thread_and_ln29_5_fu_1126_p2();
    void thread_and_ln29_6_fu_1195_p2();
    void thread_and_ln29_7_fu_1244_p2();
    void thread_and_ln29_fu_956_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state48();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_00001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state19_pp0_stage2_iter3();
    void thread_ap_block_state20_pp0_stage3_iter3();
    void thread_ap_block_state21_pp0_stage4_iter3();
    void thread_ap_block_state22_pp0_stage0_iter4();
    void thread_ap_block_state23_pp0_stage1_iter4();
    void thread_ap_block_state24_pp0_stage2_iter4();
    void thread_ap_block_state25_pp0_stage3_iter4();
    void thread_ap_block_state26_pp0_stage4_iter4();
    void thread_ap_block_state27_pp0_stage0_iter5();
    void thread_ap_block_state28_pp0_stage1_iter5();
    void thread_ap_block_state29_pp0_stage2_iter5();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage3_iter5();
    void thread_ap_block_state31_pp0_stage4_iter5();
    void thread_ap_block_state32_pp0_stage0_iter6();
    void thread_ap_block_state33_pp0_stage1_iter6();
    void thread_ap_block_state34_pp0_stage2_iter6();
    void thread_ap_block_state35_pp0_stage3_iter6();
    void thread_ap_block_state36_pp0_stage4_iter6();
    void thread_ap_block_state37_pp0_stage0_iter7();
    void thread_ap_block_state38_pp0_stage1_iter7();
    void thread_ap_block_state39_pp0_stage2_iter7();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage3_iter7();
    void thread_ap_block_state41_pp0_stage4_iter7();
    void thread_ap_block_state42_pp0_stage0_iter8();
    void thread_ap_block_state43_pp0_stage1_iter8();
    void thread_ap_block_state44_pp0_stage2_iter8();
    void thread_ap_block_state45_pp0_stage3_iter8();
    void thread_ap_block_state46_pp0_stage4_iter8();
    void thread_ap_block_state47_pp0_stage0_iter9();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_369_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_346_p4();
    void thread_ap_phi_mux_r_0_phi_fu_357_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_3_fu_971_p1();
    void thread_bitcast_ln29_4_fu_1042_p1();
    void thread_bitcast_ln29_5_fu_1091_p1();
    void thread_bitcast_ln29_6_fu_1160_p1();
    void thread_bitcast_ln29_7_fu_1209_p1();
    void thread_bitcast_ln29_fu_920_p1();
    void thread_c_fu_696_p2();
    void thread_conv_out_address0();
    void thread_conv_out_address1();
    void thread_conv_out_ce0();
    void thread_conv_out_ce1();
    void thread_conv_out_d0();
    void thread_conv_out_d1();
    void thread_conv_out_we0();
    void thread_conv_out_we1();
    void thread_grp_fu_1258_p0();
    void thread_grp_fu_1258_p1();
    void thread_grp_fu_1258_p10();
    void thread_grp_fu_1258_p2();
    void thread_grp_fu_1258_p20();
    void thread_grp_fu_376_p0();
    void thread_grp_fu_376_p1();
    void thread_grp_fu_381_p0();
    void thread_grp_fu_381_p1();
    void thread_grp_fu_386_p0();
    void thread_grp_fu_386_p1();
    void thread_grp_fu_391_p0();
    void thread_grp_fu_391_p1();
    void thread_grp_fu_396_p0();
    void thread_grp_fu_396_p1();
    void thread_grp_fu_401_p0();
    void thread_grp_fu_401_p1();
    void thread_grp_fu_406_p0();
    void thread_grp_fu_406_p1();
    void thread_grp_fu_410_p0();
    void thread_grp_fu_410_p1();
    void thread_grp_fu_414_p0();
    void thread_grp_fu_414_p1();
    void thread_grp_fu_418_p0();
    void thread_grp_fu_418_p1();
    void thread_grp_fu_422_p0();
    void thread_grp_fu_422_p1();
    void thread_grp_fu_426_p0();
    void thread_grp_fu_426_p1();
    void thread_grp_fu_436_p1();
    void thread_grp_fu_442_p0();
    void thread_grp_fu_442_p1();
    void thread_grp_fu_448_p0();
    void thread_grp_fu_448_p1();
    void thread_grp_fu_454_p0();
    void thread_grp_fu_454_p1();
    void thread_grp_fu_460_p0();
    void thread_grp_fu_460_p1();
    void thread_grp_fu_466_p0();
    void thread_grp_fu_466_p1();
    void thread_grp_fu_472_p0();
    void thread_grp_fu_472_p1();
    void thread_grp_fu_478_p0();
    void thread_grp_fu_478_p1();
    void thread_grp_fu_484_p0();
    void thread_grp_fu_484_p1();
    void thread_grp_fu_490_p0();
    void thread_grp_fu_490_p1();
    void thread_grp_fu_496_p1();
    void thread_grp_fu_550_p0();
    void thread_grp_fu_556_p0();
    void thread_icmp_ln11_fu_629_p2();
    void thread_icmp_ln29_10_fu_1059_p2();
    void thread_icmp_ln29_11_fu_1065_p2();
    void thread_icmp_ln29_12_fu_1108_p2();
    void thread_icmp_ln29_13_fu_1114_p2();
    void thread_icmp_ln29_14_fu_1177_p2();
    void thread_icmp_ln29_15_fu_1183_p2();
    void thread_icmp_ln29_16_fu_1226_p2();
    void thread_icmp_ln29_17_fu_1232_p2();
    void thread_icmp_ln29_7_fu_944_p2();
    void thread_icmp_ln29_8_fu_989_p2();
    void thread_icmp_ln29_9_fu_995_p2();
    void thread_icmp_ln29_fu_938_p2();
    void thread_icmp_ln8_fu_617_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_or_ln29_3_fu_1001_p2();
    void thread_or_ln29_4_fu_1071_p2();
    void thread_or_ln29_5_fu_1120_p2();
    void thread_or_ln29_6_fu_1189_p2();
    void thread_or_ln29_7_fu_1238_p2();
    void thread_or_ln29_fu_950_p2();
    void thread_or_ln30_fu_909_p2();
    void thread_p_shl_cast_fu_880_p3();
    void thread_r_fu_611_p2();
    void thread_select_ln29_1_fu_1013_p3();
    void thread_select_ln29_2_fu_1083_p3();
    void thread_select_ln29_3_fu_1132_p3();
    void thread_select_ln29_4_fu_1201_p3();
    void thread_select_ln29_5_fu_1250_p3();
    void thread_select_ln29_fu_962_p3();
    void thread_select_ln30_1_fu_643_p3();
    void thread_select_ln30_2_fu_723_p3();
    void thread_select_ln30_3_fu_759_p3();
    void thread_select_ln30_fu_635_p3();
    void thread_sext_ln23_1_fu_866_p1();
    void thread_sext_ln23_2_fu_870_p1();
    void thread_sext_ln23_fu_862_p1();
    void thread_sub_ln23_1_fu_753_p2();
    void thread_sub_ln23_2_fu_823_p2();
    void thread_sub_ln23_fu_675_p2();
    void thread_sub_ln30_fu_898_p2();
    void thread_tmp_11_fu_1045_p4();
    void thread_tmp_13_fu_1094_p4();
    void thread_tmp_15_fu_1163_p4();
    void thread_tmp_17_fu_1212_p4();
    void thread_tmp_19_fu_663_p3();
    void thread_tmp_20_fu_729_p3();
    void thread_tmp_21_fu_741_p3();
    void thread_tmp_22_fu_801_p3();
    void thread_tmp_23_fu_812_p3();
    void thread_tmp_24_fu_887_p3();
    void thread_tmp_7_fu_924_p4();
    void thread_tmp_9_fu_975_p4();
    void thread_tmp_fu_651_p3();
    void thread_trunc_ln29_3_fu_985_p1();
    void thread_trunc_ln29_4_fu_1055_p1();
    void thread_trunc_ln29_5_fu_1104_p1();
    void thread_trunc_ln29_6_fu_1173_p1();
    void thread_trunc_ln29_7_fu_1222_p1();
    void thread_trunc_ln29_fu_934_p1();
    void thread_zext_ln23_10_fu_702_p1();
    void thread_zext_ln23_11_fu_712_p1();
    void thread_zext_ln23_12_fu_838_p1();
    void thread_zext_ln23_13_fu_787_p1();
    void thread_zext_ln23_14_fu_796_p1();
    void thread_zext_ln23_15_fu_852_p1();
    void thread_zext_ln23_1_fu_671_p1();
    void thread_zext_ln23_2_fu_737_p1();
    void thread_zext_ln23_3_fu_749_p1();
    void thread_zext_ln23_4_fu_808_p1();
    void thread_zext_ln23_5_fu_819_p1();
    void thread_zext_ln23_7_fu_681_p1();
    void thread_zext_ln23_8_fu_691_p1();
    void thread_zext_ln23_9_fu_777_p1();
    void thread_zext_ln23_fu_659_p1();
    void thread_zext_ln30_1_fu_894_p1();
    void thread_zext_ln30_2_fu_904_p1();
    void thread_zext_ln30_3_fu_915_p1();
    void thread_zext_ln30_4_fu_1027_p1();
    void thread_zext_ln30_5_fu_1037_p1();
    void thread_zext_ln30_6_fu_1145_p1();
    void thread_zext_ln30_7_fu_1155_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
