

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Thu Oct  3 12:34:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_gesummv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.684 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10026|    10026|  46.962 us|  46.962 us|  10026|  10026|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop8_loop9  |    10024|    10024|        41|         16|          1|   625|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      494|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    31|     3320|     2573|    -|
|Memory               |        0|     -|      320|      330|    0|
|Multiplexer          |        -|     -|        -|     2343|    -|
|Register             |        -|     -|     6478|      192|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    31|    10118|     5932|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U6    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U7    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U8    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U9   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U12  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |mul_5ns_6ns_10_1_1_U16             |mul_5ns_6ns_10_1_1              |        0|   0|    0|   23|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  31| 3320| 2573|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v37_8_U  |node3_v37_8_RAM_AUTO_1R1W  |        0|  32|  33|    0|    25|   32|     1|          800|
    |v37_U    |node3_v37_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |v37_1_U  |node3_v37_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |v37_2_U  |node3_v37_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |v37_3_U  |node3_v37_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |v37_4_U  |node3_v37_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |v37_5_U  |node3_v37_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |v37_6_U  |node3_v37_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |v37_7_U  |node3_v37_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |v37_9_U  |node3_v37_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    +---------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                           |        0| 320| 330|    0|   250|  320|    10|         8000|
    +---------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln111_1_fu_2659_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln111_fu_2671_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln112_fu_2895_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln117_fu_2747_p2               |         +|   0|  0|  17|          10|          10|
    |empty_fu_2877_p2                   |         +|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_2010                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2879                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2884                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2887                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2891                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln111_fu_2653_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln112_1_fu_2901_p2            |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln112_fu_2677_p2              |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln119_fu_2883_p2              |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln126_fu_2889_p2              |      icmp|   0|  0|  15|           8|           6|
    |ap_block_state41_pp0_stage8_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln111_fu_2683_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln111_1_fu_2697_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln111_fu_2689_p3            |    select|   0|  0|   5|           1|           1|
    |v44_1_fu_3334_p3                   |    select|   0|  0|  32|           1|           1|
    |v44_2_fu_3403_p3                   |    select|   0|  0|  32|           1|           1|
    |v44_3_fu_3415_p3                   |    select|   0|  0|  32|           1|           1|
    |v44_4_fu_3427_p3                   |    select|   0|  0|  32|           1|           1|
    |v44_5_fu_3464_p3                   |    select|   0|  0|  32|           1|           1|
    |v44_6_fu_3472_p3                   |    select|   0|  0|  32|           1|           1|
    |v44_7_fu_3484_p3                   |    select|   0|  0|  32|           1|           1|
    |v44_8_fu_3503_p3                   |    select|   0|  0|  32|           1|           1|
    |v44_9_fu_3564_p3                   |    select|   0|  0|  32|           1|           1|
    |v44_fu_3326_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 494|          96|          73|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |add33_1_91_fu_322                     |   9|          2|   32|         64|
    |add33_2_93_fu_326                     |   9|          2|   32|         64|
    |add33_3_95_fu_330                     |   9|          2|   32|         64|
    |add33_4_97_fu_334                     |   9|          2|   32|         64|
    |add33_5_99_fu_338                     |   9|          2|   32|         64|
    |add33_6_911_fu_342                    |   9|          2|   32|         64|
    |add33_7_913_fu_346                    |   9|          2|   32|         64|
    |add33_8_915_fu_350                    |   9|          2|   32|         64|
    |add33_9117150_fu_318                  |   9|          2|   32|         64|
    |add33_9_917_fu_354                    |   9|          2|   32|         64|
    |ap_NS_fsm                             |  81|         17|    1|         17|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_add33_1_91_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add33_2_93_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add33_3_95_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add33_4_97_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add33_5_99_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add33_6_911_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add33_7_913_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add33_8_915_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add33_9117150_load   |  14|          3|   32|         96|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v38_load             |   9|          2|    5|         10|
    |ap_sig_allocacmp_v39_load             |   9|          2|    5|         10|
    |grp_fu_2042_p0                        |  65|         12|   32|        384|
    |grp_fu_2042_p1                        |  54|         10|   32|        320|
    |grp_fu_2046_p0                        |  65|         12|   32|        384|
    |grp_fu_2046_p1                        |  59|         11|   32|        352|
    |grp_fu_2050_p0                        |  54|         10|   32|        320|
    |grp_fu_2050_p1                        |  49|          9|   32|        288|
    |grp_fu_2054_p0                        |  54|         10|   32|        320|
    |grp_fu_2054_p1                        |  54|         10|   32|        320|
    |grp_fu_2059_p0                        |  31|          6|   32|        192|
    |grp_fu_2059_p1                        |  31|          6|   32|        192|
    |grp_fu_2067_p0                        |  49|          9|   32|        288|
    |grp_fu_2067_p1                        |  65|         14|   32|        448|
    |grp_fu_2071_p0                        |  43|          8|   32|        256|
    |grp_fu_2071_p1                        |  65|         12|   32|        384|
    |grp_fu_2075_p0                        |  31|          6|   32|        192|
    |grp_fu_2075_p1                        |  43|          8|   32|        256|
    |grp_fu_2114_p0                        |  65|         16|   32|        512|
    |grp_fu_2114_p1                        |  65|         12|   32|        384|
    |grp_fu_2119_p0                        |  65|         16|   32|        512|
    |grp_fu_2119_p1                        |  65|         12|   32|        384|
    |grp_fu_2124_p0                        |  65|         15|   32|        480|
    |grp_fu_2124_p1                        |  65|         12|   32|        384|
    |grp_fu_2129_p0                        |  65|         15|   32|        480|
    |grp_fu_2129_p1                        |  65|         12|   32|        384|
    |grp_fu_2133_p0                        |  65|         15|   32|        480|
    |grp_fu_2133_p1                        |  65|         12|   32|        384|
    |grp_fu_2138_p0                        |  65|         15|   32|        480|
    |grp_fu_2138_p1                        |  65|         12|   32|        384|
    |grp_fu_2143_p0                        |  65|         15|   32|        480|
    |grp_fu_2143_p1                        |  65|         12|   32|        384|
    |indvar_flatten_fu_314                 |   9|          2|   10|         20|
    |real_start                            |   9|          2|    1|          2|
    |v37_1_address0                        |  14|          3|    5|         15|
    |v37_2_address0                        |  14|          3|    5|         15|
    |v37_3_address0                        |  14|          3|    5|         15|
    |v37_4_address0                        |  14|          3|    5|         15|
    |v37_5_address0                        |  14|          3|    5|         15|
    |v37_6_address0                        |  14|          3|    5|         15|
    |v37_7_address0                        |  14|          3|    5|         15|
    |v37_9_address0                        |  14|          3|    5|         15|
    |v37_address0                          |  14|          3|    5|         15|
    |v38_fu_310                            |   9|          2|    5|         10|
    |v39_fu_306                            |   9|          2|    5|         10|
    |v54_0_blk_n                           |   9|          2|    1|          2|
    |v54_1_blk_n                           |   9|          2|    1|          2|
    |v54_2_blk_n                           |   9|          2|    1|          2|
    |v54_3_blk_n                           |   9|          2|    1|          2|
    |v54_4_blk_n                           |   9|          2|    1|          2|
    |v54_5_blk_n                           |   9|          2|    1|          2|
    |v54_6_blk_n                           |   9|          2|    1|          2|
    |v54_7_blk_n                           |   9|          2|    1|          2|
    |v54_8_blk_n                           |   9|          2|    1|          2|
    |v54_9_blk_n                           |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |2343|        479| 1670|      12776|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add33_1_91_fu_322                  |  32|   0|   32|          0|
    |add33_2_93_fu_326                  |  32|   0|   32|          0|
    |add33_3_95_fu_330                  |  32|   0|   32|          0|
    |add33_4_97_fu_334                  |  32|   0|   32|          0|
    |add33_5_99_fu_338                  |  32|   0|   32|          0|
    |add33_6_911_fu_342                 |  32|   0|   32|          0|
    |add33_7_913_fu_346                 |  32|   0|   32|          0|
    |add33_8_915_fu_350                 |  32|   0|   32|          0|
    |add33_9117150_fu_318               |  32|   0|   32|          0|
    |add33_9_917_fu_354                 |  32|   0|   32|          0|
    |ap_CS_fsm                          |  16|   0|   16|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln111_reg_3709                |   1|   0|    1|          0|
    |icmp_ln112_1_reg_4336              |   1|   0|    1|          0|
    |icmp_ln119_reg_4273                |   1|   0|    1|          0|
    |icmp_ln126_reg_4332                |   1|   0|    1|          0|
    |indvar_flatten_fu_314              |  10|   0|   10|          0|
    |or_ln111_reg_3713                  |   1|   0|    1|          0|
    |reg_2177                           |  32|   0|   32|          0|
    |reg_2183                           |  32|   0|   32|          0|
    |reg_2213                           |  32|   0|   32|          0|
    |reg_2239                           |  32|   0|   32|          0|
    |reg_2251                           |  32|   0|   32|          0|
    |reg_2263                           |  32|   0|   32|          0|
    |reg_2287                           |  32|   0|   32|          0|
    |reg_2293                           |  32|   0|   32|          0|
    |reg_2299                           |  32|   0|   32|          0|
    |reg_2310                           |  32|   0|   32|          0|
    |reg_2328                           |  32|   0|   32|          0|
    |reg_2351                           |  32|   0|   32|          0|
    |reg_2387                           |  32|   0|   32|          0|
    |reg_2409                           |  32|   0|   32|          0|
    |reg_2415                           |  32|   0|   32|          0|
    |reg_2421                           |  32|   0|   32|          0|
    |reg_2426                           |  32|   0|   32|          0|
    |reg_2432                           |  32|   0|   32|          0|
    |reg_2444                           |  32|   0|   32|          0|
    |reg_2450                           |  32|   0|   32|          0|
    |reg_2461                           |  32|   0|   32|          0|
    |reg_2467                           |  32|   0|   32|          0|
    |reg_2473                           |  32|   0|   32|          0|
    |reg_2479                           |  32|   0|   32|          0|
    |reg_2485                           |  32|   0|   32|          0|
    |reg_2491                           |  32|   0|   32|          0|
    |reg_2497                           |  32|   0|   32|          0|
    |reg_2503                           |  32|   0|   32|          0|
    |reg_2509                           |  32|   0|   32|          0|
    |reg_2515                           |  32|   0|   32|          0|
    |reg_2521                           |  32|   0|   32|          0|
    |reg_2527                           |  32|   0|   32|          0|
    |reg_2533                           |  32|   0|   32|          0|
    |reg_2539                           |  32|   0|   32|          0|
    |reg_2557                           |  32|   0|   32|          0|
    |reg_2569                           |  32|   0|   32|          0|
    |reg_2581                           |  32|   0|   32|          0|
    |reg_2623                           |  32|   0|   32|          0|
    |reg_2629                           |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp38_reg_5575                     |  32|   0|   32|          0|
    |tmp39_reg_5620                     |  32|   0|   32|          0|
    |tmp48_reg_5625                     |  32|   0|   32|          0|
    |tmp86_reg_5615                     |  32|   0|   32|          0|
    |v37_1_addr_reg_3722                |   5|   0|    5|          0|
    |v37_1_addr_reg_3722_pp0_iter1_reg  |   5|   0|    5|          0|
    |v37_1_load_reg_4345                |  32|   0|   32|          0|
    |v37_2_addr_reg_3727                |   5|   0|    5|          0|
    |v37_2_addr_reg_3727_pp0_iter1_reg  |   5|   0|    5|          0|
    |v37_2_load_reg_4350                |  32|   0|   32|          0|
    |v37_3_addr_reg_3732                |   5|   0|    5|          0|
    |v37_3_addr_reg_3732_pp0_iter1_reg  |   5|   0|    5|          0|
    |v37_3_load_reg_4355                |  32|   0|   32|          0|
    |v37_4_addr_reg_3737                |   5|   0|    5|          0|
    |v37_4_addr_reg_3737_pp0_iter1_reg  |   5|   0|    5|          0|
    |v37_4_load_reg_4360                |  32|   0|   32|          0|
    |v37_5_addr_reg_3742                |   5|   0|    5|          0|
    |v37_5_addr_reg_3742_pp0_iter1_reg  |   5|   0|    5|          0|
    |v37_5_load_reg_4365                |  32|   0|   32|          0|
    |v37_6_addr_reg_3747                |   5|   0|    5|          0|
    |v37_6_addr_reg_3747_pp0_iter1_reg  |   5|   0|    5|          0|
    |v37_6_load_reg_4370                |  32|   0|   32|          0|
    |v37_7_addr_reg_3752                |   5|   0|    5|          0|
    |v37_7_addr_reg_3752_pp0_iter1_reg  |   5|   0|    5|          0|
    |v37_7_load_reg_4375                |  32|   0|   32|          0|
    |v37_8_addr_reg_3757                |   5|   0|    5|          0|
    |v37_8_addr_reg_3757_pp0_iter1_reg  |   5|   0|    5|          0|
    |v37_8_load_reg_4380                |  32|   0|   32|          0|
    |v37_9_addr_reg_3763                |   5|   0|    5|          0|
    |v37_addr_reg_3717                  |   5|   0|    5|          0|
    |v37_addr_reg_3717_pp0_iter1_reg    |   5|   0|    5|          0|
    |v37_load_reg_4340                  |  32|   0|   32|          0|
    |v38_fu_310                         |   5|   0|    5|          0|
    |v39_fu_306                         |   5|   0|    5|          0|
    |v43_1_reg_4406                     |  32|   0|   32|          0|
    |v43_2_reg_4422                     |  32|   0|   32|          0|
    |v43_3_reg_4438                     |  32|   0|   32|          0|
    |v43_4_reg_4454                     |  32|   0|   32|          0|
    |v43_5_reg_4470                     |  32|   0|   32|          0|
    |v43_6_reg_4486                     |  32|   0|   32|          0|
    |v43_7_reg_4502                     |  32|   0|   32|          0|
    |v43_8_reg_4518                     |  32|   0|   32|          0|
    |v43_9_reg_4534                     |  32|   0|   32|          0|
    |v43_reg_4390                       |  32|   0|   32|          0|
    |v45_19_reg_5550                    |  32|   0|   32|          0|
    |v45_26_reg_5320                    |  32|   0|   32|          0|
    |v45_29_reg_5555                    |  32|   0|   32|          0|
    |v45_39_reg_5560                    |  32|   0|   32|          0|
    |v45_49_reg_5565                    |  32|   0|   32|          0|
    |v45_59_reg_5570                    |  32|   0|   32|          0|
    |v45_62_reg_5540                    |  32|   0|   32|          0|
    |v45_69_reg_5580                    |  32|   0|   32|          0|
    |v45_79_reg_5585                    |  32|   0|   32|          0|
    |v45_93_reg_5095                    |  32|   0|   32|          0|
    |v45_94_reg_5210                    |  32|   0|   32|          0|
    |v45_96_reg_5525                    |  32|   0|   32|          0|
    |v46_1_reg_5635                     |  32|   0|   32|          0|
    |v46_2_reg_5640                     |  32|   0|   32|          0|
    |v46_3_reg_5645                     |  32|   0|   32|          0|
    |v46_4_reg_5650                     |  32|   0|   32|          0|
    |v46_5_reg_5655                     |  32|   0|   32|          0|
    |v46_6_reg_5660                     |  32|   0|   32|          0|
    |v46_7_reg_5665                     |  32|   0|   32|          0|
    |v46_8_reg_5670                     |  32|   0|   32|          0|
    |v46_reg_5630                       |  32|   0|   32|          0|
    |v48_0_0_load_reg_4385              |  32|   0|   32|          0|
    |v48_0_1_load_reg_4401              |  32|   0|   32|          0|
    |v48_0_2_load_reg_4417              |  32|   0|   32|          0|
    |v48_0_3_load_reg_4433              |  32|   0|   32|          0|
    |v48_0_6_load_reg_4481              |  32|   0|   32|          0|
    |v48_0_7_load_reg_4497              |  32|   0|   32|          0|
    |v48_0_8_load_reg_4513              |  32|   0|   32|          0|
    |v48_0_9_load_reg_4529              |  32|   0|   32|          0|
    |v48_1_0_load_reg_4545              |  32|   0|   32|          0|
    |v48_1_1_load_reg_4550              |  32|   0|   32|          0|
    |v48_1_2_load_reg_4555              |  32|   0|   32|          0|
    |v48_1_3_load_reg_4560              |  32|   0|   32|          0|
    |v48_1_4_load_reg_4565              |  32|   0|   32|          0|
    |v48_1_5_load_reg_4570              |  32|   0|   32|          0|
    |v48_1_6_load_reg_4575              |  32|   0|   32|          0|
    |v48_1_7_load_reg_4580              |  32|   0|   32|          0|
    |v48_1_8_load_reg_4585              |  32|   0|   32|          0|
    |v48_1_9_load_reg_4590              |  32|   0|   32|          0|
    |v48_2_0_load_reg_4595              |  32|   0|   32|          0|
    |v48_2_1_load_reg_4600              |  32|   0|   32|          0|
    |v48_2_2_load_reg_4605              |  32|   0|   32|          0|
    |v48_2_3_load_reg_4610              |  32|   0|   32|          0|
    |v48_2_4_load_reg_4615              |  32|   0|   32|          0|
    |v48_2_5_load_reg_4620              |  32|   0|   32|          0|
    |v48_2_6_load_reg_4625              |  32|   0|   32|          0|
    |v48_2_7_load_reg_4630              |  32|   0|   32|          0|
    |v48_2_8_load_reg_4635              |  32|   0|   32|          0|
    |v48_2_9_load_reg_4640              |  32|   0|   32|          0|
    |v48_3_0_load_reg_4645              |  32|   0|   32|          0|
    |v48_3_1_load_reg_4650              |  32|   0|   32|          0|
    |v48_3_2_load_reg_4655              |  32|   0|   32|          0|
    |v48_3_3_load_reg_4660              |  32|   0|   32|          0|
    |v48_3_4_load_reg_4665              |  32|   0|   32|          0|
    |v48_3_5_load_reg_4670              |  32|   0|   32|          0|
    |v48_3_6_load_reg_4675              |  32|   0|   32|          0|
    |v48_3_7_load_reg_4680              |  32|   0|   32|          0|
    |v48_3_8_load_reg_4685              |  32|   0|   32|          0|
    |v48_3_9_load_reg_4690              |  32|   0|   32|          0|
    |v48_4_0_load_reg_4695              |  32|   0|   32|          0|
    |v48_4_1_load_reg_4700              |  32|   0|   32|          0|
    |v48_4_2_load_reg_4705              |  32|   0|   32|          0|
    |v48_4_3_load_reg_4710              |  32|   0|   32|          0|
    |v48_4_4_load_reg_4715              |  32|   0|   32|          0|
    |v48_4_5_load_reg_4720              |  32|   0|   32|          0|
    |v48_4_6_load_reg_4725              |  32|   0|   32|          0|
    |v48_4_7_load_reg_4730              |  32|   0|   32|          0|
    |v48_4_8_load_reg_4735              |  32|   0|   32|          0|
    |v48_4_9_load_reg_4740              |  32|   0|   32|          0|
    |v48_5_0_load_reg_4745              |  32|   0|   32|          0|
    |v48_5_1_load_reg_4750              |  32|   0|   32|          0|
    |v48_5_2_load_reg_4755              |  32|   0|   32|          0|
    |v48_5_3_load_reg_4760              |  32|   0|   32|          0|
    |v48_5_4_load_reg_4765              |  32|   0|   32|          0|
    |v48_5_5_load_reg_4770              |  32|   0|   32|          0|
    |v48_5_6_load_reg_4775              |  32|   0|   32|          0|
    |v48_5_7_load_reg_4780              |  32|   0|   32|          0|
    |v48_5_8_load_reg_4785              |  32|   0|   32|          0|
    |v48_5_9_load_reg_4790              |  32|   0|   32|          0|
    |v48_6_0_load_reg_4795              |  32|   0|   32|          0|
    |v48_6_1_load_reg_4800              |  32|   0|   32|          0|
    |v48_6_2_load_reg_4805              |  32|   0|   32|          0|
    |v48_6_3_load_reg_4810              |  32|   0|   32|          0|
    |v48_6_4_load_reg_4815              |  32|   0|   32|          0|
    |v48_6_5_load_reg_4820              |  32|   0|   32|          0|
    |v48_6_6_load_reg_4825              |  32|   0|   32|          0|
    |v48_6_7_load_reg_4830              |  32|   0|   32|          0|
    |v48_6_8_load_reg_4835              |  32|   0|   32|          0|
    |v48_6_9_load_reg_4840              |  32|   0|   32|          0|
    |v48_7_0_load_reg_4845              |  32|   0|   32|          0|
    |v48_7_1_load_reg_4850              |  32|   0|   32|          0|
    |v48_7_2_load_reg_4855              |  32|   0|   32|          0|
    |v48_7_3_load_reg_4860              |  32|   0|   32|          0|
    |v48_7_4_load_reg_4865              |  32|   0|   32|          0|
    |v48_7_5_load_reg_4870              |  32|   0|   32|          0|
    |v48_7_6_load_reg_4875              |  32|   0|   32|          0|
    |v48_7_7_load_reg_4880              |  32|   0|   32|          0|
    |v48_7_8_load_reg_4885              |  32|   0|   32|          0|
    |v48_7_9_load_reg_4890              |  32|   0|   32|          0|
    |v48_8_0_load_reg_4895              |  32|   0|   32|          0|
    |v48_8_1_load_reg_4900              |  32|   0|   32|          0|
    |v48_8_2_load_reg_4905              |  32|   0|   32|          0|
    |v48_8_3_load_reg_4910              |  32|   0|   32|          0|
    |v48_8_4_load_reg_4915              |  32|   0|   32|          0|
    |v48_8_5_load_reg_4920              |  32|   0|   32|          0|
    |v48_8_6_load_reg_4925              |  32|   0|   32|          0|
    |v48_8_7_load_reg_4930              |  32|   0|   32|          0|
    |v48_8_8_load_reg_4935              |  32|   0|   32|          0|
    |v48_8_9_load_reg_4940              |  32|   0|   32|          0|
    |v48_9_0_load_reg_4945              |  32|   0|   32|          0|
    |v48_9_1_load_reg_4950              |  32|   0|   32|          0|
    |v48_9_3_load_reg_4960              |  32|   0|   32|          0|
    |v48_9_5_load_reg_4970              |  32|   0|   32|          0|
    |v48_9_7_load_reg_4980              |  32|   0|   32|          0|
    |icmp_ln111_reg_3709                |  64|  32|    1|          0|
    |icmp_ln112_1_reg_4336              |  64|  32|    1|          0|
    |icmp_ln119_reg_4273                |  64|  32|    1|          0|
    |icmp_ln126_reg_4332                |  64|  32|    1|          0|
    |or_ln111_reg_3713                  |  64|  32|    1|          0|
    |v37_9_addr_reg_3763                |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |6478| 192| 6104|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v48_0_0_address0      |  out|   10|   ap_memory|       v48_0_0|         array|
|v48_0_0_ce0           |  out|    1|   ap_memory|       v48_0_0|         array|
|v48_0_0_q0            |   in|   32|   ap_memory|       v48_0_0|         array|
|v48_0_1_address0      |  out|   10|   ap_memory|       v48_0_1|         array|
|v48_0_1_ce0           |  out|    1|   ap_memory|       v48_0_1|         array|
|v48_0_1_q0            |   in|   32|   ap_memory|       v48_0_1|         array|
|v48_0_2_address0      |  out|   10|   ap_memory|       v48_0_2|         array|
|v48_0_2_ce0           |  out|    1|   ap_memory|       v48_0_2|         array|
|v48_0_2_q0            |   in|   32|   ap_memory|       v48_0_2|         array|
|v48_0_3_address0      |  out|   10|   ap_memory|       v48_0_3|         array|
|v48_0_3_ce0           |  out|    1|   ap_memory|       v48_0_3|         array|
|v48_0_3_q0            |   in|   32|   ap_memory|       v48_0_3|         array|
|v48_0_4_address0      |  out|   10|   ap_memory|       v48_0_4|         array|
|v48_0_4_ce0           |  out|    1|   ap_memory|       v48_0_4|         array|
|v48_0_4_q0            |   in|   32|   ap_memory|       v48_0_4|         array|
|v48_0_5_address0      |  out|   10|   ap_memory|       v48_0_5|         array|
|v48_0_5_ce0           |  out|    1|   ap_memory|       v48_0_5|         array|
|v48_0_5_q0            |   in|   32|   ap_memory|       v48_0_5|         array|
|v48_0_6_address0      |  out|   10|   ap_memory|       v48_0_6|         array|
|v48_0_6_ce0           |  out|    1|   ap_memory|       v48_0_6|         array|
|v48_0_6_q0            |   in|   32|   ap_memory|       v48_0_6|         array|
|v48_0_7_address0      |  out|   10|   ap_memory|       v48_0_7|         array|
|v48_0_7_ce0           |  out|    1|   ap_memory|       v48_0_7|         array|
|v48_0_7_q0            |   in|   32|   ap_memory|       v48_0_7|         array|
|v48_0_8_address0      |  out|   10|   ap_memory|       v48_0_8|         array|
|v48_0_8_ce0           |  out|    1|   ap_memory|       v48_0_8|         array|
|v48_0_8_q0            |   in|   32|   ap_memory|       v48_0_8|         array|
|v48_0_9_address0      |  out|   10|   ap_memory|       v48_0_9|         array|
|v48_0_9_ce0           |  out|    1|   ap_memory|       v48_0_9|         array|
|v48_0_9_q0            |   in|   32|   ap_memory|       v48_0_9|         array|
|v48_1_0_address0      |  out|   10|   ap_memory|       v48_1_0|         array|
|v48_1_0_ce0           |  out|    1|   ap_memory|       v48_1_0|         array|
|v48_1_0_q0            |   in|   32|   ap_memory|       v48_1_0|         array|
|v48_1_1_address0      |  out|   10|   ap_memory|       v48_1_1|         array|
|v48_1_1_ce0           |  out|    1|   ap_memory|       v48_1_1|         array|
|v48_1_1_q0            |   in|   32|   ap_memory|       v48_1_1|         array|
|v48_1_2_address0      |  out|   10|   ap_memory|       v48_1_2|         array|
|v48_1_2_ce0           |  out|    1|   ap_memory|       v48_1_2|         array|
|v48_1_2_q0            |   in|   32|   ap_memory|       v48_1_2|         array|
|v48_1_3_address0      |  out|   10|   ap_memory|       v48_1_3|         array|
|v48_1_3_ce0           |  out|    1|   ap_memory|       v48_1_3|         array|
|v48_1_3_q0            |   in|   32|   ap_memory|       v48_1_3|         array|
|v48_1_4_address0      |  out|   10|   ap_memory|       v48_1_4|         array|
|v48_1_4_ce0           |  out|    1|   ap_memory|       v48_1_4|         array|
|v48_1_4_q0            |   in|   32|   ap_memory|       v48_1_4|         array|
|v48_1_5_address0      |  out|   10|   ap_memory|       v48_1_5|         array|
|v48_1_5_ce0           |  out|    1|   ap_memory|       v48_1_5|         array|
|v48_1_5_q0            |   in|   32|   ap_memory|       v48_1_5|         array|
|v48_1_6_address0      |  out|   10|   ap_memory|       v48_1_6|         array|
|v48_1_6_ce0           |  out|    1|   ap_memory|       v48_1_6|         array|
|v48_1_6_q0            |   in|   32|   ap_memory|       v48_1_6|         array|
|v48_1_7_address0      |  out|   10|   ap_memory|       v48_1_7|         array|
|v48_1_7_ce0           |  out|    1|   ap_memory|       v48_1_7|         array|
|v48_1_7_q0            |   in|   32|   ap_memory|       v48_1_7|         array|
|v48_1_8_address0      |  out|   10|   ap_memory|       v48_1_8|         array|
|v48_1_8_ce0           |  out|    1|   ap_memory|       v48_1_8|         array|
|v48_1_8_q0            |   in|   32|   ap_memory|       v48_1_8|         array|
|v48_1_9_address0      |  out|   10|   ap_memory|       v48_1_9|         array|
|v48_1_9_ce0           |  out|    1|   ap_memory|       v48_1_9|         array|
|v48_1_9_q0            |   in|   32|   ap_memory|       v48_1_9|         array|
|v48_2_0_address0      |  out|   10|   ap_memory|       v48_2_0|         array|
|v48_2_0_ce0           |  out|    1|   ap_memory|       v48_2_0|         array|
|v48_2_0_q0            |   in|   32|   ap_memory|       v48_2_0|         array|
|v48_2_1_address0      |  out|   10|   ap_memory|       v48_2_1|         array|
|v48_2_1_ce0           |  out|    1|   ap_memory|       v48_2_1|         array|
|v48_2_1_q0            |   in|   32|   ap_memory|       v48_2_1|         array|
|v48_2_2_address0      |  out|   10|   ap_memory|       v48_2_2|         array|
|v48_2_2_ce0           |  out|    1|   ap_memory|       v48_2_2|         array|
|v48_2_2_q0            |   in|   32|   ap_memory|       v48_2_2|         array|
|v48_2_3_address0      |  out|   10|   ap_memory|       v48_2_3|         array|
|v48_2_3_ce0           |  out|    1|   ap_memory|       v48_2_3|         array|
|v48_2_3_q0            |   in|   32|   ap_memory|       v48_2_3|         array|
|v48_2_4_address0      |  out|   10|   ap_memory|       v48_2_4|         array|
|v48_2_4_ce0           |  out|    1|   ap_memory|       v48_2_4|         array|
|v48_2_4_q0            |   in|   32|   ap_memory|       v48_2_4|         array|
|v48_2_5_address0      |  out|   10|   ap_memory|       v48_2_5|         array|
|v48_2_5_ce0           |  out|    1|   ap_memory|       v48_2_5|         array|
|v48_2_5_q0            |   in|   32|   ap_memory|       v48_2_5|         array|
|v48_2_6_address0      |  out|   10|   ap_memory|       v48_2_6|         array|
|v48_2_6_ce0           |  out|    1|   ap_memory|       v48_2_6|         array|
|v48_2_6_q0            |   in|   32|   ap_memory|       v48_2_6|         array|
|v48_2_7_address0      |  out|   10|   ap_memory|       v48_2_7|         array|
|v48_2_7_ce0           |  out|    1|   ap_memory|       v48_2_7|         array|
|v48_2_7_q0            |   in|   32|   ap_memory|       v48_2_7|         array|
|v48_2_8_address0      |  out|   10|   ap_memory|       v48_2_8|         array|
|v48_2_8_ce0           |  out|    1|   ap_memory|       v48_2_8|         array|
|v48_2_8_q0            |   in|   32|   ap_memory|       v48_2_8|         array|
|v48_2_9_address0      |  out|   10|   ap_memory|       v48_2_9|         array|
|v48_2_9_ce0           |  out|    1|   ap_memory|       v48_2_9|         array|
|v48_2_9_q0            |   in|   32|   ap_memory|       v48_2_9|         array|
|v48_3_0_address0      |  out|   10|   ap_memory|       v48_3_0|         array|
|v48_3_0_ce0           |  out|    1|   ap_memory|       v48_3_0|         array|
|v48_3_0_q0            |   in|   32|   ap_memory|       v48_3_0|         array|
|v48_3_1_address0      |  out|   10|   ap_memory|       v48_3_1|         array|
|v48_3_1_ce0           |  out|    1|   ap_memory|       v48_3_1|         array|
|v48_3_1_q0            |   in|   32|   ap_memory|       v48_3_1|         array|
|v48_3_2_address0      |  out|   10|   ap_memory|       v48_3_2|         array|
|v48_3_2_ce0           |  out|    1|   ap_memory|       v48_3_2|         array|
|v48_3_2_q0            |   in|   32|   ap_memory|       v48_3_2|         array|
|v48_3_3_address0      |  out|   10|   ap_memory|       v48_3_3|         array|
|v48_3_3_ce0           |  out|    1|   ap_memory|       v48_3_3|         array|
|v48_3_3_q0            |   in|   32|   ap_memory|       v48_3_3|         array|
|v48_3_4_address0      |  out|   10|   ap_memory|       v48_3_4|         array|
|v48_3_4_ce0           |  out|    1|   ap_memory|       v48_3_4|         array|
|v48_3_4_q0            |   in|   32|   ap_memory|       v48_3_4|         array|
|v48_3_5_address0      |  out|   10|   ap_memory|       v48_3_5|         array|
|v48_3_5_ce0           |  out|    1|   ap_memory|       v48_3_5|         array|
|v48_3_5_q0            |   in|   32|   ap_memory|       v48_3_5|         array|
|v48_3_6_address0      |  out|   10|   ap_memory|       v48_3_6|         array|
|v48_3_6_ce0           |  out|    1|   ap_memory|       v48_3_6|         array|
|v48_3_6_q0            |   in|   32|   ap_memory|       v48_3_6|         array|
|v48_3_7_address0      |  out|   10|   ap_memory|       v48_3_7|         array|
|v48_3_7_ce0           |  out|    1|   ap_memory|       v48_3_7|         array|
|v48_3_7_q0            |   in|   32|   ap_memory|       v48_3_7|         array|
|v48_3_8_address0      |  out|   10|   ap_memory|       v48_3_8|         array|
|v48_3_8_ce0           |  out|    1|   ap_memory|       v48_3_8|         array|
|v48_3_8_q0            |   in|   32|   ap_memory|       v48_3_8|         array|
|v48_3_9_address0      |  out|   10|   ap_memory|       v48_3_9|         array|
|v48_3_9_ce0           |  out|    1|   ap_memory|       v48_3_9|         array|
|v48_3_9_q0            |   in|   32|   ap_memory|       v48_3_9|         array|
|v48_4_0_address0      |  out|   10|   ap_memory|       v48_4_0|         array|
|v48_4_0_ce0           |  out|    1|   ap_memory|       v48_4_0|         array|
|v48_4_0_q0            |   in|   32|   ap_memory|       v48_4_0|         array|
|v48_4_1_address0      |  out|   10|   ap_memory|       v48_4_1|         array|
|v48_4_1_ce0           |  out|    1|   ap_memory|       v48_4_1|         array|
|v48_4_1_q0            |   in|   32|   ap_memory|       v48_4_1|         array|
|v48_4_2_address0      |  out|   10|   ap_memory|       v48_4_2|         array|
|v48_4_2_ce0           |  out|    1|   ap_memory|       v48_4_2|         array|
|v48_4_2_q0            |   in|   32|   ap_memory|       v48_4_2|         array|
|v48_4_3_address0      |  out|   10|   ap_memory|       v48_4_3|         array|
|v48_4_3_ce0           |  out|    1|   ap_memory|       v48_4_3|         array|
|v48_4_3_q0            |   in|   32|   ap_memory|       v48_4_3|         array|
|v48_4_4_address0      |  out|   10|   ap_memory|       v48_4_4|         array|
|v48_4_4_ce0           |  out|    1|   ap_memory|       v48_4_4|         array|
|v48_4_4_q0            |   in|   32|   ap_memory|       v48_4_4|         array|
|v48_4_5_address0      |  out|   10|   ap_memory|       v48_4_5|         array|
|v48_4_5_ce0           |  out|    1|   ap_memory|       v48_4_5|         array|
|v48_4_5_q0            |   in|   32|   ap_memory|       v48_4_5|         array|
|v48_4_6_address0      |  out|   10|   ap_memory|       v48_4_6|         array|
|v48_4_6_ce0           |  out|    1|   ap_memory|       v48_4_6|         array|
|v48_4_6_q0            |   in|   32|   ap_memory|       v48_4_6|         array|
|v48_4_7_address0      |  out|   10|   ap_memory|       v48_4_7|         array|
|v48_4_7_ce0           |  out|    1|   ap_memory|       v48_4_7|         array|
|v48_4_7_q0            |   in|   32|   ap_memory|       v48_4_7|         array|
|v48_4_8_address0      |  out|   10|   ap_memory|       v48_4_8|         array|
|v48_4_8_ce0           |  out|    1|   ap_memory|       v48_4_8|         array|
|v48_4_8_q0            |   in|   32|   ap_memory|       v48_4_8|         array|
|v48_4_9_address0      |  out|   10|   ap_memory|       v48_4_9|         array|
|v48_4_9_ce0           |  out|    1|   ap_memory|       v48_4_9|         array|
|v48_4_9_q0            |   in|   32|   ap_memory|       v48_4_9|         array|
|v48_5_0_address0      |  out|   10|   ap_memory|       v48_5_0|         array|
|v48_5_0_ce0           |  out|    1|   ap_memory|       v48_5_0|         array|
|v48_5_0_q0            |   in|   32|   ap_memory|       v48_5_0|         array|
|v48_5_1_address0      |  out|   10|   ap_memory|       v48_5_1|         array|
|v48_5_1_ce0           |  out|    1|   ap_memory|       v48_5_1|         array|
|v48_5_1_q0            |   in|   32|   ap_memory|       v48_5_1|         array|
|v48_5_2_address0      |  out|   10|   ap_memory|       v48_5_2|         array|
|v48_5_2_ce0           |  out|    1|   ap_memory|       v48_5_2|         array|
|v48_5_2_q0            |   in|   32|   ap_memory|       v48_5_2|         array|
|v48_5_3_address0      |  out|   10|   ap_memory|       v48_5_3|         array|
|v48_5_3_ce0           |  out|    1|   ap_memory|       v48_5_3|         array|
|v48_5_3_q0            |   in|   32|   ap_memory|       v48_5_3|         array|
|v48_5_4_address0      |  out|   10|   ap_memory|       v48_5_4|         array|
|v48_5_4_ce0           |  out|    1|   ap_memory|       v48_5_4|         array|
|v48_5_4_q0            |   in|   32|   ap_memory|       v48_5_4|         array|
|v48_5_5_address0      |  out|   10|   ap_memory|       v48_5_5|         array|
|v48_5_5_ce0           |  out|    1|   ap_memory|       v48_5_5|         array|
|v48_5_5_q0            |   in|   32|   ap_memory|       v48_5_5|         array|
|v48_5_6_address0      |  out|   10|   ap_memory|       v48_5_6|         array|
|v48_5_6_ce0           |  out|    1|   ap_memory|       v48_5_6|         array|
|v48_5_6_q0            |   in|   32|   ap_memory|       v48_5_6|         array|
|v48_5_7_address0      |  out|   10|   ap_memory|       v48_5_7|         array|
|v48_5_7_ce0           |  out|    1|   ap_memory|       v48_5_7|         array|
|v48_5_7_q0            |   in|   32|   ap_memory|       v48_5_7|         array|
|v48_5_8_address0      |  out|   10|   ap_memory|       v48_5_8|         array|
|v48_5_8_ce0           |  out|    1|   ap_memory|       v48_5_8|         array|
|v48_5_8_q0            |   in|   32|   ap_memory|       v48_5_8|         array|
|v48_5_9_address0      |  out|   10|   ap_memory|       v48_5_9|         array|
|v48_5_9_ce0           |  out|    1|   ap_memory|       v48_5_9|         array|
|v48_5_9_q0            |   in|   32|   ap_memory|       v48_5_9|         array|
|v48_6_0_address0      |  out|   10|   ap_memory|       v48_6_0|         array|
|v48_6_0_ce0           |  out|    1|   ap_memory|       v48_6_0|         array|
|v48_6_0_q0            |   in|   32|   ap_memory|       v48_6_0|         array|
|v48_6_1_address0      |  out|   10|   ap_memory|       v48_6_1|         array|
|v48_6_1_ce0           |  out|    1|   ap_memory|       v48_6_1|         array|
|v48_6_1_q0            |   in|   32|   ap_memory|       v48_6_1|         array|
|v48_6_2_address0      |  out|   10|   ap_memory|       v48_6_2|         array|
|v48_6_2_ce0           |  out|    1|   ap_memory|       v48_6_2|         array|
|v48_6_2_q0            |   in|   32|   ap_memory|       v48_6_2|         array|
|v48_6_3_address0      |  out|   10|   ap_memory|       v48_6_3|         array|
|v48_6_3_ce0           |  out|    1|   ap_memory|       v48_6_3|         array|
|v48_6_3_q0            |   in|   32|   ap_memory|       v48_6_3|         array|
|v48_6_4_address0      |  out|   10|   ap_memory|       v48_6_4|         array|
|v48_6_4_ce0           |  out|    1|   ap_memory|       v48_6_4|         array|
|v48_6_4_q0            |   in|   32|   ap_memory|       v48_6_4|         array|
|v48_6_5_address0      |  out|   10|   ap_memory|       v48_6_5|         array|
|v48_6_5_ce0           |  out|    1|   ap_memory|       v48_6_5|         array|
|v48_6_5_q0            |   in|   32|   ap_memory|       v48_6_5|         array|
|v48_6_6_address0      |  out|   10|   ap_memory|       v48_6_6|         array|
|v48_6_6_ce0           |  out|    1|   ap_memory|       v48_6_6|         array|
|v48_6_6_q0            |   in|   32|   ap_memory|       v48_6_6|         array|
|v48_6_7_address0      |  out|   10|   ap_memory|       v48_6_7|         array|
|v48_6_7_ce0           |  out|    1|   ap_memory|       v48_6_7|         array|
|v48_6_7_q0            |   in|   32|   ap_memory|       v48_6_7|         array|
|v48_6_8_address0      |  out|   10|   ap_memory|       v48_6_8|         array|
|v48_6_8_ce0           |  out|    1|   ap_memory|       v48_6_8|         array|
|v48_6_8_q0            |   in|   32|   ap_memory|       v48_6_8|         array|
|v48_6_9_address0      |  out|   10|   ap_memory|       v48_6_9|         array|
|v48_6_9_ce0           |  out|    1|   ap_memory|       v48_6_9|         array|
|v48_6_9_q0            |   in|   32|   ap_memory|       v48_6_9|         array|
|v48_7_0_address0      |  out|   10|   ap_memory|       v48_7_0|         array|
|v48_7_0_ce0           |  out|    1|   ap_memory|       v48_7_0|         array|
|v48_7_0_q0            |   in|   32|   ap_memory|       v48_7_0|         array|
|v48_7_1_address0      |  out|   10|   ap_memory|       v48_7_1|         array|
|v48_7_1_ce0           |  out|    1|   ap_memory|       v48_7_1|         array|
|v48_7_1_q0            |   in|   32|   ap_memory|       v48_7_1|         array|
|v48_7_2_address0      |  out|   10|   ap_memory|       v48_7_2|         array|
|v48_7_2_ce0           |  out|    1|   ap_memory|       v48_7_2|         array|
|v48_7_2_q0            |   in|   32|   ap_memory|       v48_7_2|         array|
|v48_7_3_address0      |  out|   10|   ap_memory|       v48_7_3|         array|
|v48_7_3_ce0           |  out|    1|   ap_memory|       v48_7_3|         array|
|v48_7_3_q0            |   in|   32|   ap_memory|       v48_7_3|         array|
|v48_7_4_address0      |  out|   10|   ap_memory|       v48_7_4|         array|
|v48_7_4_ce0           |  out|    1|   ap_memory|       v48_7_4|         array|
|v48_7_4_q0            |   in|   32|   ap_memory|       v48_7_4|         array|
|v48_7_5_address0      |  out|   10|   ap_memory|       v48_7_5|         array|
|v48_7_5_ce0           |  out|    1|   ap_memory|       v48_7_5|         array|
|v48_7_5_q0            |   in|   32|   ap_memory|       v48_7_5|         array|
|v48_7_6_address0      |  out|   10|   ap_memory|       v48_7_6|         array|
|v48_7_6_ce0           |  out|    1|   ap_memory|       v48_7_6|         array|
|v48_7_6_q0            |   in|   32|   ap_memory|       v48_7_6|         array|
|v48_7_7_address0      |  out|   10|   ap_memory|       v48_7_7|         array|
|v48_7_7_ce0           |  out|    1|   ap_memory|       v48_7_7|         array|
|v48_7_7_q0            |   in|   32|   ap_memory|       v48_7_7|         array|
|v48_7_8_address0      |  out|   10|   ap_memory|       v48_7_8|         array|
|v48_7_8_ce0           |  out|    1|   ap_memory|       v48_7_8|         array|
|v48_7_8_q0            |   in|   32|   ap_memory|       v48_7_8|         array|
|v48_7_9_address0      |  out|   10|   ap_memory|       v48_7_9|         array|
|v48_7_9_ce0           |  out|    1|   ap_memory|       v48_7_9|         array|
|v48_7_9_q0            |   in|   32|   ap_memory|       v48_7_9|         array|
|v48_8_0_address0      |  out|   10|   ap_memory|       v48_8_0|         array|
|v48_8_0_ce0           |  out|    1|   ap_memory|       v48_8_0|         array|
|v48_8_0_q0            |   in|   32|   ap_memory|       v48_8_0|         array|
|v48_8_1_address0      |  out|   10|   ap_memory|       v48_8_1|         array|
|v48_8_1_ce0           |  out|    1|   ap_memory|       v48_8_1|         array|
|v48_8_1_q0            |   in|   32|   ap_memory|       v48_8_1|         array|
|v48_8_2_address0      |  out|   10|   ap_memory|       v48_8_2|         array|
|v48_8_2_ce0           |  out|    1|   ap_memory|       v48_8_2|         array|
|v48_8_2_q0            |   in|   32|   ap_memory|       v48_8_2|         array|
|v48_8_3_address0      |  out|   10|   ap_memory|       v48_8_3|         array|
|v48_8_3_ce0           |  out|    1|   ap_memory|       v48_8_3|         array|
|v48_8_3_q0            |   in|   32|   ap_memory|       v48_8_3|         array|
|v48_8_4_address0      |  out|   10|   ap_memory|       v48_8_4|         array|
|v48_8_4_ce0           |  out|    1|   ap_memory|       v48_8_4|         array|
|v48_8_4_q0            |   in|   32|   ap_memory|       v48_8_4|         array|
|v48_8_5_address0      |  out|   10|   ap_memory|       v48_8_5|         array|
|v48_8_5_ce0           |  out|    1|   ap_memory|       v48_8_5|         array|
|v48_8_5_q0            |   in|   32|   ap_memory|       v48_8_5|         array|
|v48_8_6_address0      |  out|   10|   ap_memory|       v48_8_6|         array|
|v48_8_6_ce0           |  out|    1|   ap_memory|       v48_8_6|         array|
|v48_8_6_q0            |   in|   32|   ap_memory|       v48_8_6|         array|
|v48_8_7_address0      |  out|   10|   ap_memory|       v48_8_7|         array|
|v48_8_7_ce0           |  out|    1|   ap_memory|       v48_8_7|         array|
|v48_8_7_q0            |   in|   32|   ap_memory|       v48_8_7|         array|
|v48_8_8_address0      |  out|   10|   ap_memory|       v48_8_8|         array|
|v48_8_8_ce0           |  out|    1|   ap_memory|       v48_8_8|         array|
|v48_8_8_q0            |   in|   32|   ap_memory|       v48_8_8|         array|
|v48_8_9_address0      |  out|   10|   ap_memory|       v48_8_9|         array|
|v48_8_9_ce0           |  out|    1|   ap_memory|       v48_8_9|         array|
|v48_8_9_q0            |   in|   32|   ap_memory|       v48_8_9|         array|
|v48_9_0_address0      |  out|   10|   ap_memory|       v48_9_0|         array|
|v48_9_0_ce0           |  out|    1|   ap_memory|       v48_9_0|         array|
|v48_9_0_q0            |   in|   32|   ap_memory|       v48_9_0|         array|
|v48_9_1_address0      |  out|   10|   ap_memory|       v48_9_1|         array|
|v48_9_1_ce0           |  out|    1|   ap_memory|       v48_9_1|         array|
|v48_9_1_q0            |   in|   32|   ap_memory|       v48_9_1|         array|
|v48_9_2_address0      |  out|   10|   ap_memory|       v48_9_2|         array|
|v48_9_2_ce0           |  out|    1|   ap_memory|       v48_9_2|         array|
|v48_9_2_q0            |   in|   32|   ap_memory|       v48_9_2|         array|
|v48_9_3_address0      |  out|   10|   ap_memory|       v48_9_3|         array|
|v48_9_3_ce0           |  out|    1|   ap_memory|       v48_9_3|         array|
|v48_9_3_q0            |   in|   32|   ap_memory|       v48_9_3|         array|
|v48_9_4_address0      |  out|   10|   ap_memory|       v48_9_4|         array|
|v48_9_4_ce0           |  out|    1|   ap_memory|       v48_9_4|         array|
|v48_9_4_q0            |   in|   32|   ap_memory|       v48_9_4|         array|
|v48_9_5_address0      |  out|   10|   ap_memory|       v48_9_5|         array|
|v48_9_5_ce0           |  out|    1|   ap_memory|       v48_9_5|         array|
|v48_9_5_q0            |   in|   32|   ap_memory|       v48_9_5|         array|
|v48_9_6_address0      |  out|   10|   ap_memory|       v48_9_6|         array|
|v48_9_6_ce0           |  out|    1|   ap_memory|       v48_9_6|         array|
|v48_9_6_q0            |   in|   32|   ap_memory|       v48_9_6|         array|
|v48_9_7_address0      |  out|   10|   ap_memory|       v48_9_7|         array|
|v48_9_7_ce0           |  out|    1|   ap_memory|       v48_9_7|         array|
|v48_9_7_q0            |   in|   32|   ap_memory|       v48_9_7|         array|
|v48_9_8_address0      |  out|   10|   ap_memory|       v48_9_8|         array|
|v48_9_8_ce0           |  out|    1|   ap_memory|       v48_9_8|         array|
|v48_9_8_q0            |   in|   32|   ap_memory|       v48_9_8|         array|
|v48_9_9_address0      |  out|   10|   ap_memory|       v48_9_9|         array|
|v48_9_9_ce0           |  out|    1|   ap_memory|       v48_9_9|         array|
|v48_9_9_q0            |   in|   32|   ap_memory|       v48_9_9|         array|
|v50_0_address0        |  out|    5|   ap_memory|         v50_0|         array|
|v50_0_ce0             |  out|    1|   ap_memory|         v50_0|         array|
|v50_0_q0              |   in|   32|   ap_memory|         v50_0|         array|
|v50_1_address0        |  out|    5|   ap_memory|         v50_1|         array|
|v50_1_ce0             |  out|    1|   ap_memory|         v50_1|         array|
|v50_1_q0              |   in|   32|   ap_memory|         v50_1|         array|
|v50_2_address0        |  out|    5|   ap_memory|         v50_2|         array|
|v50_2_ce0             |  out|    1|   ap_memory|         v50_2|         array|
|v50_2_q0              |   in|   32|   ap_memory|         v50_2|         array|
|v50_3_address0        |  out|    5|   ap_memory|         v50_3|         array|
|v50_3_ce0             |  out|    1|   ap_memory|         v50_3|         array|
|v50_3_q0              |   in|   32|   ap_memory|         v50_3|         array|
|v50_4_address0        |  out|    5|   ap_memory|         v50_4|         array|
|v50_4_ce0             |  out|    1|   ap_memory|         v50_4|         array|
|v50_4_q0              |   in|   32|   ap_memory|         v50_4|         array|
|v50_5_address0        |  out|    5|   ap_memory|         v50_5|         array|
|v50_5_ce0             |  out|    1|   ap_memory|         v50_5|         array|
|v50_5_q0              |   in|   32|   ap_memory|         v50_5|         array|
|v50_6_address0        |  out|    5|   ap_memory|         v50_6|         array|
|v50_6_ce0             |  out|    1|   ap_memory|         v50_6|         array|
|v50_6_q0              |   in|   32|   ap_memory|         v50_6|         array|
|v50_7_address0        |  out|    5|   ap_memory|         v50_7|         array|
|v50_7_ce0             |  out|    1|   ap_memory|         v50_7|         array|
|v50_7_q0              |   in|   32|   ap_memory|         v50_7|         array|
|v50_8_address0        |  out|    5|   ap_memory|         v50_8|         array|
|v50_8_ce0             |  out|    1|   ap_memory|         v50_8|         array|
|v50_8_q0              |   in|   32|   ap_memory|         v50_8|         array|
|v50_9_address0        |  out|    5|   ap_memory|         v50_9|         array|
|v50_9_ce0             |  out|    1|   ap_memory|         v50_9|         array|
|v50_9_q0              |   in|   32|   ap_memory|         v50_9|         array|
|v54_0_din             |  out|   32|     ap_fifo|         v54_0|       pointer|
|v54_0_num_data_valid  |   in|    6|     ap_fifo|         v54_0|       pointer|
|v54_0_fifo_cap        |   in|    6|     ap_fifo|         v54_0|       pointer|
|v54_0_full_n          |   in|    1|     ap_fifo|         v54_0|       pointer|
|v54_0_write           |  out|    1|     ap_fifo|         v54_0|       pointer|
|v54_1_din             |  out|   32|     ap_fifo|         v54_1|       pointer|
|v54_1_num_data_valid  |   in|    6|     ap_fifo|         v54_1|       pointer|
|v54_1_fifo_cap        |   in|    6|     ap_fifo|         v54_1|       pointer|
|v54_1_full_n          |   in|    1|     ap_fifo|         v54_1|       pointer|
|v54_1_write           |  out|    1|     ap_fifo|         v54_1|       pointer|
|v54_2_din             |  out|   32|     ap_fifo|         v54_2|       pointer|
|v54_2_num_data_valid  |   in|    6|     ap_fifo|         v54_2|       pointer|
|v54_2_fifo_cap        |   in|    6|     ap_fifo|         v54_2|       pointer|
|v54_2_full_n          |   in|    1|     ap_fifo|         v54_2|       pointer|
|v54_2_write           |  out|    1|     ap_fifo|         v54_2|       pointer|
|v54_3_din             |  out|   32|     ap_fifo|         v54_3|       pointer|
|v54_3_num_data_valid  |   in|    6|     ap_fifo|         v54_3|       pointer|
|v54_3_fifo_cap        |   in|    6|     ap_fifo|         v54_3|       pointer|
|v54_3_full_n          |   in|    1|     ap_fifo|         v54_3|       pointer|
|v54_3_write           |  out|    1|     ap_fifo|         v54_3|       pointer|
|v54_4_din             |  out|   32|     ap_fifo|         v54_4|       pointer|
|v54_4_num_data_valid  |   in|    6|     ap_fifo|         v54_4|       pointer|
|v54_4_fifo_cap        |   in|    6|     ap_fifo|         v54_4|       pointer|
|v54_4_full_n          |   in|    1|     ap_fifo|         v54_4|       pointer|
|v54_4_write           |  out|    1|     ap_fifo|         v54_4|       pointer|
|v54_5_din             |  out|   32|     ap_fifo|         v54_5|       pointer|
|v54_5_num_data_valid  |   in|    6|     ap_fifo|         v54_5|       pointer|
|v54_5_fifo_cap        |   in|    6|     ap_fifo|         v54_5|       pointer|
|v54_5_full_n          |   in|    1|     ap_fifo|         v54_5|       pointer|
|v54_5_write           |  out|    1|     ap_fifo|         v54_5|       pointer|
|v54_6_din             |  out|   32|     ap_fifo|         v54_6|       pointer|
|v54_6_num_data_valid  |   in|    6|     ap_fifo|         v54_6|       pointer|
|v54_6_fifo_cap        |   in|    6|     ap_fifo|         v54_6|       pointer|
|v54_6_full_n          |   in|    1|     ap_fifo|         v54_6|       pointer|
|v54_6_write           |  out|    1|     ap_fifo|         v54_6|       pointer|
|v54_7_din             |  out|   32|     ap_fifo|         v54_7|       pointer|
|v54_7_num_data_valid  |   in|    6|     ap_fifo|         v54_7|       pointer|
|v54_7_fifo_cap        |   in|    6|     ap_fifo|         v54_7|       pointer|
|v54_7_full_n          |   in|    1|     ap_fifo|         v54_7|       pointer|
|v54_7_write           |  out|    1|     ap_fifo|         v54_7|       pointer|
|v54_8_din             |  out|   32|     ap_fifo|         v54_8|       pointer|
|v54_8_num_data_valid  |   in|    6|     ap_fifo|         v54_8|       pointer|
|v54_8_fifo_cap        |   in|    6|     ap_fifo|         v54_8|       pointer|
|v54_8_full_n          |   in|    1|     ap_fifo|         v54_8|       pointer|
|v54_8_write           |  out|    1|     ap_fifo|         v54_8|       pointer|
|v54_9_din             |  out|   32|     ap_fifo|         v54_9|       pointer|
|v54_9_num_data_valid  |   in|    6|     ap_fifo|         v54_9|       pointer|
|v54_9_fifo_cap        |   in|    6|     ap_fifo|         v54_9|       pointer|
|v54_9_full_n          |   in|    1|     ap_fifo|         v54_9|       pointer|
|v54_9_write           |  out|    1|     ap_fifo|         v54_9|       pointer|
+----------------------+-----+-----+------------+--------------+--------------+

