Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Dec 26 15:16:06 2023
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -file /home/binhkieudo/Workspace/Rocket/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/report/utilization.txt
| Design       : Arty100THarness
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Physopt postRoute
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                   Instance                                   |                                    Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| Arty100THarness                                                              |                                                                        (top) |      22152 |      19352 |    2580 |  220 | 14373 |      0 |     12 |         10 |
|   (Arty100THarness)                                                          |                                                                        (top) |          4 |          4 |       0 |    0 |    39 |      0 |      0 |          0 |
|   chiptop0                                                                   |                                                                      ChipTop |      13544 |      12419 |    1108 |   17 |  6096 |      0 |     12 |         10 |
|     (chiptop0)                                                               |                                                                      ChipTop |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|     debug_reset_syncd_debug_reset_sync                                       |                                      AsyncResetSynchronizerShiftReg_w1_d3_i0 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       output_chain                                                           |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_378 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|     dmactiveAck_dmactiveAck                                                  |                                           ResetSynchronizerShiftReg_w1_d3_i0 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       output_chain                                                           |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_377 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|     gated_clock_debug_clock_gate                                             |                                                                 EICG_wrapper |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|     system                                                                   |                                                                   DigitalTop |      13541 |      12416 |    1108 |   17 |  6085 |      0 |     12 |         10 |
|       (system)                                                               |                                                                   DigitalTop |        197 |          5 |     192 |    0 |     6 |      0 |      0 |          0 |
|       clint                                                                  |                                                                        CLINT |         33 |         33 |       0 |    0 |   129 |      0 |      0 |          0 |
|       dtm                                                                    |                                                     DebugTransportModuleJTAG |        112 |        112 |       0 |    0 |   167 |      0 |      0 |          0 |
|         (dtm)                                                                |                                                     DebugTransportModuleJTAG |         16 |         16 |       0 |    0 |    46 |      0 |      0 |          0 |
|         dmiAccessChain                                                       |                                                         CaptureUpdateChain_1 |          8 |          8 |       0 |    0 |    41 |      0 |      0 |          0 |
|         dtmInfoChain                                                         |                                                           CaptureUpdateChain |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|         tapIO_bypassChain                                                    |                                                              JtagBypassChain |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         tapIO_controllerInternal                                             |                                                            JtagTapController |         88 |         88 |       0 |    0 |    15 |      0 |      0 |          0 |
|           (tapIO_controllerInternal)                                         |                                                            JtagTapController |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|           irChain                                                            |                                                         CaptureUpdateChain_2 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|           stateMachine                                                       |                                                             JtagStateMachine |         83 |         83 |       0 |    0 |     4 |      0 |      0 |          0 |
|         tapIO_idcodeChain                                                    |                                                                 CaptureChain |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|       gpioClockDomainWrapper                                                 |                                                            ClockSinkDomain_3 |        204 |        188 |       0 |   16 |   304 |      0 |      0 |          0 |
|         gpio_0                                                               |                                                                       TLGPIO |        204 |        188 |       0 |   16 |   304 |      0 |      0 |          0 |
|           (gpio_0)                                                           |                                                                       TLGPIO |         61 |         61 |       0 |    0 |   224 |      0 |      0 |          0 |
|           ieReg                                                              |                                                      AsyncResetRegVec_w16_i0 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |          0 |
|           inSyncReg_inSyncReg                                                |                                                  SynchronizerShiftReg_w16_d3 |         48 |         32 |       0 |   16 |    16 |      0 |      0 |          0 |
|             output_chain                                                     |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_361 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_1                                                   |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_362 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_10                                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_363 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_11                                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_364 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_12                                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_365 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_13                                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_366 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_14                                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_367 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_15                                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_368 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_2                                                   |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_369 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_3                                                   |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_370 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_4                                                   |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_371 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_5                                                   |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_372 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_6                                                   |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_373 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_7                                                   |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_374 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_8                                                   |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_375 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_9                                                   |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_376 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|           intsource                                                          |                                                      IntSyncCrossingSource_8 |         63 |         63 |       0 |    0 |    16 |      0 |      0 |          0 |
|             reg_0                                                            |                                                  AsyncResetRegVec_w16_i0_360 |         63 |         63 |       0 |    0 |    16 |      0 |      0 |          0 |
|           oeReg                                                              |                                           AsyncResetRegVec_w16_i0__xdcDup__1 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |          0 |
|           pueReg                                                             |                                                  AsyncResetRegVec_w16_i0_359 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|       intsource                                                              |                                                      IntSyncCrossingSource_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         reg_0                                                                |                                                       AsyncResetRegVec_w2_i0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       intsource_1                                                            |                                                      IntSyncCrossingSource_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                                                |                                                   AsyncResetRegVec_w1_i0_358 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       plicDomainWrapper                                                      |                                                              ClockSinkDomain |        329 |        329 |       0 |    0 |   183 |      0 |      0 |          0 |
|         plic                                                                 |                                                                       TLPLIC |        329 |        329 |       0 |    0 |   183 |      0 |      0 |          0 |
|           (plic)                                                             |                                                                       TLPLIC |        168 |        168 |       0 |    0 |   101 |      0 |      0 |          0 |
|           gateways_gateway                                                   |                                                                 LevelGateway |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_1                                                 |                                                             LevelGateway_341 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_10                                                |                                                             LevelGateway_342 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_11                                                |                                                             LevelGateway_343 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_12                                                |                                                             LevelGateway_344 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_13                                                |                                                             LevelGateway_345 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_14                                                |                                                             LevelGateway_346 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_15                                                |                                                             LevelGateway_347 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_16                                                |                                                             LevelGateway_348 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_17                                                |                                                             LevelGateway_349 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_2                                                 |                                                             LevelGateway_350 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_3                                                 |                                                             LevelGateway_351 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_4                                                 |                                                             LevelGateway_352 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_5                                                 |                                                             LevelGateway_353 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_6                                                 |                                                             LevelGateway_354 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_7                                                 |                                                             LevelGateway_355 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_8                                                 |                                                             LevelGateway_356 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_9                                                 |                                                             LevelGateway_357 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           out_back                                                           |                                                                     Queue_74 |        155 |        155 |       0 |    0 |    64 |      0 |      0 |          0 |
|             (out_back)                                                       |                                                                     Queue_74 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                                ram_combMem_9 |        155 |        155 |       0 |    0 |    63 |      0 |      0 |          0 |
|       prci_ctrl_domain                                                       |                                                            ClockSinkDomain_5 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|         clock_gater                                                          |                                                               TileClockGater |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           regs_0                                                             |                                                       AsyncResetRegVec_w1_i1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         resetSynchronizer                                                    |                                                  ClockGroupResetSynchronizer |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|           x1_member_allClocks_uncore_reset_catcher                           |                                                     ResetCatchAndSync_d3_338 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_sync_reset_chain                                              |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_339 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_340 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|       spiClockDomainWrapper                                                  |                                                            ClockSinkDomain_4 |        221 |        209 |      12 |    0 |   185 |      0 |      0 |          0 |
|         spi_0                                                                |                                                                        TLSPI |        221 |        209 |      12 |    0 |   185 |      0 |      0 |          0 |
|           (spi_0)                                                            |                                                                        TLSPI |          1 |          1 |       0 |    0 |    85 |      0 |      0 |          0 |
|           fifo                                                               |                                                                      SPIFIFO |         37 |         25 |      12 |    0 |    17 |      0 |      0 |          0 |
|             (fifo)                                                           |                                                                      SPIFIFO |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             rxq                                                              |                                                                 Queue_75_334 |         19 |         13 |       6 |    0 |     7 |      0 |      0 |          0 |
|               (rxq)                                                          |                                                                 Queue_75_334 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                            ram_combMem_0_337 |         10 |          4 |       6 |    0 |     0 |      0 |      0 |          0 |
|             txq                                                              |                                                                 Queue_75_335 |         18 |         12 |       6 |    0 |     7 |      0 |      0 |          0 |
|               (txq)                                                          |                                                                 Queue_75_335 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                            ram_combMem_0_336 |          8 |          2 |       6 |    0 |     0 |      0 |      0 |          0 |
|           intsource                                                          |                                                  IntSyncCrossingSource_1_332 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             reg_0                                                            |                                                   AsyncResetRegVec_w1_i0_333 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           mac                                                                |                                                                     SPIMedia |        182 |        182 |       0 |    0 |    82 |      0 |      0 |          0 |
|             (mac)                                                            |                                                                     SPIMedia |          1 |          1 |       0 |    0 |     7 |      0 |      0 |          0 |
|             phy                                                              |                                                                  SPIPhysical |        181 |        181 |       0 |    0 |    75 |      0 |      0 |          0 |
|       subsystem_cbus                                                         |                                                               PeripheryBus_1 |       3309 |       3113 |     196 |    0 |   545 |      0 |      0 |          0 |
|         (subsystem_cbus)                                                     |                                                               PeripheryBus_1 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         atomics                                                              |                                                           TLAtomicAutomata_1 |        408 |        408 |       0 |    0 |   206 |      0 |      0 |          0 |
|         buffer                                                               |                                                                   TLBuffer_4 |       1033 |        899 |     134 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                                     |                                                                 Queue_57_329 |        113 |         59 |      54 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                                 |                                                                 Queue_57_329 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                            ram_combMem_5_331 |        108 |         54 |      54 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                                             |                                                                     Queue_56 |        920 |        840 |      80 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                                         |                                                                     Queue_56 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                           ram_combMem_13_330 |        915 |        835 |      80 |    0 |     0 |      0 |      0 |          0 |
|         coupler_to_bootrom                                                   |                                                     TLInterconnectCoupler_13 |        665 |        665 |       0 |    0 |    29 |      0 |      0 |          0 |
|           fragmenter                                                         |                                                               TLFragmenter_7 |        665 |        665 |       0 |    0 |    29 |      0 |      0 |          0 |
|             (fragmenter)                                                     |                                                               TLFragmenter_7 |          4 |          4 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                                         |                                                                   Repeater_7 |        662 |        662 |       0 |    0 |    20 |      0 |      0 |          0 |
|         coupler_to_clint                                                     |                                                     TLInterconnectCoupler_10 |        123 |        123 |       0 |    0 |    32 |      0 |      0 |          0 |
|           fragmenter                                                         |                                                               TLFragmenter_5 |        123 |        123 |       0 |    0 |    32 |      0 |      0 |          0 |
|             (fragmenter)                                                     |                                                               TLFragmenter_5 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                                         |                                                                   Repeater_5 |        120 |        120 |       0 |    0 |    23 |      0 |      0 |          0 |
|         coupler_to_debug                                                     |                                                     TLInterconnectCoupler_12 |        518 |        518 |       0 |    0 |    35 |      0 |      0 |          0 |
|           fragmenter                                                         |                                                               TLFragmenter_6 |        518 |        518 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (fragmenter)                                                     |                                                               TLFragmenter_6 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                                         |                                                                   Repeater_6 |        515 |        515 |       0 |    0 |    26 |      0 |      0 |          0 |
|         coupler_to_plic                                                      |                                                      TLInterconnectCoupler_9 |         34 |         34 |       0 |    0 |    42 |      0 |      0 |          0 |
|           fragmenter                                                         |                                                               TLFragmenter_4 |         34 |         34 |       0 |    0 |    42 |      0 |      0 |          0 |
|             (fragmenter)                                                     |                                                               TLFragmenter_4 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                                         |                                                                   Repeater_4 |         23 |         23 |       0 |    0 |    33 |      0 |      0 |          0 |
|         coupler_to_prci_ctrl                                                 |                                                     TLInterconnectCoupler_15 |        245 |        207 |      38 |    0 |   119 |      0 |      0 |          0 |
|           buffer                                                             |                                                                   TLBuffer_7 |         55 |         17 |      38 |    0 |     6 |      0 |      0 |          0 |
|             bundleIn_0_d_q                                                   |                                                                 Queue_53_327 |         19 |          9 |      10 |    0 |     3 |      0 |      0 |          0 |
|               (bundleIn_0_d_q)                                               |                                                                 Queue_53_327 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                            ram_combMem_4_328 |         14 |          4 |      10 |    0 |     0 |      0 |      0 |          0 |
|             x1_a_q                                                           |                                                                     Queue_61 |         36 |          8 |      28 |    0 |     3 |      0 |      0 |          0 |
|               (x1_a_q)                                                       |                                                                     Queue_61 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                               ram_combMem_10 |         32 |          4 |      28 |    0 |     0 |      0 |      0 |          0 |
|           fixer                                                              |                                                                TLFIFOFixer_3 |         23 |         23 |       0 |    0 |    82 |      0 |      0 |          0 |
|           fragmenter                                                         |                                                               TLFragmenter_8 |        167 |        167 |       0 |    0 |    31 |      0 |      0 |          0 |
|             (fragmenter)                                                     |                                                               TLFragmenter_8 |          6 |          6 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                                         |                                                                   Repeater_8 |        161 |        161 |       0 |    0 |    20 |      0 |      0 |          0 |
|         in_xbar                                                              |                                                                     TLXbar_4 |         51 |         51 |       0 |    0 |    13 |      0 |      0 |          0 |
|         out_xbar                                                             |                                                                     TLXbar_5 |        152 |        152 |       0 |    0 |    22 |      0 |      0 |          0 |
|         wrapped_error_device                                                 |                                                           ErrorDeviceWrapper |         90 |         66 |      24 |    0 |    35 |      0 |      0 |          0 |
|           buffer                                                             |                                                                   TLBuffer_5 |         52 |         28 |      24 |    0 |     6 |      0 |      0 |          0 |
|             bundleIn_0_d_q                                                   |                                                                     Queue_57 |         35 |         23 |      12 |    0 |     3 |      0 |      0 |          0 |
|               (bundleIn_0_d_q)                                               |                                                                     Queue_57 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                            ram_combMem_5_326 |         26 |         14 |      12 |    0 |     0 |      0 |      0 |          0 |
|             x1_a_q                                                           |                                                                     Queue_59 |         17 |          5 |      12 |    0 |     3 |      0 |      0 |          0 |
|               (x1_a_q)                                                       |                                                                     Queue_59 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                                ram_combMem_8 |         13 |          1 |      12 |    0 |     0 |      0 |      0 |          0 |
|           error                                                              |                                                                      TLError |         38 |         38 |       0 |    0 |    29 |      0 |      0 |          0 |
|             (error)                                                          |                                                                      TLError |         10 |         10 |       0 |    0 |    18 |      0 |      0 |          0 |
|             a                                                                |                                                                     Queue_58 |         28 |         28 |       0 |    0 |    11 |      0 |      0 |          0 |
|               (a)                                                            |                                                                     Queue_58 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                                ram_combMem_7 |         26 |         26 |       0 |    0 |    10 |      0 |      0 |          0 |
|       subsystem_l2_wrapper                                                   |                                                      CoherenceManagerWrapper |        392 |        392 |       0 |    0 |   268 |      0 |      0 |          0 |
|         (subsystem_l2_wrapper)                                               |                                                      CoherenceManagerWrapper |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|         broadcast_1                                                          |                                                                  TLBroadcast |        388 |        388 |       0 |    0 |   268 |      0 |      0 |          0 |
|           (broadcast_1)                                                      |                                                                  TLBroadcast |         10 |         10 |       0 |    0 |    52 |      0 |      0 |          0 |
|           TLBroadcastTracker                                                 |                                                           TLBroadcastTracker |        153 |        153 |       0 |    0 |    54 |      0 |      0 |          0 |
|             (TLBroadcastTracker)                                             |                                                           TLBroadcastTracker |         17 |         17 |       0 |    0 |    47 |      0 |      0 |          0 |
|             o_data                                                           |                                                                 Queue_65_325 |        136 |        136 |       0 |    0 |     7 |      0 |      0 |          0 |
|           TLBroadcastTracker_1                                               |                                                         TLBroadcastTracker_1 |         32 |         32 |       0 |    0 |    54 |      0 |      0 |          0 |
|             (TLBroadcastTracker_1)                                           |                                                         TLBroadcastTracker_1 |         14 |         14 |       0 |    0 |    47 |      0 |      0 |          0 |
|             o_data                                                           |                                                                 Queue_65_324 |         19 |         19 |       0 |    0 |     7 |      0 |      0 |          0 |
|           TLBroadcastTracker_2                                               |                                                         TLBroadcastTracker_2 |         34 |         34 |       0 |    0 |    54 |      0 |      0 |          0 |
|             (TLBroadcastTracker_2)                                           |                                                         TLBroadcastTracker_2 |         18 |         18 |       0 |    0 |    47 |      0 |      0 |          0 |
|             o_data                                                           |                                                                 Queue_65_323 |         16 |         16 |       0 |    0 |     7 |      0 |      0 |          0 |
|           TLBroadcastTracker_3                                               |                                                         TLBroadcastTracker_3 |        161 |        161 |       0 |    0 |    54 |      0 |      0 |          0 |
|             (TLBroadcastTracker_3)                                           |                                                         TLBroadcastTracker_3 |         17 |         17 |       0 |    0 |    47 |      0 |      0 |          0 |
|             o_data                                                           |                                                                     Queue_65 |        145 |        145 |       0 |    0 |     7 |      0 |      0 |          0 |
|       subsystem_mbus                                                         |                                                                    MemoryBus |        155 |         23 |     132 |    0 |     6 |      0 |      0 |          0 |
|         coupler_to_memory_controller_port_named_tl_mem                       |                                                     TLInterconnectCoupler_16 |        155 |         23 |     132 |    0 |     6 |      0 |      0 |          0 |
|           buffer                                                             |                                                                     TLBuffer |        155 |         23 |     132 |    0 |     6 |      0 |      0 |          0 |
|             bundleIn_0_d_q                                                   |                                                                      Queue_1 |         71 |         19 |      52 |    0 |     3 |      0 |      0 |          0 |
|               (bundleIn_0_d_q)                                               |                                                                      Queue_1 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                            ram_combMem_5_322 |         70 |         18 |      52 |    0 |     0 |      0 |      0 |          0 |
|             x1_a_q                                                           |                                                                        Queue |         84 |          4 |      80 |    0 |     3 |      0 |      0 |          0 |
|               (x1_a_q)                                                       |                                                                        Queue |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                               ram_combMem_14 |         82 |          2 |      80 |    0 |     0 |      0 |      0 |          0 |
|       subsystem_pbus                                                         |                                                                 PeripheryBus |       1179 |        935 |     244 |    0 |   380 |      0 |      0 |          0 |
|         (subsystem_pbus)                                                     |                                                                 PeripheryBus |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         atomics                                                              |                                                             TLAtomicAutomata |        415 |        415 |       0 |    0 |   181 |      0 |      0 |          0 |
|         buffer                                                               |                                                                   TLBuffer_1 |        200 |         78 |     122 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                                     |                                                                 Queue_53_318 |         66 |         14 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                                 |                                                                 Queue_53_318 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                            ram_combMem_4_321 |         64 |         12 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                                             |                                                                 Queue_52_319 |        134 |         64 |      70 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                                         |                                                                 Queue_52_319 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                           ram_combMem_12_320 |        132 |         62 |      70 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                                             |                                                               TLBuffer_1_310 |        140 |         18 |     122 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                                     |                                                                     Queue_53 |         59 |          7 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                                 |                                                                     Queue_53 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                                ram_combMem_4 |         55 |          3 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                                             |                                                                     Queue_52 |         81 |         11 |      70 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                                         |                                                                     Queue_52 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                           ram_combMem_12_317 |         79 |          9 |      70 |    0 |     0 |      0 |      0 |          0 |
|         coupler_to_bootaddressreg                                            |                                                      TLInterconnectCoupler_4 |         37 |         37 |       0 |    0 |    28 |      0 |      0 |          0 |
|           fragmenter                                                         |                                                                 TLFragmenter |         37 |         37 |       0 |    0 |    28 |      0 |      0 |          0 |
|             (fragmenter)                                                     |                                                                 TLFragmenter |          4 |          4 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                                         |                                                                     Repeater |         34 |         34 |       0 |    0 |    19 |      0 |      0 |          0 |
|         coupler_to_device_named_gpio_0                                       |                                                      TLInterconnectCoupler_5 |        125 |        125 |       0 |    0 |    28 |      0 |      0 |          0 |
|           fragmenter                                                         |                                                           TLFragmenter_1_315 |        125 |        125 |       0 |    0 |    28 |      0 |      0 |          0 |
|             (fragmenter)                                                     |                                                           TLFragmenter_1_315 |          4 |          4 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                                         |                                                               Repeater_1_316 |        122 |        122 |       0 |    0 |    19 |      0 |      0 |          0 |
|         coupler_to_device_named_spi_0                                        |                                                  TLInterconnectCoupler_5_311 |        103 |        103 |       0 |    0 |    28 |      0 |      0 |          0 |
|           fragmenter                                                         |                                                           TLFragmenter_1_313 |        103 |        103 |       0 |    0 |    28 |      0 |      0 |          0 |
|             (fragmenter)                                                     |                                                           TLFragmenter_1_313 |          4 |          4 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                                         |                                                               Repeater_1_314 |        100 |        100 |       0 |    0 |    19 |      0 |      0 |          0 |
|         coupler_to_device_named_uart_0                                       |                                                  TLInterconnectCoupler_5_312 |         61 |         61 |       0 |    0 |    28 |      0 |      0 |          0 |
|           fragmenter                                                         |                                                               TLFragmenter_1 |         61 |         61 |       0 |    0 |    28 |      0 |      0 |          0 |
|             (fragmenter)                                                     |                                                               TLFragmenter_1 |          4 |          4 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                                         |                                                                   Repeater_1 |         58 |         58 |       0 |    0 |    19 |      0 |      0 |          0 |
|         out_xbar                                                             |                                                                     TLXbar_2 |        104 |        104 |       0 |    0 |    11 |      0 |      0 |          0 |
|       subsystem_sbus                                                         |                                                                    SystemBus |         92 |         92 |       0 |    0 |    13 |      0 |      0 |          0 |
|         system_bus_xbar                                                      |                                                                       TLXbar |         92 |         92 |       0 |    0 |    13 |      0 |      0 |          0 |
|       tile_prci_domain                                                       |                                                               TilePRCIDomain |       6546 |       6225 |     320 |    1 |  2700 |      0 |     12 |         10 |
|         buffer                                                               |                                                                  TLBuffer_12 |        441 |        209 |     232 |    0 |    15 |      0 |      0 |          0 |
|           bundleIn_0_b_q                                                     |                                                                     Queue_71 |         29 |          3 |      26 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_b_q)                                                 |                                                                     Queue_71 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                               ram_combMem_12 |         27 |          1 |      26 |    0 |     0 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                                     |                                                                     Queue_70 |        170 |        116 |      54 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                                 |                                                                     Queue_70 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                                ram_combMem_5 |        169 |        115 |      54 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                                             |                                                                     Queue_69 |        119 |         41 |      78 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                                         |                                                                     Queue_69 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                               ram_combMem_13 |        116 |         38 |      78 |    0 |     0 |      0 |      0 |          0 |
|           x1_c_q                                                             |                                                                     Queue_72 |        113 |         41 |      72 |    0 |     3 |      0 |      0 |          0 |
|             (x1_c_q)                                                         |                                                                     Queue_72 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                               ram_combMem_11 |        112 |         40 |      72 |    0 |     0 |      0 |      0 |          0 |
|           x1_e_q                                                             |                                                                     Queue_73 |         10 |          8 |       2 |    0 |     3 |      0 |      0 |          0 |
|             (x1_e_q)                                                         |                                                                     Queue_73 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_sink_ext                                                     |                                                             ram_sink_combMem |          7 |          5 |       2 |    0 |     0 |      0 |      0 |          0 |
|         intsink                                                              |                                                     IntSyncAsyncCrossingSink |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|           chain                                                              |                                                   SynchronizerShiftReg_w1_d3 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain                                                     |                                 NonSyncResetSynchronizerPrimitiveShiftReg_d3 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|         tile_reset_domain_tile                                               |                                                                   RocketTile |       6106 |       6018 |      88 |    0 |  2684 |      0 |     12 |         10 |
|           core                                                               |                                                                       Rocket |       3787 |       3699 |      88 |    0 |  1613 |      0 |      0 |         10 |
|             (core)                                                           |                                                                       Rocket |        924 |        924 |       0 |    0 |   606 |      0 |      0 |          0 |
|             csr                                                              |                                                                      CSRFile |       1746 |       1746 |       0 |    0 |   741 |      0 |      0 |          0 |
|             div                                                              |                                                                       MulDiv |        962 |        962 |       0 |    0 |   214 |      0 |      0 |         10 |
|             ibuf                                                             |                                                                         IBuf |         48 |         48 |       0 |    0 |    52 |      0 |      0 |          0 |
|             rf_ext                                                           |                                                                   rf_combMem |        113 |         25 |      88 |    0 |     0 |      0 |      0 |          0 |
|           dcache                                                             |                                                                       DCache |       1178 |       1178 |       0 |    0 |   505 |      0 |      9 |          0 |
|             (dcache)                                                         |                                                                       DCache |        982 |        982 |       0 |    0 |   505 |      0 |      0 |          0 |
|             data                                                             |                                                              DCacheDataArray |        134 |        134 |       0 |    0 |     0 |      0 |      8 |          0 |
|               data_arrays_0                                                  |                                                                data_arrays_0 |        134 |        134 |       0 |    0 |     0 |      0 |      8 |          0 |
|                 data_arrays_0_ext                                            |                                                            data_arrays_0_ext |        134 |        134 |       0 |    0 |     0 |      0 |      8 |          0 |
|                   mem_0_0                                                    |                                                      split_data_arrays_0_ext |         24 |         24 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_1                                                    |                                                  split_data_arrays_0_ext_303 |          9 |          9 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_2                                                    |                                                  split_data_arrays_0_ext_304 |          9 |          9 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_3                                                    |                                                  split_data_arrays_0_ext_305 |          9 |          9 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_4                                                    |                                                  split_data_arrays_0_ext_306 |          9 |          9 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_5                                                    |                                                  split_data_arrays_0_ext_307 |          9 |          9 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_6                                                    |                                                  split_data_arrays_0_ext_308 |          9 |          9 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_7                                                    |                                                  split_data_arrays_0_ext_309 |         58 |         58 |       0 |    0 |     0 |      0 |      1 |          0 |
|             tag_array_0                                                      |                                                                  tag_array_0 |         71 |         71 |       0 |    0 |     0 |      0 |      1 |          0 |
|               tag_array_0_ext                                                |                                                              tag_array_0_ext |         71 |         71 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 mem_0_0                                                      |                                                        split_tag_array_0_ext |         71 |         71 |       0 |    0 |     0 |      0 |      1 |          0 |
|           frontend                                                           |                                                                     Frontend |       1345 |       1345 |       0 |    0 |   553 |      0 |      3 |          0 |
|             (frontend)                                                       |                                                                     Frontend |        152 |        152 |       0 |    0 |    74 |      0 |      0 |          0 |
|             fq                                                               |                                                                   ShiftQueue |        882 |        882 |       0 |    0 |   340 |      0 |      0 |          0 |
|             icache                                                           |                                                                       ICache |        215 |        215 |       0 |    0 |   139 |      0 |      3 |          0 |
|               (icache)                                                       |                                                                       ICache |        138 |        138 |       0 |    0 |   139 |      0 |      0 |          0 |
|               data_arrays_0_0                                                |                                                              data_arrays_0_0 |         17 |         17 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                                          |                                                      data_arrays_0_0_ext_301 |         17 |         17 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                                    |                                                split_data_arrays_0_0_ext_302 |         17 |         17 |       0 |    0 |     0 |      0 |      1 |          0 |
|               data_arrays_1_0                                                |                                                              data_arrays_1_0 |         37 |         37 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                                          |                                                          data_arrays_0_0_ext |         37 |         37 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                                    |                                                    split_data_arrays_0_0_ext |         37 |         37 |       0 |    0 |     0 |      0 |      1 |          0 |
|               tag_array_0                                                    |                                                                tag_array_0_0 |         27 |         27 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 tag_array_0_0_ext                                            |                                                            tag_array_0_0_ext |         27 |         27 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                                    |                                                      split_tag_array_0_0_ext |         27 |         27 |       0 |    0 |     0 |      0 |      1 |          0 |
|             tlb                                                              |                                                                        TLB_1 |         96 |         96 |       0 |    0 |     0 |      0 |      0 |          0 |
|               pmp                                                            |                                                                 PMPChecker_2 |         96 |         96 |       0 |    0 |     0 |      0 |      0 |          0 |
|           tlMasterXbar                                                       |                                                                     TLXbar_7 |         53 |         53 |       0 |    0 |    13 |      0 |      0 |          0 |
|       tlDM                                                                   |                                                                TLDebugModule |        678 |        678 |       0 |    0 |  1083 |      0 |      0 |          0 |
|         dmInner                                                              |                                                      TLDebugModuleInnerAsync |        648 |        648 |       0 |    0 |   962 |      0 |      0 |          0 |
|           dmInner                                                            |                                                           TLDebugModuleInner |        461 |        461 |       0 |    0 |   855 |      0 |      0 |          0 |
|             (dmInner)                                                        |                                                           TLDebugModuleInner |        457 |        457 |       0 |    0 |   852 |      0 |      0 |          0 |
|             hartIsInResetSync_0_debug_hartReset_0                            |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_299 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_300 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmactive_synced_dmInner_io_innerCtrl_sink                          |                                                             AsyncQueueSink_7 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|             (dmactive_synced_dmInner_io_innerCtrl_sink)                      |                                                             AsyncQueueSink_7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             io_deq_bits_deq_bits_reg                                         |                                                         ClockCrossingReg_w15 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|             widx_widx_gray                                                   |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_297 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_298 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmactive_synced_dmactive_synced_dmactiveSync                       |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_279 |          9 |          9 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                                     |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_296 |          9 |          9 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmiXing                                                            |                                                          TLAsyncCrossingSink |        172 |        172 |       0 |    0 |    96 |      0 |      0 |          0 |
|             bundleIn_0_d_source                                              |                                                           AsyncQueueSource_7 |          6 |          6 |       0 |    0 |    51 |      0 |      0 |          0 |
|               (bundleIn_0_d_source)                                          |                                                           AsyncQueueSource_7 |          2 |          2 |       0 |    0 |    36 |      0 |      0 |          0 |
|               ridx_ridx_gray                                                 |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_282 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                                 |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_295 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_extend                                                    |                                                           AsyncValidSync_283 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_4_293 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_294 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid                                                     |                                                           AsyncValidSync_284 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_4_291 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_292 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid_0                                                 |                                                           AsyncValidSync_285 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_4_289 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_290 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid_1                                                 |                                                           AsyncValidSync_286 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_4_287 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_288 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             x1_a_sink                                                        |                                                             AsyncQueueSink_6 |        166 |        166 |       0 |    0 |    45 |      0 |      0 |          0 |
|               (x1_a_sink)                                                    |                                                             AsyncQueueSink_6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                                       |                                                         ClockCrossingReg_w55 |        165 |        165 |       0 |    0 |    40 |      0 |      0 |          0 |
|               widx_widx_gray                                                 |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_280 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                                 |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_281 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         dmOuter                                                              |                                                      TLDebugModuleOuterAsync |         30 |         30 |       0 |    0 |   121 |      0 |      0 |          0 |
|           asource                                                            |                                                        TLAsyncCrossingSource |          6 |          6 |       0 |    0 |    96 |      0 |      0 |          0 |
|             bundleIn_0_d_sink                                                |                                                             AsyncQueueSink_5 |          4 |          4 |       0 |    0 |    51 |      0 |      0 |          0 |
|               (bundleIn_0_d_sink)                                            |                                                             AsyncQueueSink_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                                       |                                                         ClockCrossingReg_w43 |          0 |          0 |       0 |    0 |    34 |      0 |      0 |          0 |
|               sink_valid_0                                                   |                                                               AsyncValidSync |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_4_277 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_278 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid_1                                                   |                                                           AsyncValidSync_267 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_4_275 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_276 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_extend                                                  |                                                           AsyncValidSync_268 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_4_273 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_274 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid                                                   |                                                           AsyncValidSync_269 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_272 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               widx_widx_gray                                                 |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_270 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                                 |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_271 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             x1_a_source                                                      |                                                           AsyncQueueSource_5 |          2 |          2 |       0 |    0 |    45 |      0 |      0 |          0 |
|               (x1_a_source)                                                  |                                                           AsyncQueueSource_5 |          1 |          1 |       0 |    0 |    42 |      0 |      0 |          0 |
|               ridx_ridx_gray                                                 |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_265 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                                 |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_266 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmOuter                                                            |                                                           TLDebugModuleOuter |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|           dmactiveAck_dmactiveAckSync                                        |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_261 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                                     |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_264 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmiBypass                                                          |                                                                  TLBusBypass |         12 |         12 |       0 |    0 |     4 |      0 |      0 |          0 |
|             bar                                                              |                                                               TLBusBypassBar |         12 |         12 |       0 |    0 |     4 |      0 |      0 |          0 |
|           dmiXbar                                                            |                                                                     TLXbar_9 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           io_innerCtrl_source                                                |                                                           AsyncQueueSource_6 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|             (io_innerCtrl_source)                                            |                                                           AsyncQueueSource_6 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |          0 |
|             ridx_ridx_gray                                                   |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_262 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_263 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       uartClockDomainWrapper                                                 |                                                            ClockSinkDomain_2 |         97 |         85 |      12 |    0 |   109 |      0 |      0 |          0 |
|         uart_0                                                               |                                                                       TLUART |         97 |         85 |      12 |    0 |   109 |      0 |      0 |          0 |
|           (uart_0)                                                           |                                                                       TLUART |          0 |          0 |       0 |    0 |    29 |      0 |      0 |          0 |
|           intsource                                                          |                                                  IntSyncCrossingSource_1_258 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             reg_0                                                            |                                                       AsyncResetRegVec_w1_i0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           rxm                                                                |                                                                       UARTRx |         35 |         35 |       0 |    0 |    36 |      0 |      0 |          0 |
|           rxq                                                                |                                                                     Queue_75 |         17 |         11 |       6 |    0 |     7 |      0 |      0 |          0 |
|             (rxq)                                                            |                                                                     Queue_75 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                            ram_combMem_0_260 |          8 |          2 |       6 |    0 |     0 |      0 |      0 |          0 |
|           txm                                                                |                                                                       UARTTx |         28 |         28 |       0 |    0 |    29 |      0 |      0 |          0 |
|           txq                                                                |                                                                 Queue_75_259 |         16 |         10 |       6 |    0 |     7 |      0 |      0 |          0 |
|             (txq)                                                            |                                                                 Queue_75_259 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                                ram_combMem_0 |          8 |          2 |       6 |    0 |     0 |      0 |      0 |          0 |
|     system_debug_systemjtag_reset_catcher                                    |                                                         ResetCatchAndSync_d3 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       io_sync_reset_chain                                                    |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_257 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         output_chain                                                         |                                AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|   dutWrangler                                                                |                                                                ResetWrangler |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|     bundleOut_3_reset_catcher                                                |                          ResetCatchAndSync_d3_Arty100THarness_UNIQUIFIED_251 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       io_sync_reset_chain                                                    |       AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100THarness_UNIQUIFIED_255 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         output_chain                                                         | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_256 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|     debounced_debounce                                                       |                                                      AsyncResetRegVec_w13_i0 |          4 |          4 |       0 |    0 |    13 |      0 |      0 |          0 |
|     deglitched_deglitch                                                      |                                                                AsyncResetReg |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|     x1_reset_catcher                                                         |                          ResetCatchAndSync_d3_Arty100THarness_UNIQUIFIED_252 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       io_sync_reset_chain                                                    |       AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100THarness_UNIQUIFIED_253 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         output_chain                                                         | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_254 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|   fpga_power_on                                                              |                                                         PowerOnResetFPGAOnly |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|   harnessBinderReset_catcher                                                 |                              ResetCatchAndSync_d3_Arty100THarness_UNIQUIFIED |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|     io_sync_reset_chain                                                      |           AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100THarness_UNIQUIFIED |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|       output_chain                                                           | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_250 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|   harnessSysPLLNode                                                          |                                                            harnessSysPLLNode |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                     |                                                    harnessSysPLLNode_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   mig                                                                        |                                                            XilinxArty100TMIG |       8598 |       6923 |    1472 |  203 |  8214 |      0 |      0 |          0 |
|     axi4asource                                                              |                                                      AXI4AsyncCrossingSource |        144 |        144 |       0 |    0 |  1377 |      0 |      0 |          0 |
|       bundleIn_0_b_sink                                                      |                                                             AsyncQueueSink_4 |         29 |         29 |       0 |    0 |    24 |      0 |      0 |          0 |
|         (bundleIn_0_b_sink)                                                  |                                                             AsyncQueueSink_4 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |          0 |
|         io_deq_bits_deq_bits_reg                                             |                                                          ClockCrossingReg_w6 |         25 |         25 |       0 |    0 |     4 |      0 |      0 |          0 |
|         widx_widx_gray                                                       |                                  AsyncResetSynchronizerShiftReg_w4_d3_i0_245 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|           output_chain                                                       | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_246 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_1                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_247 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_2                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_248 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_3                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_249 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       bundleIn_0_r_sink                                                      |                                                             AsyncQueueSink_3 |         77 |         77 |       0 |    0 |    89 |      0 |      0 |          0 |
|         (bundleIn_0_r_sink)                                                  |                                                             AsyncQueueSink_3 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         io_deq_bits_deq_bits_reg                                             |                                                         ClockCrossingReg_w71 |         73 |         73 |       0 |    0 |    69 |      0 |      0 |          0 |
|         widx_widx_gray                                                       |                                  AsyncResetSynchronizerShiftReg_w4_d3_i0_240 |          4 |          4 |       0 |    0 |    12 |      0 |      0 |          0 |
|           output_chain                                                       | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_241 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_1                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_242 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_2                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_243 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_3                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_244 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       x1_ar_source                                                           |                                                           AsyncQueueSource_2 |         12 |         12 |       0 |    0 |   330 |      0 |      0 |          0 |
|         (x1_ar_source)                                                       |                                                           AsyncQueueSource_2 |          4 |          4 |       0 |    0 |   312 |      0 |      0 |          0 |
|         ridx_ridx_gray                                                       |                                  AsyncResetSynchronizerShiftReg_w4_d3_i0_229 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|           output_chain                                                       | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_236 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_1                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_237 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_2                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_238 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_3                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_239 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         sink_extend                                                          |                                AsyncValidSync_Arty100THarness_UNIQUIFIED_230 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           io_out_sink_valid_0                                                |     AsyncResetSynchronizerShiftReg_w1_d3_i0_4_Arty100THarness_UNIQUIFIED_234 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_235 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         sink_valid                                                           |                                AsyncValidSync_Arty100THarness_UNIQUIFIED_231 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|           io_out_sink_valid_0                                                |     AsyncResetSynchronizerShiftReg_w1_d3_i0_4_Arty100THarness_UNIQUIFIED_232 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_233 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|       x1_aw_source                                                           |                                                       AsyncQueueSource_2_212 |         11 |         11 |       0 |    0 |   330 |      0 |      0 |          0 |
|         (x1_aw_source)                                                       |                                                       AsyncQueueSource_2_212 |          9 |          9 |       0 |    0 |   312 |      0 |      0 |          0 |
|         ridx_ridx_gray                                                       |                                  AsyncResetSynchronizerShiftReg_w4_d3_i0_218 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|           output_chain                                                       | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_225 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_1                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_226 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_2                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_227 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_3                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_228 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         source_valid_0                                                       |                                AsyncValidSync_Arty100THarness_UNIQUIFIED_219 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           io_out_sink_valid_0                                                |     AsyncResetSynchronizerShiftReg_w1_d3_i0_4_Arty100THarness_UNIQUIFIED_223 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_224 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         source_valid_1                                                       |                                AsyncValidSync_Arty100THarness_UNIQUIFIED_220 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           io_out_sink_valid_0                                                |     AsyncResetSynchronizerShiftReg_w1_d3_i0_4_Arty100THarness_UNIQUIFIED_221 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_222 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       x1_w_source                                                            |                                                           AsyncQueueSource_4 |         15 |         15 |       0 |    0 |   604 |      0 |      0 |          0 |
|         (x1_w_source)                                                        |                                                           AsyncQueueSource_4 |         13 |         13 |       0 |    0 |   592 |      0 |      0 |          0 |
|         ridx_ridx_gray                                                       |                                  AsyncResetSynchronizerShiftReg_w4_d3_i0_213 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|           output_chain                                                       | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_214 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_1                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_215 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_2                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_216 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_3                                                     | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_217 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|     buffer                                                                   |                                          TLBuffer_Arty100THarness_UNIQUIFIED |        167 |         35 |     132 |    0 |     6 |      0 |      0 |          0 |
|       bundleIn_0_d_q                                                         |                                           Queue_1_Arty100THarness_UNIQUIFIED |         62 |         10 |      52 |    0 |     3 |      0 |      0 |          0 |
|         (bundleIn_0_d_q)                                                     |                                           Queue_1_Arty100THarness_UNIQUIFIED |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ram_ext                                                              |                                     ram_combMem_5_Arty100THarness_UNIQUIFIED |         52 |          0 |      52 |    0 |     0 |      0 |      0 |          0 |
|       x1_a_q                                                                 |                                             Queue_Arty100THarness_UNIQUIFIED |        105 |         25 |      80 |    0 |     3 |      0 |      0 |          0 |
|         (x1_a_q)                                                             |                                             Queue_Arty100THarness_UNIQUIFIED |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ram_ext                                                              |                                    ram_combMem_14_Arty100THarness_UNIQUIFIED |        103 |         23 |      80 |    0 |     0 |      0 |      0 |          0 |
|     deint                                                                    |                                                            AXI4Deinterleaver |       1418 |        554 |     864 |    0 |   181 |      0 |      0 |          0 |
|       (deint)                                                                |                                                            AXI4Deinterleaver |         20 |         20 |       0 |    0 |    69 |      0 |      0 |          0 |
|       qs_queue_0                                                             |                                                                      Queue_4 |         61 |          7 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_0)                                                         |                                                                      Queue_4 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_211 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_1                                                             |                                                                  Queue_4_182 |         60 |          6 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_1)                                                         |                                                                  Queue_4_182 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_210 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_10                                                            |                                                                  Queue_4_183 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_10)                                                        |                                                                  Queue_4_183 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_209 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_11                                                            |                                                                  Queue_4_184 |        135 |         81 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_11)                                                        |                                                                  Queue_4_184 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_208 |        131 |         77 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_12                                                            |                                                                  Queue_4_185 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_12)                                                        |                                                                  Queue_4_185 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_207 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_13                                                            |                                                                  Queue_4_186 |         60 |          6 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_13)                                                        |                                                                  Queue_4_186 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_206 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_14                                                            |                                                                  Queue_4_187 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_14)                                                        |                                                                  Queue_4_187 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_205 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_15                                                            |                                                                  Queue_4_188 |        137 |         83 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_15)                                                        |                                                                  Queue_4_188 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_204 |        132 |         78 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_2                                                             |                                                                  Queue_4_189 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_2)                                                         |                                                                  Queue_4_189 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_203 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_3                                                             |                                                                  Queue_4_190 |        271 |        217 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_3)                                                         |                                                                  Queue_4_190 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_202 |        267 |        213 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_4                                                             |                                                                  Queue_4_191 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_4)                                                         |                                                                  Queue_4_191 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_201 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_5                                                             |                                                                  Queue_4_192 |         60 |          6 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_5)                                                         |                                                                  Queue_4_192 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_200 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_6                                                             |                                                                  Queue_4_193 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_6)                                                         |                                                                  Queue_4_193 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_199 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_7                                                             |                                                                  Queue_4_194 |        140 |         86 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_7)                                                         |                                                                  Queue_4_194 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_198 |        135 |         81 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_8                                                             |                                                                  Queue_4_195 |         60 |          6 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_8)                                                         |                                                                  Queue_4_195 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                            ram_combMem_6_197 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_9                                                             |                                                                  Queue_4_196 |         61 |          7 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_9)                                                         |                                                                  Queue_4_196 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                                ram_combMem_6 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|     island                                                                   |                                                      XilinxArty100TMIGIsland |       6744 |       6065 |     476 |  203 |  6254 |      0 |      0 |          0 |
|       (island)                                                               |                                                      XilinxArty100TMIGIsland |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|       axi4asink                                                              |                                                        AXI4AsyncCrossingSink |        506 |        506 |       0 |    0 |   845 |      0 |      0 |          0 |
|         (axi4asink)                                                          |                                                        AXI4AsyncCrossingSink |        360 |        360 |       0 |    0 |     0 |      0 |      0 |          0 |
|         bundleIn_0_b_source                                                  |                                                           AsyncQueueSource_1 |          8 |          8 |       0 |    0 |    52 |      0 |      0 |          0 |
|           (bundleIn_0_b_source)                                              |                                                           AsyncQueueSource_1 |          8 |          8 |       0 |    0 |    40 |      0 |      0 |          0 |
|           ridx_ridx_gray                                                     |                                   AsyncResetSynchronizerShiftReg_w4_d3_i0_92 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                                     |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_93 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_94 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_95 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_96 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         bundleIn_0_r_source                                                  |                                                             AsyncQueueSource |        138 |        138 |       0 |    0 |   572 |      0 |      0 |          0 |
|           (bundleIn_0_r_source)                                              |                                                             AsyncQueueSource |        138 |        138 |       0 |    0 |   560 |      0 |      0 |          0 |
|           ridx_ridx_gray                                                     |                                   AsyncResetSynchronizerShiftReg_w4_d3_i0_87 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                                     |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_88 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_89 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_90 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_91 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         x1_ar_sink                                                           |                                                               AsyncQueueSink |          0 |          0 |       0 |    0 |    58 |      0 |      0 |          0 |
|           (x1_ar_sink)                                                       |                                                               AsyncQueueSink |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           io_deq_bits_deq_bits_reg                                           |                                                      ClockCrossingReg_w61_81 |          0 |          0 |       0 |    0 |    38 |      0 |      0 |          0 |
|           widx_widx_gray                                                     |                                   AsyncResetSynchronizerShiftReg_w4_d3_i0_82 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                                     |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_83 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_84 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_85 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_86 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         x1_aw_sink                                                           |                                                            AsyncQueueSink_62 |          0 |          0 |       0 |    0 |    70 |      0 |      0 |          0 |
|           (x1_aw_sink)                                                       |                                                            AsyncQueueSink_62 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           io_deq_bits_deq_bits_reg                                           |                                                         ClockCrossingReg_w61 |          0 |          0 |       0 |    0 |    38 |      0 |      0 |          0 |
|           sink_valid_0                                                       |                                    AsyncValidSync_Arty100THarness_UNIQUIFIED |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_sink_valid_0                                              |      AsyncResetSynchronizerShiftReg_w1_d3_i0_4_Arty100THarness_UNIQUIFIED_79 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_80 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           sink_valid_1                                                       |                                 AsyncValidSync_Arty100THarness_UNIQUIFIED_66 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_sink_valid_0                                              |      AsyncResetSynchronizerShiftReg_w1_d3_i0_4_Arty100THarness_UNIQUIFIED_77 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_78 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_extend                                                      |                                 AsyncValidSync_Arty100THarness_UNIQUIFIED_67 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_sink_valid_0                                              |      AsyncResetSynchronizerShiftReg_w1_d3_i0_4_Arty100THarness_UNIQUIFIED_75 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_76 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_valid                                                       |                                 AsyncValidSync_Arty100THarness_UNIQUIFIED_68 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_sink_valid_0                                              |         AsyncResetSynchronizerShiftReg_w1_d3_i0_4_Arty100THarness_UNIQUIFIED |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_74 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           widx_widx_gray                                                     |                                   AsyncResetSynchronizerShiftReg_w4_d3_i0_69 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                                     |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_70 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_71 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_72 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_73 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         x1_w_sink                                                            |                                                             AsyncQueueSink_2 |          0 |          0 |       0 |    0 |    93 |      0 |      0 |          0 |
|           (x1_w_sink)                                                        |                                                             AsyncQueueSink_2 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           io_deq_bits_deq_bits_reg                                           |                                                         ClockCrossingReg_w73 |          0 |          0 |       0 |    0 |    73 |      0 |      0 |          0 |
|           widx_widx_gray                                                     |                                      AsyncResetSynchronizerShiftReg_w4_d3_i0 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                                     |     AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_63 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_64 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                                   |  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED_65 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       blackbox                                                               |                                                                  arty100tmig |       6237 |       5558 |     476 |  203 |  5409 |      0 |      0 |          0 |
|         u_arty100tmig_mig                                                    |                                                              arty100tmig_mig |       6237 |       5558 |     476 |  203 |  5409 |      0 |      0 |          0 |
|           temp_mon_enabled.u_tempmon                                         |                                                     mig_7series_v4_2_tempmon |         38 |         38 |       0 |    0 |   122 |      0 |      0 |          0 |
|           u_ddr3_clk_ibuf                                                    |                                                    mig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           u_ddr3_infrastructure                                              |                                              mig_7series_v4_2_infrastructure |          9 |          9 |       0 |    0 |    33 |      0 |      0 |          0 |
|           u_iodelay_ctrl                                                     |                                                mig_7series_v4_2_iodelay_ctrl |          1 |          1 |       0 |    0 |    15 |      0 |      0 |          0 |
|           u_memc_ui_top_axi                                                  |                                             mig_7series_v4_2_memc_ui_top_axi |       6189 |       5510 |     476 |  203 |  5239 |      0 |      0 |          0 |
|             (u_memc_ui_top_axi)                                              |                                             mig_7series_v4_2_memc_ui_top_axi |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             mem_intfc0                                                       |                                                   mig_7series_v4_2_mem_intfc |       4358 |       4061 |     280 |   17 |  3180 |      0 |      0 |          0 |
|               ddr_phy_top0                                                   |                                                 mig_7series_v4_2_ddr_phy_top |       2996 |       2708 |     272 |   16 |  2299 |      0 |      0 |          0 |
|                 u_ddr_calib_top                                              |                                               mig_7series_v4_2_ddr_calib_top |       2250 |       2236 |       0 |   14 |  1983 |      0 |      0 |          0 |
|                   (u_ddr_calib_top)                                          |                                               mig_7series_v4_2_ddr_calib_top |         15 |         14 |       0 |    1 |    28 |      0 |      0 |          0 |
|                   ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                          |                                               mig_7series_v4_2_ddr_phy_rdlvl |        540 |        540 |       0 |    0 |   873 |      0 |      0 |          0 |
|                   ddr_phy_tempmon_0                                          |                                             mig_7series_v4_2_ddr_phy_tempmon |        261 |        261 |       0 |    0 |   231 |      0 |      0 |          0 |
|                   dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr              |                                    mig_7series_v4_2_ddr_phy_dqs_found_cal_hr |        156 |        155 |       0 |    1 |    91 |      0 |      0 |          0 |
|                   mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                  |                                   mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay |         19 |         18 |       0 |    1 |    16 |      0 |      0 |          0 |
|                   mb_wrlvl_inst.u_ddr_phy_wrlvl                              |                                               mig_7series_v4_2_ddr_phy_wrlvl |        261 |        260 |       0 |    1 |   160 |      0 |      0 |          0 |
|                   u_ddr_phy_init                                             |                                                mig_7series_v4_2_ddr_phy_init |        840 |        836 |       0 |    4 |   280 |      0 |      0 |          0 |
|                   u_ddr_phy_wrcal                                            |                                               mig_7series_v4_2_ddr_phy_wrcal |        163 |        157 |       0 |    6 |   304 |      0 |      0 |          0 |
|                 u_ddr_mc_phy_wrapper                                         |                                          mig_7series_v4_2_ddr_mc_phy_wrapper |        746 |        472 |     272 |    2 |   316 |      0 |      0 |          0 |
|                   (u_ddr_mc_phy_wrapper)                                     |                                          mig_7series_v4_2_ddr_mc_phy_wrapper |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   u_ddr_mc_phy                                               |                                                  mig_7series_v4_2_ddr_mc_phy |        746 |        472 |     272 |    2 |   292 |      0 |      0 |          0 |
|                     (u_ddr_mc_phy)                                           |                                                  mig_7series_v4_2_ddr_mc_phy |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                     ddr_phy_4lanes_0.u_ddr_phy_4lanes                        |                                              mig_7series_v4_2_ddr_phy_4lanes |        746 |        472 |     272 |    2 |   276 |      0 |      0 |          0 |
|                       (ddr_phy_4lanes_0.u_ddr_phy_4lanes)                    |                                              mig_7series_v4_2_ddr_phy_4lanes |          5 |          4 |       0 |    1 |    20 |      0 |      0 |          0 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                        |                                               mig_7series_v4_2_ddr_byte_lane |         62 |         22 |      40 |    0 |    20 |      0 |      0 |          0 |
|                         (ddr_byte_lane_A.ddr_byte_lane_A)                    |                                               mig_7series_v4_2_ddr_byte_lane |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         ddr_byte_group_io                                    |                                           mig_7series_v4_2_ddr_byte_group_io |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                    |                         mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_181 |         61 |         21 |      40 |    0 |    19 |      0 |      0 |          0 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                        |                               mig_7series_v4_2_ddr_byte_lane__parameterized0 |         72 |         28 |      44 |    0 |    19 |      0 |      0 |          0 |
|                         (ddr_byte_lane_B.ddr_byte_lane_B)                    |                               mig_7series_v4_2_ddr_byte_lane__parameterized0 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         ddr_byte_group_io                                    |                           mig_7series_v4_2_ddr_byte_group_io__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                    |                         mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_180 |         63 |         19 |      44 |    0 |    19 |      0 |      0 |          0 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                        |                               mig_7series_v4_2_ddr_byte_lane__parameterized1 |        237 |        142 |      94 |    1 |   106 |      0 |      0 |          0 |
|                         (ddr_byte_lane_C.ddr_byte_lane_C)                    |                               mig_7series_v4_2_ddr_byte_lane__parameterized1 |          7 |          7 |       0 |    0 |    69 |      0 |      0 |          0 |
|                         ddr_byte_group_io                                    |                       mig_7series_v4_2_ddr_byte_group_io__parameterized1_177 |          2 |          1 |       0 |    1 |     2 |      0 |      0 |          0 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |                                        mig_7series_v4_2_ddr_if_post_fifo_178 |        131 |         87 |      44 |    0 |    11 |      0 |      0 |          0 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                    |                         mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_179 |         97 |         47 |      50 |    0 |    24 |      0 |      0 |          0 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                        |                               mig_7series_v4_2_ddr_byte_lane__parameterized2 |        370 |        276 |      94 |    0 |   111 |      0 |      0 |          0 |
|                         (ddr_byte_lane_D.ddr_byte_lane_D)                    |                               mig_7series_v4_2_ddr_byte_lane__parameterized2 |          0 |          0 |       0 |    0 |    69 |      0 |      0 |          0 |
|                         ddr_byte_group_io                                    |                           mig_7series_v4_2_ddr_byte_group_io__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |                                            mig_7series_v4_2_ddr_if_post_fifo |        274 |        230 |      44 |    0 |    18 |      0 |      0 |          0 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                    |                             mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 |         96 |         46 |      50 |    0 |    24 |      0 |      0 |          0 |
|               mc0                                                            |                                                          mig_7series_v4_2_mc |       1365 |       1356 |       8 |    1 |   881 |      0 |      0 |          0 |
|                 (mc0)                                                        |                                                          mig_7series_v4_2_mc |        240 |        240 |       0 |    0 |    74 |      0 |      0 |          0 |
|                 bank_mach0                                                   |                                                   mig_7series_v4_2_bank_mach |       1055 |       1055 |       0 |    0 |   721 |      0 |      0 |          0 |
|                   arb_mux0                                                   |                                                     mig_7series_v4_2_arb_mux |        370 |        370 |       0 |    0 |    61 |      0 |      0 |          0 |
|                     arb_row_col0                                             |                                                 mig_7series_v4_2_arb_row_col |        370 |        370 |       0 |    0 |    56 |      0 |      0 |          0 |
|                       (arb_row_col0)                                         |                                                 mig_7series_v4_2_arb_row_col |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|                       col_arb0                                               |                             mig_7series_v4_2_round_robin_arb__parameterized1 |        141 |        141 |       0 |    0 |    16 |      0 |      0 |          0 |
|                       pre_4_1_1T_arb.pre_arb0                                |                         mig_7series_v4_2_round_robin_arb__parameterized1_174 |         89 |         89 |       0 |    0 |    16 |      0 |      0 |          0 |
|                       row_arb0                                               |                         mig_7series_v4_2_round_robin_arb__parameterized1_175 |        138 |        138 |       0 |    0 |    16 |      0 |      0 |          0 |
|                     arb_select0                                              |                                                  mig_7series_v4_2_arb_select |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                   bank_cntrl[0].bank0                                        |                                                  mig_7series_v4_2_bank_cntrl |        113 |        113 |       0 |    0 |    79 |      0 |      0 |          0 |
|                     bank_compare0                                            |                                            mig_7series_v4_2_bank_compare_173 |         12 |         12 |       0 |    0 |    35 |      0 |      0 |          0 |
|                     bank_queue0                                              |                                                  mig_7series_v4_2_bank_queue |         78 |         78 |       0 |    0 |    24 |      0 |      0 |          0 |
|                     bank_state0                                              |                                                  mig_7series_v4_2_bank_state |         23 |         23 |       0 |    0 |    20 |      0 |      0 |          0 |
|                   bank_cntrl[1].bank0                                        |                                  mig_7series_v4_2_bank_cntrl__parameterized0 |         90 |         90 |       0 |    0 |    79 |      0 |      0 |          0 |
|                     bank_compare0                                            |                                            mig_7series_v4_2_bank_compare_172 |         21 |         21 |       0 |    0 |    35 |      0 |      0 |          0 |
|                     bank_queue0                                              |                                  mig_7series_v4_2_bank_queue__parameterized0 |         41 |         41 |       0 |    0 |    24 |      0 |      0 |          0 |
|                     bank_state0                                              |                                  mig_7series_v4_2_bank_state__parameterized0 |         28 |         28 |       0 |    0 |    20 |      0 |      0 |          0 |
|                   bank_cntrl[2].bank0                                        |                                  mig_7series_v4_2_bank_cntrl__parameterized1 |         74 |         74 |       0 |    0 |    79 |      0 |      0 |          0 |
|                     bank_compare0                                            |                                            mig_7series_v4_2_bank_compare_171 |         13 |         13 |       0 |    0 |    35 |      0 |      0 |          0 |
|                     bank_queue0                                              |                                  mig_7series_v4_2_bank_queue__parameterized1 |         38 |         38 |       0 |    0 |    24 |      0 |      0 |          0 |
|                     bank_state0                                              |                                  mig_7series_v4_2_bank_state__parameterized1 |         23 |         23 |       0 |    0 |    20 |      0 |      0 |          0 |
|                   bank_cntrl[3].bank0                                        |                                  mig_7series_v4_2_bank_cntrl__parameterized2 |         77 |         77 |       0 |    0 |    79 |      0 |      0 |          0 |
|                     bank_compare0                                            |                                            mig_7series_v4_2_bank_compare_170 |         12 |         12 |       0 |    0 |    35 |      0 |      0 |          0 |
|                     bank_queue0                                              |                                  mig_7series_v4_2_bank_queue__parameterized2 |         42 |         42 |       0 |    0 |    24 |      0 |      0 |          0 |
|                     bank_state0                                              |                                  mig_7series_v4_2_bank_state__parameterized2 |         23 |         23 |       0 |    0 |    20 |      0 |      0 |          0 |
|                   bank_cntrl[4].bank0                                        |                                  mig_7series_v4_2_bank_cntrl__parameterized3 |         82 |         82 |       0 |    0 |    79 |      0 |      0 |          0 |
|                     bank_compare0                                            |                                            mig_7series_v4_2_bank_compare_169 |         13 |         13 |       0 |    0 |    35 |      0 |      0 |          0 |
|                     bank_queue0                                              |                                  mig_7series_v4_2_bank_queue__parameterized3 |         46 |         46 |       0 |    0 |    24 |      0 |      0 |          0 |
|                     bank_state0                                              |                                  mig_7series_v4_2_bank_state__parameterized3 |         23 |         23 |       0 |    0 |    20 |      0 |      0 |          0 |
|                   bank_cntrl[5].bank0                                        |                                  mig_7series_v4_2_bank_cntrl__parameterized4 |         76 |         76 |       0 |    0 |    79 |      0 |      0 |          0 |
|                     bank_compare0                                            |                                            mig_7series_v4_2_bank_compare_168 |         13 |         13 |       0 |    0 |    35 |      0 |      0 |          0 |
|                     bank_queue0                                              |                                  mig_7series_v4_2_bank_queue__parameterized4 |         42 |         42 |       0 |    0 |    24 |      0 |      0 |          0 |
|                     bank_state0                                              |                                  mig_7series_v4_2_bank_state__parameterized4 |         21 |         21 |       0 |    0 |    20 |      0 |      0 |          0 |
|                   bank_cntrl[6].bank0                                        |                                  mig_7series_v4_2_bank_cntrl__parameterized5 |         76 |         76 |       0 |    0 |    82 |      0 |      0 |          0 |
|                     bank_compare0                                            |                                            mig_7series_v4_2_bank_compare_167 |         14 |         14 |       0 |    0 |    35 |      0 |      0 |          0 |
|                     bank_queue0                                              |                                  mig_7series_v4_2_bank_queue__parameterized5 |         37 |         37 |       0 |    0 |    24 |      0 |      0 |          0 |
|                     bank_state0                                              |                                  mig_7series_v4_2_bank_state__parameterized5 |         25 |         25 |       0 |    0 |    23 |      0 |      0 |          0 |
|                   bank_cntrl[7].bank0                                        |                                  mig_7series_v4_2_bank_cntrl__parameterized6 |         73 |         73 |       0 |    0 |    79 |      0 |      0 |          0 |
|                     bank_compare0                                            |                                                mig_7series_v4_2_bank_compare |         12 |         12 |       0 |    0 |    35 |      0 |      0 |          0 |
|                     bank_queue0                                              |                                  mig_7series_v4_2_bank_queue__parameterized6 |         39 |         39 |       0 |    0 |    24 |      0 |      0 |          0 |
|                     bank_state0                                              |                                  mig_7series_v4_2_bank_state__parameterized6 |         22 |         22 |       0 |    0 |    20 |      0 |      0 |          0 |
|                   bank_common0                                               |                                                 mig_7series_v4_2_bank_common |         46 |         46 |       0 |    0 |    25 |      0 |      0 |          0 |
|                 col_mach0                                                    |                                                    mig_7series_v4_2_col_mach |         21 |         13 |       8 |    0 |    25 |      0 |      0 |          0 |
|                 rank_mach0                                                   |                                                   mig_7series_v4_2_rank_mach |         55 |         54 |       0 |    1 |    61 |      0 |      0 |          0 |
|                   rank_cntrl[0].rank_cntrl0                                  |                                                  mig_7series_v4_2_rank_cntrl |          6 |          5 |       0 |    1 |    13 |      0 |      0 |          0 |
|                   rank_common0                                               |                                                 mig_7series_v4_2_rank_common |         49 |         49 |       0 |    0 |    48 |      0 |      0 |          0 |
|                     (rank_common0)                                           |                                                 mig_7series_v4_2_rank_common |         45 |         45 |       0 |    0 |    45 |      0 |      0 |          0 |
|                     maintenance_request.maint_arb0                           |                                             mig_7series_v4_2_round_robin_arb |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             u_axi_mc                                                         |                                                      mig_7series_v4_2_axi_mc |       1391 |       1205 |       0 |  186 |  1506 |      0 |      0 |          0 |
|               (u_axi_mc)                                                     |                                                      mig_7series_v4_2_axi_mc |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|               USE_UPSIZER.upsizer_d2                                         |                                             mig_7series_v4_2_ddr_axi_upsizer |        830 |        781 |       0 |   49 |   982 |      0 |      0 |          0 |
|                 USE_READ.read_addr_inst                                      |                               mig_7series_v4_2_ddr_a_upsizer__parameterized0 |        115 |         91 |       0 |   24 |    80 |      0 |      0 |          0 |
|                   (USE_READ.read_addr_inst)                                  |                               mig_7series_v4_2_ddr_a_upsizer__parameterized0 |         29 |         29 |       0 |    0 |    35 |      0 |      0 |          0 |
|                   USE_BURSTS.cmd_queue                                       |                                        mig_7series_v4_2_ddr_command_fifo_154 |         86 |         62 |       0 |   24 |    41 |      0 |      0 |          0 |
|                     (USE_BURSTS.cmd_queue)                                   |                                        mig_7series_v4_2_ddr_command_fifo_154 |         76 |         52 |       0 |   24 |    40 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.new_write_inst                      |                                      mig_7series_v4_2_ddr_carry_latch_or_160 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                 |                                           mig_7series_v4_2_ddr_carry_and_161 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                 |                                           mig_7series_v4_2_ddr_carry_and_162 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst1             |                                           mig_7series_v4_2_ddr_carry_and_163 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst2             |                                           mig_7series_v4_2_ddr_carry_and_164 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst3             |                                           mig_7series_v4_2_ddr_carry_and_165 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_inst                    |                                           mig_7series_v4_2_ddr_carry_and_166 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst      |                                     mig_7series_v4_2_ddr_carry_latch_and_155 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst      |                                     mig_7series_v4_2_ddr_carry_latch_and_156 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst      |                                     mig_7series_v4_2_ddr_carry_latch_and_157 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst      |                                     mig_7series_v4_2_ddr_carry_latch_and_158 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst          |                                           mig_7series_v4_2_ddr_carry_and_159 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_READ.read_data_inst                                      |                                               mig_7series_v4_2_ddr_r_upsizer |         92 |         92 |       0 |    0 |   153 |      0 |      0 |          0 |
|                   (USE_READ.read_data_inst)                                  |                                               mig_7series_v4_2_ddr_r_upsizer |         79 |         79 |       0 |    0 |   152 |      0 |      0 |          0 |
|                   USE_FPGA_CTRL.cmd_ready_inst                               |                                     mig_7series_v4_2_ddr_carry_latch_and_131 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1          |                                           mig_7series_v4_2_ddr_carry_and_132 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst       |                                            mig_7series_v4_2_ddr_carry_or_133 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.last_beat_curr_word_inst                |                                      mig_7series_v4_2_ddr_comparator_sel_134 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[0].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_150 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[1].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_151 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[2].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_152 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[3].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_153 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.last_beat_inst                          |               mig_7series_v4_2_ddr_comparator_sel_static__parameterized0_135 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[0].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_146 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[1].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_147 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[2].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_148 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[3].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_149 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                |                               mig_7series_v4_2_ddr_comparator_sel_static_136 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[0].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_144 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[1].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_145 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst       |                                           mig_7series_v4_2_ddr_carry_and_137 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst       |                                           mig_7series_v4_2_ddr_carry_and_138 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst   |                                           mig_7series_v4_2_ddr_carry_and_139 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst |                                           mig_7series_v4_2_ddr_carry_and_140 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_inst            |                                            mig_7series_v4_2_ddr_carry_or_141 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst        |                                           mig_7series_v4_2_ddr_carry_and_142 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst      |                                           mig_7series_v4_2_ddr_carry_and_143 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_WRITE.write_addr_inst                                    |                                               mig_7series_v4_2_ddr_a_upsizer |        124 |         99 |       0 |   25 |    81 |      0 |      0 |          0 |
|                   (USE_WRITE.write_addr_inst)                                |                                               mig_7series_v4_2_ddr_a_upsizer |          3 |          3 |       0 |    0 |    35 |      0 |      0 |          0 |
|                   USE_BURSTS.cmd_queue                                       |                                            mig_7series_v4_2_ddr_command_fifo |        121 |         96 |       0 |   25 |    42 |      0 |      0 |          0 |
|                     (USE_BURSTS.cmd_queue)                                   |                                            mig_7series_v4_2_ddr_command_fifo |        111 |         86 |       0 |   25 |    41 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.new_write_inst                      |                                          mig_7series_v4_2_ddr_carry_latch_or |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                 |                                           mig_7series_v4_2_ddr_carry_and_125 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                 |                                           mig_7series_v4_2_ddr_carry_and_126 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst1             |                                           mig_7series_v4_2_ddr_carry_and_127 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst2             |                                           mig_7series_v4_2_ddr_carry_and_128 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst3             |                                           mig_7series_v4_2_ddr_carry_and_129 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_inst                    |                                           mig_7series_v4_2_ddr_carry_and_130 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst      |                                     mig_7series_v4_2_ddr_carry_latch_and_120 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst      |                                     mig_7series_v4_2_ddr_carry_latch_and_121 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst      |                                     mig_7series_v4_2_ddr_carry_latch_and_122 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst      |                                     mig_7series_v4_2_ddr_carry_latch_and_123 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst          |                                           mig_7series_v4_2_ddr_carry_and_124 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_WRITE.write_data_inst                                    |                                               mig_7series_v4_2_ddr_w_upsizer |        311 |        311 |       0 |    0 |   309 |      0 |      0 |          0 |
|                   (USE_WRITE.write_data_inst)                                |                                               mig_7series_v4_2_ddr_w_upsizer |        165 |        165 |       0 |    0 |   308 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.last_beat_curr_word_inst                |                                          mig_7series_v4_2_ddr_comparator_sel |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[0].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_116 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[1].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_117 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[2].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_118 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[3].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_119 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.last_beat_inst                          |                   mig_7series_v4_2_ddr_comparator_sel_static__parameterized0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[0].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_112 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[1].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_113 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[2].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_114 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[3].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_115 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.last_word_inst                          |                                               mig_7series_v4_2_ddr_carry_and |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_USE_WRAP.last_word_inst2                          |                                            mig_7series_v4_2_ddr_carry_and_98 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_USE_WRAP.last_word_inst3                          |                                            mig_7series_v4_2_ddr_carry_and_99 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst       |                                         mig_7series_v4_2_ddr_carry_latch_and |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.last_word_inst_2                   |                                           mig_7series_v4_2_ddr_carry_and_100 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                |                                   mig_7series_v4_2_ddr_comparator_sel_static |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[0].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_110 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[1].compare_inst                                |                                           mig_7series_v4_2_ddr_carry_and_111 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.pop_si_data_inst                   |                                                mig_7series_v4_2_ddr_carry_or |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst       |                                           mig_7series_v4_2_ddr_carry_and_101 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst  |                                           mig_7series_v4_2_ddr_carry_and_102 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst   |                                           mig_7series_v4_2_ddr_carry_and_103 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst  |                                           mig_7series_v4_2_ddr_carry_and_104 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst |                                           mig_7series_v4_2_ddr_carry_and_105 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst       |                                           mig_7series_v4_2_ddr_carry_and_106 |        129 |        129 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst        |                                           mig_7series_v4_2_ddr_carry_and_107 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst       |                                           mig_7series_v4_2_ddr_carry_and_108 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst      |                                           mig_7series_v4_2_ddr_carry_and_109 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 mi_register_slice_inst                                       |                      mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |        144 |        144 |       0 |    0 |   276 |      0 |      0 |          0 |
|                   (mi_register_slice_inst)                                   |                      mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   r_pipe                                                     |                     mig_7series_v4_2_ddr_axic_register_slice__parameterized5 |        144 |        144 |       0 |    0 |   275 |      0 |      0 |          0 |
|                 si_register_slice_inst                                       |                                      mig_7series_v4_2_ddr_axi_register_slice |         46 |         46 |       0 |    0 |    83 |      0 |      0 |          0 |
|                   (si_register_slice_inst)                                   |                                      mig_7series_v4_2_ddr_axi_register_slice |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   ar_pipe                                                    |                                     mig_7series_v4_2_ddr_axic_register_slice |         21 |         21 |       0 |    0 |    40 |      0 |      0 |          0 |
|                   aw_pipe                                                    |                                  mig_7series_v4_2_ddr_axic_register_slice_97 |         24 |         24 |       0 |    0 |    42 |      0 |      0 |          0 |
|               axi_mc_ar_channel_0                                            |                                           mig_7series_v4_2_axi_mc_ar_channel |         93 |         93 |       0 |    0 |    81 |      0 |      0 |          0 |
|                 (axi_mc_ar_channel_0)                                        |                                           mig_7series_v4_2_axi_mc_ar_channel |          1 |          1 |       0 |    0 |    39 |      0 |      0 |          0 |
|                 ar_cmd_fsm_0                                                 |                                              mig_7series_v4_2_axi_mc_cmd_fsm |         47 |         47 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 axi_mc_cmd_translator_0                                      |                       mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 |         45 |         45 |       0 |    0 |    41 |      0 |      0 |          0 |
|                   axi_mc_incr_cmd_0                                          |                             mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 |         34 |         34 |       0 |    0 |    33 |      0 |      0 |          0 |
|                   axi_mc_wrap_cmd_0                                          |                             mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|               axi_mc_aw_channel_0                                            |                                           mig_7series_v4_2_axi_mc_aw_channel |        125 |        125 |       0 |    0 |    78 |      0 |      0 |          0 |
|                 (axi_mc_aw_channel_0)                                        |                                           mig_7series_v4_2_axi_mc_aw_channel |          1 |          1 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 aw_cmd_fsm_0                                                 |                                           mig_7series_v4_2_axi_mc_wr_cmd_fsm |         79 |         79 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 axi_mc_cmd_translator_0                                      |                                       mig_7series_v4_2_axi_mc_cmd_translator |         45 |         45 |       0 |    0 |    41 |      0 |      0 |          0 |
|                   axi_mc_incr_cmd_0                                          |                                             mig_7series_v4_2_axi_mc_incr_cmd |         33 |         33 |       0 |    0 |    33 |      0 |      0 |          0 |
|                   axi_mc_wrap_cmd_0                                          |                                             mig_7series_v4_2_axi_mc_wrap_cmd |         12 |         12 |       0 |    0 |     8 |      0 |      0 |          0 |
|               axi_mc_b_channel_0                                             |                                            mig_7series_v4_2_axi_mc_b_channel |         11 |          7 |       0 |    4 |     9 |      0 |      0 |          0 |
|                 (axi_mc_b_channel_0)                                         |                                            mig_7series_v4_2_axi_mc_b_channel |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 bid_fifo_0                                                   |                                                 mig_7series_v4_2_axi_mc_fifo |         11 |          7 |       0 |    4 |     4 |      0 |      0 |          0 |
|               axi_mc_cmd_arbiter_0                                           |                                          mig_7series_v4_2_axi_mc_cmd_arbiter |         25 |         25 |       0 |    0 |    31 |      0 |      0 |          0 |
|               axi_mc_r_channel_0                                             |                                            mig_7series_v4_2_axi_mc_r_channel |        159 |         26 |       0 |  133 |    24 |      0 |      0 |          0 |
|                 (axi_mc_r_channel_0)                                         |                                            mig_7series_v4_2_axi_mc_r_channel |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 rd_data_fifo_0                                               |                                 mig_7series_v4_2_axi_mc_fifo__parameterized0 |        137 |          9 |       0 |  128 |     6 |      0 |      0 |          0 |
|                 transaction_fifo_0                                           |                                 mig_7series_v4_2_axi_mc_fifo__parameterized1 |         22 |         17 |       0 |    5 |     6 |      0 |      0 |          0 |
|               axi_mc_w_channel_0                                             |                                            mig_7series_v4_2_axi_mc_w_channel |        149 |        149 |       0 |    0 |   292 |      0 |      0 |          0 |
|             u_ui_top                                                         |                                                      mig_7series_v4_2_ui_top |        471 |        275 |     196 |    0 |   551 |      0 |      0 |          0 |
|               ui_cmd0                                                        |                                                      mig_7series_v4_2_ui_cmd |         31 |         31 |       0 |    0 |    55 |      0 |      0 |          0 |
|               ui_rd_data0                                                    |                                                  mig_7series_v4_2_ui_rd_data |        119 |         27 |      92 |    0 |   163 |      0 |      0 |          0 |
|               ui_wr_data0                                                    |                                                  mig_7series_v4_2_ui_wr_data |        321 |        217 |     104 |    0 |   333 |      0 |      0 |          0 |
|     toaxi4                                                                   |                                                                     TLToAXI4 |         54 |         54 |       0 |    0 |   140 |      0 |      0 |          0 |
|       (toaxi4)                                                               |                                                                     TLToAXI4 |          4 |          4 |       0 |    0 |    24 |      0 |      0 |          0 |
|       deq                                                                    |                                                                      Queue_2 |          1 |          1 |       0 |    0 |    74 |      0 |      0 |          0 |
|         (deq)                                                                |                                                                      Queue_2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                                ram_combMem_3 |          1 |          1 |       0 |    0 |    73 |      0 |      0 |          0 |
|       queue_arw_deq                                                          |                                                                      Queue_3 |         49 |         49 |       0 |    0 |    42 |      0 |      0 |          0 |
|         (queue_arw_deq)                                                      |                                                                      Queue_3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                                ram_combMem_1 |         49 |         49 |       0 |    0 |    41 |      0 |      0 |          0 |
|     yank                                                                     |                                                               AXI4UserYanker |         72 |         72 |       0 |    0 |   256 |      0 |      0 |          0 |
|       Queue                                                                  |                                                                     Queue_20 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue)                                                              |                                                                     Queue_20 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_61 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_1                                                                |                                                                   Queue_20_0 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_1)                                                            |                                                                   Queue_20_0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_60 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_10                                                               |                                                                   Queue_20_1 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_10)                                                           |                                                                   Queue_20_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_59 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_11                                                               |                                                                   Queue_20_2 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_11)                                                           |                                                                   Queue_20_2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_58 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_12                                                               |                                                                   Queue_20_3 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_12)                                                           |                                                                   Queue_20_3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_57 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_13                                                               |                                                                   Queue_20_4 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_13)                                                           |                                                                   Queue_20_4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_56 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_14                                                               |                                                                   Queue_20_5 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_14)                                                           |                                                                   Queue_20_5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_55 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_15                                                               |                                                                   Queue_20_6 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_15)                                                           |                                                                   Queue_20_6 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_54 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_16                                                               |                                                                   Queue_20_7 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_16)                                                           |                                                                   Queue_20_7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_53 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_17                                                               |                                                                   Queue_20_8 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_17)                                                           |                                                                   Queue_20_8 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_52 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_18                                                               |                                                                   Queue_20_9 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_18)                                                           |                                                                   Queue_20_9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_51 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_19                                                               |                                                                  Queue_20_10 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_19)                                                           |                                                                  Queue_20_10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_50 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_2                                                                |                                                                  Queue_20_11 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_2)                                                            |                                                                  Queue_20_11 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_49 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_20                                                               |                                                                  Queue_20_12 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_20)                                                           |                                                                  Queue_20_12 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_48 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_21                                                               |                                                                  Queue_20_13 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_21)                                                           |                                                                  Queue_20_13 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_47 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_22                                                               |                                                                  Queue_20_14 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_22)                                                           |                                                                  Queue_20_14 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_46 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_23                                                               |                                                                  Queue_20_15 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_23)                                                           |                                                                  Queue_20_15 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_45 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_24                                                               |                                                                  Queue_20_16 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_24)                                                           |                                                                  Queue_20_16 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_44 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_25                                                               |                                                                  Queue_20_17 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_25)                                                           |                                                                  Queue_20_17 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_43 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_26                                                               |                                                                  Queue_20_18 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_26)                                                           |                                                                  Queue_20_18 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_42 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_27                                                               |                                                                  Queue_20_19 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_27)                                                           |                                                                  Queue_20_19 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_41 |         14 |         14 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_28                                                               |                                                                  Queue_20_20 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_28)                                                           |                                                                  Queue_20_20 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_40 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_29                                                               |                                                                  Queue_20_21 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_29)                                                           |                                                                  Queue_20_21 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_39 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_3                                                                |                                                                  Queue_20_22 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_3)                                                            |                                                                  Queue_20_22 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_38 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_30                                                               |                                                                  Queue_20_23 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_30)                                                           |                                                                  Queue_20_23 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_37 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_31                                                               |                                                                  Queue_20_24 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_31)                                                           |                                                                  Queue_20_24 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_36 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_4                                                                |                                                                  Queue_20_25 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_4)                                                            |                                                                  Queue_20_25 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_35 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_5                                                                |                                                                  Queue_20_26 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_5)                                                            |                                                                  Queue_20_26 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_34 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_6                                                                |                                                                  Queue_20_27 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_6)                                                            |                                                                  Queue_20_27 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_33 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_7                                                                |                                                                  Queue_20_28 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_7)                                                            |                                                                  Queue_20_28 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_32 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_8                                                                |                                                                  Queue_20_29 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_8)                                                            |                                                                  Queue_20_29 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                               ram_combMem_31 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|       Queue_9                                                                |                                                                  Queue_20_30 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|         (Queue_9)                                                            |                                                                  Queue_20_30 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                                  ram_combMem |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Dec 26 15:16:08 2023
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_clock_utilization -file /home/binhkieudo/Workspace/Rocket/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/report/utilization.txt -append
| Design       : Arty100THarness
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Device Cell Placement Summary for Global Clock g2
10. Device Cell Placement Summary for Global Clock g3
11. Device Cell Placement Summary for Global Clock g4
12. Device Cell Placement Summary for Global Clock g5
13. Device Cell Placement Summary for Global Clock g6
14. Device Cell Placement Summary for Global Clock g7
15. Clock Region Cell Placement per Global Clock: Region X0Y0
16. Clock Region Cell Placement per Global Clock: Region X1Y0
17. Clock Region Cell Placement per Global Clock: Region X0Y1
18. Clock Region Cell Placement per Global Clock: Region X1Y1
19. Clock Region Cell Placement per Global Clock: Region X0Y2
20. Clock Region Cell Placement per Global Clock: Region X1Y2
21. Clock Region Cell Placement per Global Clock: Region X0Y3

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    7 |        32 |   0 |            0 |      0 |
| BUFH     |    1 |        96 |   0 |            0 |      0 |
| BUFIO    |    0 |        24 |   0 |            0 |      0 |
| BUFMR    |    0 |        12 |   0 |            0 |      0 |
| BUFR     |    0 |        24 |   0 |            0 |      0 |
| MMCM     |    2 |         6 |   1 |            0 |      0 |
| PLL      |    1 |         6 |   1 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+----------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                      | Driver Pin                                                                    | Net                                                                  |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+----------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 7 |        7468 |               1 |       20.000 | clk_out1_harnessSysPLLNode | harnessSysPLLNode/inst/clkout1_buf/O                                          | harnessSysPLLNode/inst/clk_out1                                      |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                 5 |        6540 |               0 |       12.000 | clk_pll_i                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK      |
| g2        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          |                 2 |         962 |               0 |       20.000 | clk_out1_harnessSysPLLNode | COMMANDRdData_cmdtype_reg[7]_i_4/O                                            | _gated_clock_debug_clock_gate_out                                    |
| g3        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y19 | n/a          |                 1 |         291 |               0 |      100.000 | JTCK                       | jtag_jtag_TCK_IBUF_BUFG_inst/O                                                | jtag_jtag_TCK_IBUF_BUFG                                              |
| g4        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |                 3 |          62 |               0 |        5.000 | clk_out3_harnessSysPLLNode | harnessSysPLLNode/inst/clkout3_buf/O                                          | harnessSysPLLNode/inst/clk_out3                                      |
| g5        | src4      | BUFG/O          | None       | BUFGCTRL_X0Y18 | n/a          |                 1 |           1 |               0 |        6.000 | clk_out2_harnessSysPLLNode | harnessSysPLLNode/inst/clkout2_buf/O                                          | harnessSysPLLNode/inst/clk_out2                                      |
| g6        | src5      | BUFG/O          | None       | BUFGCTRL_X0Y20 | n/a          |                 1 |           1 |               0 |       10.000 | clkfbout_harnessSysPLLNode | harnessSysPLLNode/inst/clkf_buf/O                                             | harnessSysPLLNode/inst/clkfbout_buf_harnessSysPLLNode                |
| g7        | src6      | BUFH/O          | None       | BUFHCE_X1Y12   | X1Y1         |                 1 |           1 |               0 |       12.000 | pll_clk3_out               | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3 |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+----------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+----------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint      | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock               | Driver Pin                                                                           | Net                                                                      |
+-----------+-----------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+----------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
| src0      | g0        | MMCME2_ADV/CLKOUT0  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              20.000 | clk_out1_harnessSysPLLNode | harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0                                         | harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode                        |
| src0      | g2        | LUT2/O              | None            | SLICE_X52Y96    | X1Y1         |           1 |               0 |              20.000 | clk_out1_harnessSysPLLNode | chiptop0/gated_clock_debug_clock_gate/COMMANDRdData_cmdtype[7]_i_8/O                 | chiptop0/gated_clock_debug_clock_gate/clkout1_buf                        |
| src1      | g1        | MMCME2_ADV/CLKFBOUT | MMCME2_ADV_X1Y1 | MMCME2_ADV_X1Y1 | X1Y1         |           1 |               0 |              12.000 | clk_pll_i                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i    |
| src2      | g3        | IBUF/O              | IOB_X1Y124      | IOB_X1Y124      | X1Y2         |           1 |               0 |             100.000 | JTCK                       | jtag_jtag_TCK_IBUF_inst/O                                                            | jtag_jtag_TCK_IBUF                                                       |
| src3      | g4        | MMCME2_ADV/CLKOUT2  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |               5.000 | clk_out3_harnessSysPLLNode | harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2                                         | harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode                        |
| src4      | g5        | MMCME2_ADV/CLKOUT1  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |               6.000 | clk_out2_harnessSysPLLNode | harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1                                         | harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode                        |
| src5      | g6        | MMCME2_ADV/CLKFBOUT | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              10.000 | clkfbout_harnessSysPLLNode | harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBOUT                                        | harnessSysPLLNode/inst/clkfbout_harnessSysPLLNode                        |
| src6      | g7        | PLLE2_ADV/CLKOUT3   | PLLE2_ADV_X1Y1  | PLLE2_ADV_X1Y1  | X1Y1         |           1 |               0 |              12.000 | pll_clk3_out               | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3          | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out |
+-----------+-----------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+----------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+----------------------------+---------------------+------------------------------------+--------------+-------------+-----------------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin            | Constraint          | Site/BEL                           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock         | Driver Pin                                                                                                                                                                                                 | Net                                                                                                                                                                                                     |
+----------+----------------------------+---------------------+------------------------------------+--------------+-------------+-----------------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0        | PLLE2_ADV/CLKOUT0          | PLLE2_ADV_X1Y1      | PLLE2_ADV_X1Y1/PLLE2_ADV           | X1Y1         |           5 |               2 |        1.500 | freq_refclk   | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                 |
| 1        | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y6 | PHASER_OUT_PHY_X1Y6/PHASER_OUT_PHY | X1Y1         |           2 |               0 |        3.000 | oserdes_clk_2 | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed |
| 2        | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y7 | PHASER_OUT_PHY_X1Y7/PHASER_OUT_PHY | X1Y1         |           2 |               0 |        3.000 | oserdes_clk_3 | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed |
| 3        | PLLE2_ADV/CLKOUT1          | PLLE2_ADV_X1Y1      | PLLE2_ADV_X1Y1/PLLE2_ADV           | X1Y1         |           1 |               6 |        3.000 | mem_refclk    | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                  |
+----------+----------------------------+---------------------+------------------------------------+--------------+-------------+-----------------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 3769 |  2600 |  726 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 | 2966 |  1500 |  995 |   550 |    5 |    40 |    0 |    20 |   10 |    40 |
| X0Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    2 |    50 | 2368 |  2000 |  576 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    4 |    50 | 4141 |  1900 | 1198 |   650 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    3 |    50 |  372 |  2000 |   88 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |   14 |    50 |  762 |  1900 |  302 |   650 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    1 |    50 |    1 |  2600 |    0 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  1350 |    0 |   500 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  1 |  0 |
| Y2 |  3 |  3 |
| Y1 |  3 |  5 |
| Y0 |  3 |  3 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+---------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                             |
+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+---------------------------------+
| g0        | BUFG/O          | n/a               | clk_out1_harnessSysPLLNode |      20.000 | {0.000 10.000} |        6922 |        0 |              0 |        0 | harnessSysPLLNode/inst/clk_out1 |
+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+---------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+-----------------------+
|    | X0    | X1    | HORIZONTAL PROG DELAY |
+----+-------+-------+-----------------------+
| Y3 |     1 |     0 |                     0 |
| Y2 |    15 |    14 |                     0 |
| Y1 |  1809 |   195 |                     0 |
| Y0 |  2560 |  2328 |                     0 |
+----+-------+-------+-----------------------+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                             |
+-----------+-----------------+-------------------+-----------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------+
| g1        | BUFG/O          | n/a               | clk_pll_i |      12.000 | {0.000 6.000} |        6417 |        0 |              1 |        0 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |
+-----------+-----------------+-------------------+-----------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------+-----------------------+
|    | X0   | X1    | HORIZONTAL PROG DELAY |
+----+------+-------+-----------------------+
| Y3 |    0 |     0 |                     - |
| Y2 |  312 |   776 |                     0 |
| Y1 |  534 |  4112 |                     0 |
| Y0 |    0 |   684 |                     0 |
+----+------+-------+-----------------------+


9. Device Cell Placement Summary for Global Clock g2
----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                               |
+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------+
| g2        | BUFG/O          | n/a               | clk_out1_harnessSysPLLNode |      20.000 | {0.000 10.000} |         962 |        0 |              0 |        0 | _gated_clock_debug_clock_gate_out |
+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+----+-----------------------+
|    | X0   | X1 | HORIZONTAL PROG DELAY |
+----+------+----+-----------------------+
| Y3 |    0 |  0 |                     - |
| Y2 |    0 |  0 |                     - |
| Y1 |   42 |  0 |                     0 |
| Y0 |  920 |  0 |                     0 |
+----+------+----+-----------------------+


10. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+-------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                     |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+-------------------------+
| g3        | BUFG/O          | n/a               | JTCK  |     100.000 | {0.000 50.000} |         291 |        0 |              0 |        0 | jtag_jtag_TCK_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+-------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+----+-----------------------+
|    | X0   | X1 | HORIZONTAL PROG DELAY |
+----+------+----+-----------------------+
| Y3 |    0 |  0 |                     - |
| Y2 |    0 |  0 |                     - |
| Y1 |    0 |  0 |                     - |
| Y0 |  291 |  0 |                     0 |
+----+------+----+-----------------------+


11. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                             |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
| g4        | BUFG/O          | n/a               | clk_out3_harnessSysPLLNode |       5.000 | {0.000 2.500} |          62 |        0 |              0 |        0 | harnessSysPLLNode/inst/clk_out3 |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+-----+-----------------------+
|    | X0  | X1  | HORIZONTAL PROG DELAY |
+----+-----+-----+-----------------------+
| Y3 |   0 |   0 |                     - |
| Y2 |  46 |   0 |                     0 |
| Y1 |   0 |   1 |                     0 |
| Y0 |   0 |  15 |                     0 |
+----+-----+-----+-----------------------+


12. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                             |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
| g5        | BUFG/O          | n/a               | clk_out2_harnessSysPLLNode |       6.000 | {0.000 3.000} |           0 |        0 |              1 |        0 | harnessSysPLLNode/inst/clk_out2 |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y3 |  0 |  0 |                     - |
| Y2 |  0 |  0 |                     - |
| Y1 |  0 |  1 |                     0 |
| Y0 |  0 |  0 |                     - |
+----+----+----+-----------------------+


13. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                   |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------------------------+
| g6        | BUFG/O          | n/a               | clkfbout_harnessSysPLLNode |      10.000 | {0.000 5.000} |           0 |        0 |              1 |        0 | harnessSysPLLNode/inst/clkfbout_buf_harnessSysPLLNode |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y3 |  0 |  0 |                     - |
| Y2 |  0 |  1 |                     0 |
| Y1 |  0 |  0 |                     - |
| Y0 |  0 |  0 |                     - |
+----+----+----+-----------------------+


14. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+--------------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g7        | BUFH/O          | X1Y1              | pll_clk3_out |      12.000 | {0.000 6.000} |           0 |        0 |              1 |        0 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3 |
+-----------+-----------------+-------------------+--------------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+--------+-----------------------+
|    | X0 | X1     | HORIZONTAL PROG DELAY |
+----+----+--------+-----------------------+
| Y3 |  0 |      0 |                     - |
| Y2 |  0 |      0 |                     - |
| Y1 |  0 |  (D) 1 |                     0 |
| Y0 |  0 |      0 |                     - |
+----+----+--------+-----------------------+


15. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------+
| g0        | n/a   | BUFG/O          | None       |        2560 |               0 | 2558 |           1 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out1   |
| g2        | n/a   | BUFG/O          | None       |         920 |               0 |  920 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | _gated_clock_debug_clock_gate_out |
| g3        | n/a   | BUFG/O          | None       |         291 |               0 |  291 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | jtag_jtag_TCK_IBUF_BUFG           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        2328 |               0 | 2307 |           0 |    5 |  10 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out1                                 |
| g1        | n/a   | BUFG/O          | None       |         684 |               0 |  644 |          40 |    0 |   0 |  0 |    0 |   0 |       0 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |
| g4        | n/a   | BUFG/O          | None       |          15 |               0 |   15 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out3                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1809 |               0 | 1792 |          16 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out1                                 |
| g1        | n/a   | BUFG/O          | None       |         534 |               0 |  534 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |
| g2        | n/a   | BUFG/O          | None       |          42 |               0 |   42 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | _gated_clock_debug_clock_gate_out                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         194 |               1 |  194 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out1                                      |
| g1        | n/a   | BUFG/O          | None       |        4112 |               0 | 3947 |         135 |    0 |   0 |  0 |    1 |   0 |       0 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK      |
| g4        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out3                                      |
| g5        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   1 |       0 | harnessSysPLLNode/inst/clk_out2                                      |
| g7        | n/a   | BUFH/O          | None       |           1 |               0 |    0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


19. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          15 |               0 |  15 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out1                                 |
| g1        | n/a   | BUFG/O          | None       |         312 |               0 | 312 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |
| g4        | n/a   | BUFG/O          | None       |          46 |               0 |  45 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out3                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


20. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          14 |               0 |  14 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out1                                 |
| g1        | n/a   | BUFG/O          | None       |         776 |               0 | 748 |          28 |    0 |   0 |  0 |    0 |   0 |       0 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |
| g6        | n/a   | BUFG/O          | None       |           1 |               0 |   0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | harnessSysPLLNode/inst/clkfbout_buf_harnessSysPLLNode           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


21. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+---------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+---------------------------------+
| g0        | n/a   | BUFG/O          | None       |           1 |               0 |  1 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+---------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y19 [get_cells jtag_jtag_TCK_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y20 [get_cells harnessSysPLLNode/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells harnessSysPLLNode/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells harnessSysPLLNode/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells harnessSysPLLNode/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells COMMANDRdData_cmdtype_reg[7]_i_4]

# Location of BUFH Primitives 
set_property LOC BUFHCE_X1Y12 [get_cells mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports sys_clock]

# Clock net "mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK" driven by instance "mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "jtag_jtag_TCK_IBUF_BUFG" driven by instance "jtag_jtag_TCK_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y19"
#startgroup
create_pblock {CLKAG_jtag_jtag_TCK_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_jtag_jtag_TCK_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="jtag_jtag_TCK_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_jtag_jtag_TCK_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "harnessSysPLLNode/inst/clk_out3" driven by instance "harnessSysPLLNode/inst/clkout3_buf" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_harnessSysPLLNode/inst/clk_out3}
add_cells_to_pblock [get_pblocks  {CLKAG_harnessSysPLLNode/inst/clk_out3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="harnessSysPLLNode/inst/clk_out3"}]]]
resize_pblock [get_pblocks {CLKAG_harnessSysPLLNode/inst/clk_out3}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "harnessSysPLLNode/inst/clk_out1" driven by instance "harnessSysPLLNode/inst/clkout1_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_harnessSysPLLNode/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_harnessSysPLLNode/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="harnessSysPLLNode/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_harnessSysPLLNode/inst/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "_gated_clock_debug_clock_gate_out" driven by instance "COMMANDRdData_cmdtype_reg[7]_i_4" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG__gated_clock_debug_clock_gate_out}
add_cells_to_pblock [get_pblocks  {CLKAG__gated_clock_debug_clock_gate_out}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="_gated_clock_debug_clock_gate_out"}]]]
resize_pblock [get_pblocks {CLKAG__gated_clock_debug_clock_gate_out}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Dec 26 15:16:09 2023
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_ram_utilization -file /home/binhkieudo/Workspace/Rocket/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/report/utilization.txt -append -detail
| Design       : Arty100THarness
| Device       : xc7a100tcsg324-1
| Speed File   : -1
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RAM Usage Information

Table of Contents
-----------------
1. Summary
2. Memory Description
3. Memory Utilization - Inferred
4. Memory Performance - Inferred
5. Block Ram / URAM Memory Power - Inferred

1. Summary
----------

+--------------------------+------------+-----------+-------+-----------+
| Memory Type              | Total Used | Available | Util% | Inferred% |
+--------------------------+------------+-----------+-------+-----------+
| BlockRAM                 |         12 |       135 |  8.89 |     50.00 |
|  RAMB18E1                |         12 |           |       |    100.00 |
|  OUT_FIFO                |          4 |           |       |      0.00 |
|  IN_FIFO                 |          2 |           |       |      0.00 |
| LUTMs as Distributed RAM |       2580 |     19000 | 13.58 |     92.09 |
|  LUTMs as RAM32X1D       |         60 |           |       |    100.00 |
|  LUTMs as RAM32M         |       2520 |           |       |     91.90 |
+--------------------------+------------+-----------+-------+-----------+
*  Each RAMB18 is calculated as 0.5 BlockRAM
**  Tables 2, 3, 4 and 5 cover RAMs inferred by Vivado Synthesis using XPMs or RTL inference
***  XRAMs are not reported for detailed tables


2. Memory Description
---------------------

+------------------------------------------------------------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+
| Memory Name                                                                                                                  | Array Size | Memory Type | Port 1 Dimension / Map | Port 2 Dimension / Map |
+------------------------------------------------------------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |      16384 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:512x32            |  A:A:512x32            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |      16384 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:512x32            |  A:A:512x32            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0/tag_array_0_ext/mem_0_0/ram                       |       1408 | RAM_SDP     | 512x22                 | 512x22                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg                  |      11264 |             |  B:B:64x22             |  A:A:64x22             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_0_ext/mem_0_0/ram            |       1344 | RAM_SDP     | 512x21                 | 512x21                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_0_ext/mem_0_0/ram_reg       |      10752 |             |  B:B:64x21             |  A:A:64x21             |
+------------------------------------------------------------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+


3. Memory Utilization - Inferred
--------------------------------

+------------------------------------------------------------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+
| Memory Name                                                                                                                  | Primitive | Available Bits | Used Bits | Bit Util% | A Depth | A Depth Avail | A Depth Util% | A Width | A Width Avail | A Width Util% | B Depth | B Depth Avail | B Depth Util% | B Width | B Width Avail | B Width Util% |
+------------------------------------------------------------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |     16384 |     88.89 |     512 |           512 |        100.00 |      32 |            36 |         88.89 |     512 |           512 |        100.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |     16384 |     88.89 |     512 |           512 |        100.00 |      32 |            36 |         88.89 |     512 |           512 |        100.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0/tag_array_0_ext/mem_0_0/ram                       |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg                  | RAMB18E1  |          18432 |      1408 |      7.64 |      64 |           512 |         12.50 |      22 |            36 |         61.11 |      64 |           512 |         12.50 |      22 |            36 |         61.11 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_0_ext/mem_0_0/ram            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_0_ext/mem_0_0/ram_reg       | RAMB18E1  |          18432 |      1344 |      7.29 |      64 |           512 |         12.50 |      21 |            36 |         58.33 |      64 |           512 |         12.50 |      21 |            36 |         58.33 |
+------------------------------------------------------------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+


4. Memory Performance - Inferred
--------------------------------

+------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| Memory Name                                                                                                                  | Primitive | Port 1 Dimension / Map | Port 2 Dimension / Map | Port A Type | Port A Requirement (ns) | Port B Type | Port B Requirement (ns) | A Cascade | IREG_A | OREG_A | DOA_REG | B Cascade | IREG_B | OREG_B | DOB_REG |
+------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:512x32            |  A:A:512x32            |        Read |                    20.0 |       Write |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:512x32            |  A:A:512x32            |        Read |                    20.0 |       Write |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0/tag_array_0_ext/mem_0_0/ram                       |           | 512x22                 | 512x22                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg                  | RAMB18E1  |  B:B:64x22             |  A:A:64x22             |        Read |                    20.0 |       Write |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_0_ext/mem_0_0/ram            |           | 512x21                 | 512x21                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_0_ext/mem_0_0/ram_reg       | RAMB18E1  |  B:B:64x21             |  A:A:64x21             |        Read |                    20.0 |       Write |                    20.0 |           |        |        |       0 |           |        |        |       0 |
+------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+


5. Block Ram / URAM Memory Power - Inferred
-------------------------------------------

+------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------------------+---------------+-------------------+-----------+-------------------------+---------------+-------------------+-----------+
| Memory Name                                                                                                                  | Primitive | Port 1 Dimension / Map | Port 2 Dimension / Map | Port A Power Gated      | Port A Enable | Port A WRITE_MODE | A Cascade | Port B Power Gated      | Port B Enable | Port B WRITE_MODE | B Cascade |
+------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------------------+---------------+-------------------+-----------+-------------------------+---------------+-------------------+-----------+
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:512x32            |  A:A:512x32            | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:512x32            |  A:A:512x32            | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0/tag_array_0_ext/mem_0_0/ram                       |           | 512x22                 | 512x22                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg                  | RAMB18E1  |  B:B:64x22             |  A:A:64x22             |             ENBWREN=AUG |         POWER |        READ_FIRST |           |             ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_0_ext/mem_0_0/ram            |           | 512x21                 | 512x21                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_0_ext/mem_0_0/ram_reg       | RAMB18E1  |  B:B:64x21             |  A:A:64x21             |             ENBWREN=AUG |         POWER |        READ_FIRST |           |             ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
+------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------------------+---------------+-------------------+-----------+-------------------------+---------------+-------------------+-----------+


