==20796== Cachegrind, a cache and branch-prediction profiler
==20796== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20796== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20796== Command: ./srr-large
==20796== 
--20796-- warning: L3 cache found, using its data for the LL simulation.
--20796-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20796-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20796== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20796== (see section Limitations in user manual)
==20796== NOTE: further instances of this message will not be shown
==20796== 
==20796== I   refs:      919,217,731,559
==20796== I1  misses:              1,709
==20796== LLi misses:              1,656
==20796== I1  miss rate:            0.00%
==20796== LLi miss rate:            0.00%
==20796== 
==20796== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20796== D1  misses:     13,379,288,434  ( 13,207,434,498 rd   +     171,853,936 wr)
==20796== LLd misses:            838,492  (        274,634 rd   +         563,858 wr)
==20796== D1  miss rate:             3.8% (            5.5%     +             0.1%  )
==20796== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20796== 
==20796== LL refs:        13,379,290,143  ( 13,207,436,207 rd   +     171,853,936 wr)
==20796== LL misses:             840,148  (        276,290 rd   +         563,858 wr)
==20796== LL miss rate:              0.0% (            0.0%     +             0.0%  )
