Cyclic Buffer depth: 512 -> possible to implement in a single 18Kb block ram configured as 512 x 32b

Moved to stream interface from circular daq on

# MCORD Channel

- Pre/Post triggers can be joined for ADC and TDC
- Added AsyncFIFO after cyclic buffer