INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EC605_Lab/Lab2/Lab2.srcs/sim_1/new/Full_Adder_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_testbench
