m255
K3
13
cModel Technology
Z0 dC:\Users\alisy\Documents\GIT_HUB\Verilog\P12_notgate
vmy_not
I_hn?Xj:DYUMlREFeK]^W=1
V41_VCz4b:m;nf3kHG6Xe_0
w1683932106
8my_not_gate.v
Fmy_not_gate.v
L0 1
Z1 OV;L;6.3g_p1;37
r1
31
o-O0
!s85 0
vmy_not_tb
IFT]0^4`ARo:AEUMTeZ=8V2
VDHjUFAUSmSl1QU1CP;WCB3
w1700624840
8my_not_gate_tb.v
Fmy_not_gate_tb.v
L0 1
R1
r1
!s85 0
31
o-O0
