// Seed: 3888777783
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    input  wor  id_2
);
  wire id_4;
  id_5(
      .id_0(1), .id_1(id_0), .id_2(1), .id_3(1), .id_4(1), .id_5(id_2)
  );
  wire id_6;
  final $display;
  wire id_7;
  always @(posedge 1'b0) begin
    release id_4;
  end
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply0 id_2,
    input uwire id_3,
    input wor id_4,
    input wand id_5,
    input supply1 id_6,
    output supply1 id_7,
    output tri id_8,
    input supply1 id_9,
    output uwire id_10,
    input wand id_11,
    input tri0 id_12
);
  always @(negedge id_5 or id_6) #(1) id_8 = 1 <-> "";
  module_0(
      id_8, id_5, id_1
  );
  assign id_7 = id_5;
endmodule
