
           Lattice Mapping Report File for Design Module 'toprom00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     rom00_rom00.ngd -o rom00_rom00_map.ncd -pr rom00_rom00.prf -mp
     rom00_rom00.mrp -lpf C:/Users/Gabriela/Desktop/PracticasG/ROM2/ROM2/rom00/r
     om00/rom00_rom00_synplify.lpf -lpf
     C:/Users/Gabriela/Desktop/PracticasG/ROM2/ROM2/rom00/rom00.lpf -c 0 -gui
     -msgset C:/Users/Gabriela/Desktop/PracticasG/ROM2/ROM2/rom00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.6.0.83.4
Mapped on:  05/04/16  08:16:22

Design Summary
--------------

   Number of registers:     34 out of  7209 (0%)
      PFU registers:           33 out of  6864 (0%)
      PIO registers:            1 out of   345 (0%)
   Number of SLICEs:        28 out of  3432 (1%)
      SLICEs as Logic/ROM:     28 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:         55 out of  6864 (1%)
      Number used as logic LUTs:         33
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 22 + 4(JTAG) out of 115 (23%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net R002.prom.un1_outwordrom14: 2 loads, 2 rising, 0 falling (Driver:
     R004/outr_RNI79RR[0] )

                                    Page 1




Design:  toprom00                                      Date:  05/04/16  08:16:22

Design Summary (cont)
---------------------
     Net R001.soscout0: 17 loads, 0 rising, 17 falling (Driver:
     R001/OS00/OSCInst0 )
   Number of Clock Enables:  1
     Net un1_outdiv_0_sqmuxa_1_i_a4_RNIH90J: 5 loads, 4 LSLICEs
   Number of local set/reset loads for net reset0_c merged into GSR:  4
   Number of LSRs:  2
     Net un1_outdiv_0_sqmuxa_1_i_a4_RNIONKO: 2 loads, 2 LSLICEs
     Net R001/OS01/un1_outdiv37_2_1_a4_RNICCMD: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net R001/OS01/un1_outdiv37_2_1_a4_RNICCMD: 11 loads
     Net reset0_c: 7 loads
     Net cdiv00_c[0]: 6 loads
     Net cdiv00_c[1]: 6 loads
     Net cdiv00_c[3]: 6 loads
     Net outcont0_c[0]: 6 loads
     Net outcont0_c[1]: 6 loads
     Net cdiv00_c[2]: 5 loads
     Net R001/OS01/sdiv[20]: 5 loads
     Net un1_outdiv_0_sqmuxa_1_i_a4_RNIH90J: 5 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'reset0_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| offtran0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| offtran0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  toprom00                                      Date:  05/04/16  08:16:22

IO (PIO) Attributes (cont)
--------------------------
| offtran0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| offtran0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagrom0         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[6]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[5]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset0              | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block R001/OS01/VCC undriven or does not drive anything - clipped.
Block R004/GND undriven or does not drive anything - clipped.
Block R004/VCC undriven or does not drive anything - clipped.
Block R002/GND undriven or does not drive anything - clipped.
Block R002/VCC undriven or does not drive anything - clipped.
Block R003/GND undriven or does not drive anything - clipped.
Block R003/VCC undriven or does not drive anything - clipped.
Signal reset0_c_i was merged into signal reset0_c
Signal R004.outr_1_.CN was merged into signal R001.soscout0
Signal R001/OS00/GND undriven or does not drive anything - clipped.
Signal R001/OS01/GND undriven or does not drive anything - clipped.
Signal R001/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal R001/OS01/un1_sdiv_1_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal R001/OS01/un1_sdiv_1_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal R001/OS01/N_1 undriven or does not drive anything - clipped.
Block reset0_pad_RNI7EK5 was optimized away.
Block R004/outr_2_.CN was optimized away.
Block R001/OS00/GND was optimized away.
Block R001/OS01/GND was optimized away.



                                    Page 3




Design:  toprom00                                      Date:  05/04/16  08:16:22

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                R001/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     R001.soscout0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: R001/OS00/OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'reset0_c' of the design has been inferred as Global
        Set Reset (GSR). The reset signal used for GSR control is 'reset0_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components on inferred reset domain with GSR Property disabled
--------------------------------------------------------------

     These components have the GSR property set to DISABLED and are on the
     inferred reset domain. The components will respond to the reset signal
     'reset0_c' via the local reset on the component and not the GSR component.

     Type and number of components of the type: 
   Register = 1 

     Type and instance name of component: 
   Register : R004_outrio[3]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 56 MB
        



                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights
     reserved.
