Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Feb 13 16:14:04 2026
| Host         : Croci running 64-bit major release  (build 9200)
| Command      : report_methodology -file can_node_loopback_methodology_drc_routed.rpt -pb can_node_loopback_methodology_drc_routed.pb -rpx can_node_loopback_methodology_drc_routed.rpx
| Design       : can_node_loopback
| Device       : xc7a50tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 43
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 43     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on phase_seg1[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on phase_seg1[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on phase_seg1[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on phase_seg1[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on phase_seg1[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on phase_seg1[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on phase_seg1[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on phase_seg1[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on phase_seg2[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on phase_seg2[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on phase_seg2[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on phase_seg2[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on phase_seg2[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on phase_seg2[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on phase_seg2[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on phase_seg2[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on prop_seg[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on prop_seg[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on prop_seg[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on prop_seg[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on prop_seg[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on prop_seg[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on prop_seg[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on prop_seg[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on ram_addrID[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on ram_addrID[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on ram_addrID[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on ram_addrID[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on ram_addrID[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on ram_addrID[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on ram_addrID[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on ram_addrID[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on ram_dinID[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on ram_dinID[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on ram_dinID[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on ram_dinID[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on ram_dinID[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on ram_dinID[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on ram_dinID[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on ram_dinID[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on rx_bit_in relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on we_memID relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on tx_bit_out relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>


