/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [18:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [35:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire [17:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [11:0] celloutsig_0_48z;
  wire [19:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_4z & celloutsig_0_32z[11]);
  assign celloutsig_0_19z = ~(in_data[92] & celloutsig_0_12z[2]);
  assign celloutsig_1_14z = ~(celloutsig_1_5z | celloutsig_1_0z);
  assign celloutsig_0_41z = ~celloutsig_0_22z;
  assign celloutsig_1_15z = ~celloutsig_1_1z;
  assign celloutsig_1_19z = ~((celloutsig_1_14z | celloutsig_1_15z) & (celloutsig_1_1z | in_data[128]));
  assign celloutsig_0_11z = ~((celloutsig_0_0z | in_data[50]) & (in_data[95] | celloutsig_0_8z));
  assign celloutsig_0_3z = celloutsig_0_0z | in_data[81];
  assign celloutsig_0_34z = celloutsig_0_24z[0] | celloutsig_0_27z;
  assign celloutsig_0_39z = celloutsig_0_29z[1] | celloutsig_0_17z[20];
  assign celloutsig_0_40z = celloutsig_0_34z | celloutsig_0_39z;
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[120];
  assign celloutsig_0_27z = celloutsig_0_20z | celloutsig_0_24z[1];
  assign celloutsig_0_8z = ~(celloutsig_0_3z ^ celloutsig_0_7z);
  assign celloutsig_0_14z = ~(celloutsig_0_12z[3] ^ celloutsig_0_8z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 10'h000;
    else _00_ <= celloutsig_0_17z[18:9];
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 19'h00000;
    else _01_ <= { in_data[161:150], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _02_ <= 4'h0;
    else _02_ <= celloutsig_1_7z[4:1];
  assign celloutsig_0_9z = in_data[47:42] / { 1'h1, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[41:40], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } == { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_18z = { _02_[1:0], celloutsig_1_1z } === { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_22z = { celloutsig_0_17z[3:2], celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_7z } === { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_21z };
  assign celloutsig_0_0z = in_data[84:80] >= in_data[80:76];
  assign celloutsig_0_43z = { celloutsig_0_9z[5:1], celloutsig_0_39z, celloutsig_0_19z, celloutsig_0_40z } <= _00_[7:0];
  assign celloutsig_0_20z = { celloutsig_0_2z[11:9], celloutsig_0_8z, celloutsig_0_5z } <= { celloutsig_0_9z[5:2], celloutsig_0_11z };
  assign celloutsig_1_4z = { in_data[113:106], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } && { in_data[191:183], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_2z = ! { in_data[151:143], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[144:140] < in_data[159:155];
  assign celloutsig_1_3z = in_data[107:102] < { in_data[128:125], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_2z[6:3] < in_data[56:53];
  assign celloutsig_0_7z = in_data[60:57] < { celloutsig_0_2z[3:2], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_10z[9] & ~(celloutsig_0_15z[7]);
  assign celloutsig_0_21z = celloutsig_0_11z & ~(celloutsig_0_14z);
  assign celloutsig_0_12z = celloutsig_0_9z[4:1] % { 1'h1, celloutsig_0_9z[4:2] };
  assign celloutsig_0_1z = { in_data[36:34], celloutsig_0_0z } % { 1'h1, in_data[65], celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_17z = { in_data[40:37], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_5z } % { 1'h1, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_15z = celloutsig_0_6z[8] ? { celloutsig_0_10z[7:4], celloutsig_0_0z, celloutsig_0_1z } : { in_data[27:21], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_29z = celloutsig_0_18z[1] ? celloutsig_0_17z[15:10] : celloutsig_0_9z;
  assign celloutsig_1_5z = { in_data[152:146], celloutsig_1_0z, celloutsig_1_4z } != { in_data[174:173], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_48z = - celloutsig_0_32z[14:3];
  assign celloutsig_0_18z = - { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_24z = ~ celloutsig_0_15z[8:3];
  assign celloutsig_0_49z = { celloutsig_0_17z[27:16], celloutsig_0_36z, celloutsig_0_43z, celloutsig_0_24z } | { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_41z, celloutsig_0_43z, celloutsig_0_9z, celloutsig_0_34z, celloutsig_0_15z };
  assign celloutsig_0_2z = { celloutsig_0_1z[1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } - { in_data[19:8], celloutsig_0_0z };
  assign celloutsig_0_10z = in_data[55:45] ~^ { celloutsig_0_6z[7:3], celloutsig_0_9z };
  assign celloutsig_1_7z = _01_[11:2] ^ { in_data[123:118], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_6z = { in_data[58:53], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z } ^ celloutsig_0_2z[11:3];
  assign celloutsig_0_32z = { celloutsig_0_10z[3:0], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z } ^ { celloutsig_0_9z[5:3], celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_2z };
  assign celloutsig_0_26z = ~((celloutsig_0_17z[8] & celloutsig_0_20z) | celloutsig_0_15z[8]);
  assign { out_data[128], out_data[96], out_data[43:32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
