#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun May 28 17:21:37 2017
# Process ID: 14388
# Current directory: D:/Facultate/AdunareScadereVM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11944 D:\Facultate\AdunareScadereVM\AdunareScadereVM.xpr
# Log file: D:/Facultate/AdunareScadereVM/vivado.log
# Journal file: D:/Facultate/AdunareScadereVM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Facultate/AdunareScadereVM/AdunareScadereVM.xpr
INFO: [Project 1-313] Project file moved from 'D:/AdunareScadereVM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 728.074 ; gain = 97.465
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 17:24:32 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 17:24:32 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 772.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000 ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 825.984 ; gain = 53.844
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 825.984 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 17:25:21 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 48.988 ; gain = 0.035
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 17:25:21 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 825.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 825.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 825.984 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 17:26:42 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 49.477 ; gain = 0.023
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 17:26:42 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 825.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 825.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 17:31:07 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 49.965 ; gain = 0.164
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 17:31:07 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 825.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 825.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 825.984 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 17:33:15 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 48.930 ; gain = 0.023
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 17:33:15 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 825.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 825.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 825.984 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 17:34:38 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 48.996 ; gain = 0.023
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 17:34:38 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 825.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 825.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 825.984 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 17:36:48 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 48.918 ; gain = 0.047
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 17:36:48 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 825.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000 ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 829.938 ; gain = 3.953
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 831.559 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 17:38:02 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.516 ; gain = 0.039
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 17:38:02 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 831.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 831.559 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {2000 ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 831.559 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 17:41:10 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.363 ; gain = 0.020
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 17:41:10 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 831.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 831.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 831.559 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 17:42:18 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 49.172 ; gain = 0.016
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 17:42:18 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 831.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 831.559 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {4000 ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 876.039 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 20:43:23 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 20:43:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 876.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 20:45:01 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 20:45:01 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 876.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 20:48:39 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 20:48:39 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 876.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 876.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 20:49:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 20:49:28 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 876.039 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/c2_sim.vhd w ]
add_files -fileset sim_1 D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/c2_sim.vhd
set_property top c2_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/add_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'c2_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj c2_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/c2_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c2_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot c2_sim_behav xil_defaultlib.c2_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.c2_sim
Built simulation snapshot c2_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/c2_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/c2_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 21:14:46 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 21:14:46 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "c2_sim_behav -key {Behavioral:sim_1:Functional:c2_sim} -tclbatch {c2_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source c2_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c2_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 883.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/add_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'c2_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj c2_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/c2_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c2_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot c2_sim_behav xil_defaultlib.c2_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.c2_sim
Built simulation snapshot c2_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/c2_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/c2_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 21:15:36 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 49.395 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 21:15:36 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 883.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "c2_sim_behav -key {Behavioral:sim_1:Functional:c2_sim} -tclbatch {c2_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source c2_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c2_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 883.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/add_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'c2_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj c2_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/c2_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c2_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot c2_sim_behav xil_defaultlib.c2_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.c2_sim
Built simulation snapshot c2_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/c2_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/c2_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 21:16:51 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 21:16:51 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "c2_sim_behav -key {Behavioral:sim_1:Functional:c2_sim} -tclbatch {c2_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source c2_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c2_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 883.355 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/inc_dec_sim.vhd w ]
add_files -fileset sim_1 D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/inc_dec_sim.vhd
set_property top inc_dec_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/add_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/c2_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'inc_dec_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj inc_dec_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/inc_dec_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inc_dec_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inc_dec_sim_behav xil_defaultlib.inc_dec_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.inc_dec_sim
Built simulation snapshot inc_dec_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/inc_dec_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/inc_dec_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 22:41:43 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 22:41:43 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "inc_dec_sim_behav -key {Behavioral:sim_1:Functional:inc_dec_sim} -tclbatch {inc_dec_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source inc_dec_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inc_dec_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 883.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 883.355 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/add_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/c2_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'inc_dec_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj inc_dec_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/inc_dec_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inc_dec_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inc_dec_sim_behav xil_defaultlib.inc_dec_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.inc_dec_sim
Built simulation snapshot inc_dec_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/inc_dec_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/inc_dec_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 22:42:12 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 22:42:12 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 883.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "inc_dec_sim_behav -key {Behavioral:sim_1:Functional:inc_dec_sim} -tclbatch {inc_dec_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source inc_dec_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inc_dec_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 883.355 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_sim.vhd w ]
add_files -fileset sim_1 D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_sim.vhd
set_property top shift_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/add_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/c2_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/inc_dec_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_sim_behav xil_defaultlib.shift_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.shift_sim
Built simulation snapshot shift_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/shift_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/shift_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 22:51:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 22:51:28 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_sim_behav -key {Behavioral:sim_1:Functional:shift_sim} -tclbatch {shift_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source shift_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 883.355 ; gain = 0.000
current_sim simulation_14
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 883.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 883.355 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_sim_behav xil_defaultlib.shift_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_sim
Built simulation snapshot shift_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/shift_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/shift_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 22:53:52 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 22:53:52 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 883.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_sim_behav -key {Behavioral:sim_1:Functional:shift_sim} -tclbatch {shift_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source shift_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 1  Process: /shift_sim/DUT/line__48
  File: D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd

HDL Line: D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 883.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_sim
ERROR: [VRFC 10-486] character '1' is not in type integer [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_sim.vhd:59]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_sim.vhd:38]
INFO: [VRFC 10-240] VHDL file D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_sim_behav xil_defaultlib.shift_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_sim
Built simulation snapshot shift_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/shift_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/shift_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 22:55:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 22:55:28 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_sim_behav -key {Behavioral:sim_1:Functional:shift_sim} -tclbatch {shift_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source shift_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 883.355 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/round_sim.vhd w ]
add_files -fileset sim_1 D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/round_sim.vhd
set_property top round_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'round_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj round_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/round_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity round_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot round_sim_behav xil_defaultlib.round_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.round_sim
Built simulation snapshot round_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/round_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/round_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 23:01:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 23:01:28 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "round_sim_behav -key {Behavioral:sim_1:Functional:round_sim} -tclbatch {round_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source round_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'round_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 887.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.852 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'round_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj round_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/round_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity round_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot round_sim_behav xil_defaultlib.round_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.round_sim
Built simulation snapshot round_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/round_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/round_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 23:01:53 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 23:01:53 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "round_sim_behav -key {Behavioral:sim_1:Functional:round_sim} -tclbatch {round_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source round_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'round_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 887.852 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/alu1_sim.vhd w ]
add_files -fileset sim_1 D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/alu1_sim.vhd
set_property top alu1_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'alu1_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj alu1_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/alu1_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu1_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu1_sim_behav xil_defaultlib.alu1_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.alu1_sim
Built simulation snapshot alu1_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/alu1_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/alu1_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 23:05:44 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 23:05:44 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu1_sim_behav -key {Behavioral:sim_1:Functional:alu1_sim} -tclbatch {alu1_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source alu1_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu1_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 893.539 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_right_sim.vhd w ]
add_files -fileset sim_1 D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_right_sim.vhd
set_property top shift_right_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_right_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_right_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_right_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right_sim
ERROR: [VRFC 10-91] smallmantisashiftet is not declared [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_right_sim.vhd:49]
ERROR: [VRFC 10-283] actual of formal out port smallmantisashifted cannot be an expression [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_right_sim.vhd:49]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_right_sim.vhd:38]
INFO: [VRFC 10-240] VHDL file D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_right_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_right_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_right_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_right_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_right_sim_behav xil_defaultlib.shift_right_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right_sim
Built simulation snapshot shift_right_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/shift_right_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/shift_right_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 23:10:44 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 23:10:44 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_right_sim_behav -key {Behavioral:sim_1:Functional:shift_right_sim} -tclbatch {shift_right_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source shift_right_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_right_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 953.828 ; gain = 4.738
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 953.828 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_right_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_right_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/shift_right_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_right_sim_behav xil_defaultlib.shift_right_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right_sim
Built simulation snapshot shift_right_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/shift_right_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/shift_right_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 23:11:14 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 23:11:14 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_right_sim_behav -key {Behavioral:sim_1:Functional:shift_right_sim} -tclbatch {shift_right_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source shift_right_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_right_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 953.828 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/mantissa_alu_sim.vhd w ]
add_files -fileset sim_1 D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/mantissa_alu_sim.vhd
set_property top mantissa_alu_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_right_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mantissa_alu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mantissa_alu_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/mantissa_alu_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mantissa_alu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mantissa_alu_sim_behav xil_defaultlib.mantissa_alu_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 36 elements ; expected 27 [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/mantissa_alu_sim.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mantissa_alu_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_right_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mantissa_alu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mantissa_alu_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/mantissa_alu_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mantissa_alu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mantissa_alu_sim_behav xil_defaultlib.mantissa_alu_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 36 elements ; expected 27 [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/mantissa_alu_sim.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mantissa_alu_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_right_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mantissa_alu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mantissa_alu_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/mantissa_alu_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mantissa_alu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mantissa_alu_sim_behav xil_defaultlib.mantissa_alu_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.mantissa_alu_sim
Built simulation snapshot mantissa_alu_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/mantissa_alu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/mantissa_alu_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 23:23:16 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 23:23:16 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mantissa_alu_sim_behav -key {Behavioral:sim_1:Functional:mantissa_alu_sim} -tclbatch {mantissa_alu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source mantissa_alu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mantissa_alu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 985.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 985.086 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_right_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mantissa_alu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mantissa_alu_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/mantissa_alu_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mantissa_alu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mantissa_alu_sim_behav xil_defaultlib.mantissa_alu_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.mantissa_alu_sim
Built simulation snapshot mantissa_alu_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/mantissa_alu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/mantissa_alu_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 28 23:23:45 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 28 23:23:45 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mantissa_alu_sim_behav -key {Behavioral:sim_1:Functional:mantissa_alu_sim} -tclbatch {mantissa_alu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source mantissa_alu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mantissa_alu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 985.086 ; gain = 0.000
remove_files  D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/testModule.vhd
file delete -force D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/testModule.vhd
add_files -fileset constrs_1 -norecurse D:/Facultate/AdunareScadereVM/Nexys4DDR_Master.xdc
open_project D:/Facultate/An3S2/SSC/lab/LabSSC/tastatura/tastatura.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 985.086 ; gain = 0.000
current_project AdunareScadereVM
current_project tastatura
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project AdunareScadereVM
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/kpd.vhd w ]
add_files -fileset sim_1 D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/kpd.vhd
remove_files  -fileset sim_1 D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/kpd.vhd
file delete -force D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/kpd.vhd
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/kpd.vhd w ]
add_files D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/kpd.vhd
current_project tastatura
current_project AdunareScadereVM
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/debounce.vhd w ]
add_files D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/debounce.vhd
current_project tastatura
current_project AdunareScadereVM
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/displ7seg.vhd w ]
add_files D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/displ7seg.vhd
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd w ]
add_files D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd
current_project tastatura
current_project AdunareScadereVM
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project tastatura
current_project AdunareScadereVM
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd:1]
[Mon May 29 00:34:57 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon May 29 00:36:28 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
[Mon May 29 00:36:28 2017] Launched impl_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon May 29 00:37:36 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
[Mon May 29 00:37:36 2017] Launched impl_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon May 29 00:44:53 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
[Mon May 29 00:44:53 2017] Launched impl_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon May 29 00:50:50 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
[Mon May 29 00:50:50 2017] Launched impl_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon May 29 00:59:28 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
[Mon May 29 00:59:28 2017] Launched impl_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon May 29 00:59:53 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
[Mon May 29 00:59:53 2017] Launched impl_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:1]
[Mon May 29 01:05:22 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:1]
[Mon May 29 01:05:56 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
set_property strategy Flow_RuntimeOptimized [get_runs synth_1]
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:1]
[Mon May 29 01:11:47 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon May 29 01:16:01 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
[Mon May 29 01:16:01 2017] Launched impl_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/impl_1/runme.log
reset_run synth_1
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:1]
[Mon May 29 01:19:40 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:1]
[Mon May 29 01:20:01 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
set_property top add_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/mantissa_alu_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_right_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 29 01:22:12 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 29 01:22:12 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.078 ; gain = 0.000
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd:1]
[Mon May 29 01:24:10 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
current_project tastatura
current_project AdunareScadereVM
close [ open D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Decoder.vhd w ]
add_files D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Decoder.vhd
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Decoder.vhd:1]
[Mon May 29 01:30:38 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Decoder.vhd:1]
[Mon May 29 01:37:34 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: topModule
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:13:46 ; elapsed = 08:16:52 . Memory (MB): peak = 1064.367 ; gain = 854.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topModule' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd:46]
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/debounce.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/debounce.vhd:13]
INFO: [Synth 8-638] synthesizing module 'PmodKYPD' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/kpd.vhd:36]
INFO: [Synth 8-3491] module 'Decoder' declared at 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Decoder.vhd:24' bound to instance 'C0' of component 'Decoder' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/kpd.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (2#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'PmodKYPD' (3#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/kpd.vhd:36]
INFO: [Synth 8-638] synthesizing module 'addSubModule' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:43]
INFO: [Synth 8-638] synthesizing module 'comp2' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd:43]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'comp2' (4#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Inc_Dec' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:44]
WARNING: [Synth 8-614] signal 'positions' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:47]
WARNING: [Synth 8-614] signal 'exponentIn' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Inc_Dec' (5#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:44]
INFO: [Synth 8-638] synthesizing module 'shift_LR' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:45]
WARNING: [Synth 8-614] signal 'positions' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'shift_LR' (6#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Round_Unit' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Round_Unit' (7#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ALU1' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd:44]
WARNING: [Synth 8-614] signal 'alu1Enable' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd:47]
WARNING: [Synth 8-3848] Net NanFlag in module/entity ALU1 does not have driver. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU1' (8#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'shiftUnit' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:43]
WARNING: [Synth 8-614] signal 'round' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shiftUnit' (9#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:43]
INFO: [Synth 8-638] synthesizing module 'aluMantisa' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'aluMantisa' (10#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd:42]
INFO: [Synth 8-638] synthesizing module 'controlUnit' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:67]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:73]
WARNING: [Synth 8-614] signal 'exponentDifference' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:82]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:82]
WARNING: [Synth 8-614] signal 'y' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:82]
WARNING: [Synth 8-614] signal 'finalRes' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:82]
WARNING: [Synth 8-614] signal 'mantisaSum' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'controlUnit' (11#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:67]
WARNING: [Synth 8-614] signal 'small_num' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:172]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:172]
WARNING: [Synth 8-614] signal 'y' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:172]
WARNING: [Synth 8-614] signal 'large_num' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:172]
WARNING: [Synth 8-614] signal 'large_exp' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:172]
WARNING: [Synth 8-614] signal 'exponentControl' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:195]
WARNING: [Synth 8-614] signal 'largeExponent' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:195]
WARNING: [Synth 8-614] signal 'shiftPos' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:195]
WARNING: [Synth 8-614] signal 'stop' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:212]
WARNING: [Synth 8-614] signal 'finalRes' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:212]
WARNING: [Synth 8-614] signal 'exponentIncremented' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:212]
WARNING: [Synth 8-614] signal 'mantisaSum' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:212]
WARNING: [Synth 8-614] signal 'largeExponent' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:212]
WARNING: [Synth 8-614] signal 'sign' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:226]
WARNING: [Synth 8-614] signal 'finalExponent' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:226]
WARNING: [Synth 8-614] signal 'finalRes' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'addSubModule' (12#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:43]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/displ7seg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (13#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/displ7seg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'topModule' (14#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd:46]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[30]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[29]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[28]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[27]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[26]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[25]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[24]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[23]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[22]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[21]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[20]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[19]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[18]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[17]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[16]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[15]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[14]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[13]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[12]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[11]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[10]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[9]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[8]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[7]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[6]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[5]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[4]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[3]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[2]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[1]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[0]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[30]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[29]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[28]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[27]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[26]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[25]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[24]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[23]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[22]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[21]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[20]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[19]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[18]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[17]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[16]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[15]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[14]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[13]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[12]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[11]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[10]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[9]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[8]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[7]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[6]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[5]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[4]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[3]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[2]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[1]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[0]
WARNING: [Synth 8-3331] design controlUnit has unconnected port mantisaSum[0]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[23]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[22]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[21]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[20]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[19]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[18]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[17]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[16]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[15]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[14]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[13]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[12]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[11]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[10]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[9]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[8]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[7]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[6]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[5]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[4]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[3]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[2]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[1]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[0]
WARNING: [Synth 8-3331] design controlUnit has unconnected port ready
WARNING: [Synth 8-3331] design ALU1 has unconnected port NanFlag
WARNING: [Synth 8-3331] design ALU1 has unconnected port rst
WARNING: [Synth 8-3331] design addSubModule has unconnected port yIN[31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:13:47 ; elapsed = 08:16:53 . Memory (MB): peak = 1093.734 ; gain = 883.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:13:47 ; elapsed = 08:16:53 . Memory (MB): peak = 1093.734 ; gain = 883.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Facultate/AdunareScadereVM/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Facultate/AdunareScadereVM/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:14:02 ; elapsed = 08:17:04 . Memory (MB): peak = 1410.270 ; gain = 1200.078
33 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1410.270 ; gain = 345.902
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:1]
[Mon May 29 01:42:41 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd:1]
[Mon May 29 01:46:22 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd:1]
[Mon May 29 01:49:03 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd:1]
[Mon May 29 01:49:53 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd:1]
[Mon May 29 01:53:50 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/mantissa_alu_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_right_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 29 01:55:44 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 29 01:55:44 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.270 ; gain = 0.000
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:1]
[Mon May 29 02:00:40 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:1]
[Mon May 29 02:04:14 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
launch_runs impl_1 -jobs 4
[Mon May 29 02:13:08 2017] Launched impl_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon May 29 02:15:00 2017] Launched impl_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/impl_1/runme.log
set_property strategy Flow_RuntimeOptimized [get_runs synth_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon May 29 02:17:46 2017] Launched synth_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/runme.log
[Mon May 29 02:17:46 2017] Launched impl_1...
Run output will be captured here: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1510.059 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/mantissa_alu_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_right_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 29 02:34:09 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 29 02:34:09 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1510.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/mantissa_alu_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_right_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
ERROR: [VRFC 10-37] comp2 has only 4 ports [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:114]
ERROR: [VRFC 10-37] inc_dec has only 7 ports [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:119]
ERROR: [VRFC 10-37] shift_lr has only 8 ports [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:121]
ERROR: [VRFC 10-37] round_unit has only 5 ports [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:123]
ERROR: [VRFC 10-37] alu1 has only 7 ports [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:125]
ERROR: [VRFC 10-719] formal port/generic <clk> is not declared in <shiftunit> [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:136]
ERROR: [VRFC 10-37] alumantisa has only 5 ports [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:138]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:43]
INFO: [VRFC 10-240] VHDL file D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_29
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/mantissa_alu_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_right_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 29 02:37:30 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 29 02:37:30 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 1560 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1560.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/alu1_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/mantissa_alu_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/round_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_right_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/shift_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 29 02:39:42 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 29 02:39:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 1560 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1560.711 ; gain = 0.000
current_sim simulation_22
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_34
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.953 ; gain = 0.000
current_sim simulation_29
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.953 ; gain = 0.000
current_sim simulation_27
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1564.953 ; gain = 0.000
current_sim simulation_25
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.comp2 [comp2_default]
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 29 02:44:56 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 29 02:44:56 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 1560 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.953 ; gain = 0.000
current_project tastatura
close_project
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.953 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 29 02:52:11 2017...
