****************************************
Report : Averaged Power
Design : aes_cipher_top
Version: J-2014.12
Date   : Thu Jun 29 22:36:08 2017
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           9.935e-04    0.0000    0.0000 9.935e-04 (24.24%)  i
register                4.828e-04 6.678e-04 3.380e-06 1.154e-03 (28.15%)  
combinational           7.210e-04 1.220e-03 1.093e-05 1.952e-03 (47.62%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 1.888e-03   (46.05%)
  Cell Internal Power  = 2.197e-03   (53.60%)
  Cell Leakage Power   = 1.431e-05   ( 0.35%)
                         ---------
Total Power            = 4.100e-03  (100.00%)

1
