#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021e09f4d860 .scope module, "tb_testbench" "tb_testbench" 2 3;
 .timescale -9 -12;
v0000021e09f46a40_0 .net "n1", 0 0, v0000021e09f46900_0;  1 drivers
v0000021e09f46ae0_0 .net "n2", 0 0, v0000021e09f469a0_0;  1 drivers
v0000021e09f46b80_0 .net "n3", 0 0, L_0000021e09f47130;  1 drivers
S_0000021e09f4d9f0 .scope module, "dut" "or_gate" 2 9, 3 1 0, S_0000021e09f4d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0000021e09f47130 .functor OR 1, v0000021e09f46900_0, v0000021e09f469a0_0, C4<0>, C4<0>;
v0000021e09e84700_0 .net "in1", 0 0, v0000021e09f46900_0;  alias, 1 drivers
v0000021e09e855d0_0 .net "in2", 0 0, v0000021e09f469a0_0;  alias, 1 drivers
v0000021e09f4bbc0_0 .net "out", 0 0, L_0000021e09f47130;  alias, 1 drivers
S_0000021e09f4db80 .scope module, "tester" "or_test" 2 6, 4 1 0, S_0000021e09f4d860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "t1";
    .port_info 1 /OUTPUT 1 "t2";
    .port_info 2 /INPUT 1 "p";
v0000021e09f4bc60_0 .net "p", 0 0, L_0000021e09f47130;  alias, 1 drivers
v0000021e09f46900_0 .var "t1", 0 0;
v0000021e09f469a0_0 .var "t2", 0 0;
E_0000021e09e75320 .event anyedge, v0000021e09f4bbc0_0, v0000021e09e855d0_0, v0000021e09e84700_0;
    .scope S_0000021e09f4db80;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e09f46900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e09f469a0_0, 0;
    %delay 276447232, 23283;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e09f46900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e09f469a0_0, 0;
    %delay 276447232, 23283;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e09f46900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e09f469a0_0, 0;
    %delay 276447232, 23283;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e09f46900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e09f469a0_0, 0;
    %delay 276447232, 23283;
    %vpi_call 4 26 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000021e09f4db80;
T_1 ;
    %wait E_0000021e09e75320;
    %vpi_call 4 32 "$display", "%b %b %b", v0000021e09f46900_0, v0000021e09f469a0_0, v0000021e09f4bc60_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021e09f4d860;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "tb_test_out.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021e09f4d9f0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_testbench.v";
    "or_gate.v";
    "or_test.v";
