
---------- Begin Simulation Statistics ----------
final_tick                               164628540584000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  35012                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829172                       # Number of bytes of host memory used
host_op_rate                                    60360                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   285.62                       # Real time elapsed on the host
host_tick_rate                               83726394                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240059                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023914                       # Number of seconds simulated
sim_ticks                                 23913940250                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       470863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        950017                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6445126                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       555875                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6925805                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2711633                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6445126                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3733493                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7081212                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           83301                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       380779                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17468344                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11313640                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       555897                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1025177                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19116549                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240038                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     44835285                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.384519                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.413926                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     40024130     89.27%     89.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1690650      3.77%     93.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       375824      0.84%     93.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       921802      2.06%     95.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       403581      0.90%     96.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       220920      0.49%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       100413      0.22%     97.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        72788      0.16%     97.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1025177      2.29%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     44835285                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177966                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454882                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454882     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240038                       # Class of committed instruction
system.switch_cpus.commit.refs                4088995                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.782784                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.782784                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      38690785                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       43879242                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2375189                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4772636                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         556900                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1428531                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5274064                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                786052                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              969629                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25039                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7081212                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2454373                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              44524706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        120264                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29148689                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1113800                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.148056                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2742284                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2794934                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.609450                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     47824047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.055323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.494890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         39485637     82.56%     82.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           386146      0.81%     83.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           569442      1.19%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           537326      1.12%     85.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           856869      1.79%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           961695      2.01%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           372307      0.78%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           373963      0.78%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4280662      8.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     47824047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       729779                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3716128                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.723991                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11374391                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             969531                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        20878115                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6639123                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        72019                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1449732                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36339942                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10404860                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1267874                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      34626961                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         232916                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2705978                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         556900                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3092825                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       572829                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       112846                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          861                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1513                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3184236                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       815617                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1513                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       580186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       149593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30271284                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28484672                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.685030                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20736750                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.595567                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28631935                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         47227650                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23575932                       # number of integer regfile writes
system.switch_cpus.ipc                       0.209083                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.209083                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       335617      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      23863279     66.48%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1085      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10658150     29.69%     97.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1036705      2.89%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       35894836                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1344494                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037456                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          288125     21.43%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1014084     75.42%     96.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         42285      3.15%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       36903713                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    121359864                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28484672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     55441023                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36339942                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          35894836                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19099863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       401652                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26262316                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     47824047                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.750560                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.682427                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     36823012     77.00%     77.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3116908      6.52%     83.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1640671      3.43%     86.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1508871      3.16%     90.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1688229      3.53%     93.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1235089      2.58%     96.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       984248      2.06%     98.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       480028      1.00%     99.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       346991      0.73%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     47824047                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.750501                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2454396                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       473104                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       518438                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6639123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1449732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20098322                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 47827859                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        29711733                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3920629                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3039503                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6524507                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        211463                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     105612332                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41131066                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50068254                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5245715                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          98736                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         556900                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9266720                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28656301                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     56729727                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         3470                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6733                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7303730                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6702                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             80166695                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            75736424                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       116994                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913114                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         116994                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             473386                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        71695                       # Transaction distribution
system.membus.trans_dist::CleanEvict           399168                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5768                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5768                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        473386                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1429171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1429171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1429171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35254336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35254336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35254336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            479154                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  479154    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              479154                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1345364000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2660558500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  23913940250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936291                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       336915                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1103241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20809                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20809                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936229                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     78224512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               78228480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          484142                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4588480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1441242                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081176                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.273105                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1324248     91.88%     91.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 116994      8.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1441242                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1221774000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435549500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       477946                       # number of demand (read+write) hits
system.l2.demand_hits::total                   477946                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       477946                       # number of overall hits
system.l2.overall_hits::total                  477946                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       479087                       # number of demand (read+write) misses
system.l2.demand_misses::total                 479154                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       479087                       # number of overall misses
system.l2.overall_misses::total                479154                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5040500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  48109515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48114555500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5040500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  48109515000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48114555500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957033                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957100                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957033                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957100                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.500596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.500631                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.500596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.500631                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82631.147541                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100419.161864                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100415.639857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82631.147541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100419.161864                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100415.639857                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               71695                       # number of writebacks
system.l2.writebacks::total                     71695                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       479087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            479148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       479087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           479148                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4430500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  43318645000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43323075500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4430500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  43318645000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43323075500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.500596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.500625                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.500596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.500625                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72631.147541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90419.161864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90416.897284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72631.147541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90419.161864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90416.897284                       # average overall mshr miss latency
system.l2.replacements                         484142                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       265220                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           265220                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       265220                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       265220                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       103715                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        103715                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15041                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         5768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5768                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    484697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     484697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.277188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.277188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84032.073509                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84032.073509                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    427017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    427017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.277188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.277188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74032.073509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74032.073509                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5040500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5040500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82631.147541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81298.387097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4430500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4430500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72631.147541                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72631.147541                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       462905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            462905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       473319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          473324                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  47624818000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  47624818000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.505562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.505564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100618.859585                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100617.796689                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       473319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       473319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  42891628000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42891628000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.505562                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.505559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90618.859585                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90618.859585                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8113.916520                       # Cycle average of tags in use
system.l2.tags.total_refs                     1706157                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    484142                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.524084                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     200.897533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.019908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.139370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.746404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7912.113304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.965834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990468                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1827                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4318562                       # Number of tag accesses
system.l2.tags.data_accesses                  4318562                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     30661568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30665856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4588480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4588480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       479087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              479154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        71695                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              71695                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             13381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       163252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1282162943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1282342252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       163252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           165928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191874695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191874695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191874695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            13381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       163252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1282162943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1474216948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     71664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    477723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000515408250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4453                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941310                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              67298                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      479148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      71695                       # Number of write requests accepted
system.mem_ctrls.readBursts                    479148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    71695                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1364                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    31                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            32134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4486                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14525047250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2388920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23483497250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30400.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49150.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    69870                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18698                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                26.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                479148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                71695                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  171745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  174378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  102689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       460833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     76.300230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.813051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    47.481684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       410400     89.06%     89.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41528      9.01%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6081      1.32%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1803      0.39%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          575      0.12%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          253      0.05%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          120      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           37      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       460833                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     107.195149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     73.149156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    163.875300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3936     88.39%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          453     10.17%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           60      1.35%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4453                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.086459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.081142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.432224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4265     95.78%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.70%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              120      2.69%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      0.76%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4453                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30578176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   87296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4584512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30665472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4588480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1278.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1282.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23912702000                       # Total gap between requests
system.mem_ctrls.avgGap                      43411.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     30574272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4584512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 163252.059643328743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1278512519.491638183594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191708767.023451924324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       479087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        71695                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1922500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  23481574750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 581395983000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31516.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49013.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8109296.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    16.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1645877100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            874774065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1704882060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          187131780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1887559440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10501259910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        339727680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17141212035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        716.787441                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    795908500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    798460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22319561000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1644584760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            874087170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1706495700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          186792480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1887559440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10483821900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        354446400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17137787850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        716.644253                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    834311750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    798460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22281157750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    23913929500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2454257                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2454267                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2454257                       # number of overall hits
system.cpu.icache.overall_hits::total         2454267                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8151500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8151500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8151500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8151500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2454373                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2454384                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2454373                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2454384                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70271.551724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69670.940171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70271.551724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69670.940171                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5133000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5133000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5133000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5133000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84147.540984                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84147.540984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84147.540984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84147.540984                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2454257                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2454267                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8151500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8151500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2454373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2454384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70271.551724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69670.940171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5133000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5133000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84147.540984                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84147.540984                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008989                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000145                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008843                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4908830                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4908830                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3452728                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3452730                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3452728                       # number of overall hits
system.cpu.dcache.overall_hits::total         3452730                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2060484                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2060489                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2060484                       # number of overall misses
system.cpu.dcache.overall_misses::total       2060489                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 122355072813                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 122355072813                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 122355072813                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 122355072813                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5513212                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5513219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5513212                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5513219                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.373736                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.373736                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.373736                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.373736                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59381.714594                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59381.570498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59381.714594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59381.570498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     16885416                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          367                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            588622                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.686349                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.230769                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       265220                       # number of writebacks
system.cpu.dcache.writebacks::total            265220                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1103451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1103451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1103451                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1103451                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957033                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957033                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  54720656376                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54720656376                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  54720656376                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  54720656376                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.173589                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.173589                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.173589                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.173589                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57177.397620                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57177.397620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57177.397620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57177.397620                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956014                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2839530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2839530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2039569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2039574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 121654267000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 121654267000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4879099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4879104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.418022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.418022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59647.046508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59646.900284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1103003                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1103003                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  54046884500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54046884500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.191955                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.191955                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 57707.502194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57707.502194                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    700805813                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    700805813                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032983                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032983                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 33507.330289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33507.330289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20467                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20467                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    673771876                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    673771876                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032277                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 32919.913812                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32919.913812                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164628540584000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.148617                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4403690                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956014                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.606303                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.148616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          519                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11983476                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11983476                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164699942606500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46186                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829308                       # Number of bytes of host memory used
host_op_rate                                    79742                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   866.07                       # Real time elapsed on the host
host_tick_rate                               82444156                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071402                       # Number of seconds simulated
sim_ticks                                 71402022500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1403841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2807727                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     19761658                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1684454                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21168585                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8304846                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19761658                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11456812                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21633084                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          250953                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1132490                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          52881445                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34331936                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1684454                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3032293                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     59048357                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821446                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    133575808                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.387955                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.417735                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    119106915     89.17%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5077723      3.80%     92.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1109251      0.83%     93.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2780424      2.08%     95.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1213989      0.91%     96.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       686204      0.51%     97.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       344434      0.26%     97.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       224575      0.17%     97.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3032293      2.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    133575808                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631823                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399635                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399635     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821446                       # Class of committed instruction
system.switch_cpus.commit.refs               12331795                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.760135                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.760135                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     115072147                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      133597736                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7168607                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14602069                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1687266                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4273956                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16112238                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2325497                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2954615                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70692                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21633084                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7484265                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             132774484                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        359548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               88778465                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3374532                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.151488                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8342295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8555799                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.621680                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    142804045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.077357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.515924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        117386818     82.20%     82.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1159855      0.81%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1786152      1.25%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1618652      1.13%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2558904      1.79%     87.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2912440      2.04%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1215831      0.85%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1153140      0.81%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13012253      9.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    142804045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2203771                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11251777                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.727556                       # Inst execution rate
system.switch_cpus.iew.exec_refs             33172642                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2952611                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        64168641                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20264293                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       204518                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4409045                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    110817424                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      30220031                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3807493                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     103897915                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         684263                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7459407                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1687266                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8596316                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1606987                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       350970                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2341                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4595                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9864660                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2476886                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4595                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1732390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       471381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          92531712                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              86592219                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.683121                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          63210328                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.606371                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               87042725                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        140691510                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        71718594                       # number of integer regfile writes
system.switch_cpus.ipc                       0.210078                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.210078                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1020672      0.95%      0.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      72547424     67.36%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3288      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     30977426     28.76%     97.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3156598      2.93%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      107705408                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3779163                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035088                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          874287     23.13%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2794585     73.95%     97.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        110291      2.92%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      110463899                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    363272355                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     86592219                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    169816792                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          110817424                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         107705408                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     58995966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1278331                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     81352808                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    142804045                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.754218                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.692304                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    110000524     77.03%     77.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9197921      6.44%     83.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4920116      3.45%     86.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4517061      3.16%     90.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4944142      3.46%     93.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3682117      2.58%     96.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2972606      2.08%     98.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1463181      1.02%     99.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1106377      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    142804045                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.754218                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7484265                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1384805                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1526620                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20264293                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4409045                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        59698762                       # number of misc regfile reads
system.switch_cpus.numCycles                142804045                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        89896167                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       11119866                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9161368                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       17906352                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        636057                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     321828030                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      125278342                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    152575470                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          15996460                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         295647                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1687266                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      26046112                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         88305934                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    172845930                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        16672                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20200                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          21763601                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20122                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            241413318                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           231073324                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       347383                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5605452                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         347383                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71402022500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1386760                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       226391                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1177450                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17126                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17126                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1386760                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4211613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4211613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4211613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    104337728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    104337728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               104337728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1403886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1403886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1403886                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4038638500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7785575250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  71402022500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  71402022500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  71402022500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71402022500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733448                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1062489                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3187949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69278                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733448                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8408178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8408178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    232884736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              232884736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1447712                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14489024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4250438                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081729                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.273951                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3903055     91.83%     91.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 347383      8.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4250438                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3638824000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4204089000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71402022500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1398840                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1398840                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1398840                       # number of overall hits
system.l2.overall_hits::total                 1398840                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1403886                       # number of demand (read+write) misses
system.l2.demand_misses::total                1403886                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1403886                       # number of overall misses
system.l2.overall_misses::total               1403886                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 140687035000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     140687035000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 140687035000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    140687035000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802726                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802726                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802726                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802726                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.500900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.500900                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.500900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.500900                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100212.577802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100212.577802                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100212.577802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100212.577802                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              226391                       # number of writebacks
system.l2.writebacks::total                    226391                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1403886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1403886                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1403886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1403886                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 126648175000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 126648175000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 126648175000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 126648175000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.500900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.500900                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.500900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.500900                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90212.577802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90212.577802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90212.577802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90212.577802                       # average overall mshr miss latency
system.l2.replacements                        1447712                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       836098                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           836098                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       836098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       836098                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       303512                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        303512                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        52152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52152                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        17126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17126                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1434828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1434828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.247207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.247207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83780.713535                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83780.713535                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        17126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1263568500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1263568500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.247207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.247207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73780.713535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73780.713535                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1346688                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1346688                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1386760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1386760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 139252206500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 139252206500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.507330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.507330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100415.505567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100415.505567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1386760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1386760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 125384606500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 125384606500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.507330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.507330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90415.505567                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90415.505567                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71402022500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     5405182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1455904                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.712595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     229.058298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7962.941702                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.972039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12658616                       # Number of tag accesses
system.l2.tags.data_accesses                 12658616                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71402022500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data     89848704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           89848704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14489024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14489024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1403886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1403886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       226391                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             226391                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1258349566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1258349566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      202921759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            202921759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      202921759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1258349566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1461271325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    226104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1399242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000344984250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14059                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14059                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2769354                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             212425                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1403886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     226391                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1403886                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   226391                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4644                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   287                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             88608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             87185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             86302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             86498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             87134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             85584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             86034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             86728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             85911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            85080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            85621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            85700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            96058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            90805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            88653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13716                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42277509250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6996210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             68513296750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30214.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48964.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   220361                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   56704                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                25.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1403886                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               226391                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  516541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  504789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  292725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   85187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1348302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.151380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.249443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.806708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1192629     88.45%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       127393      9.45%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19238      1.43%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5520      0.41%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1989      0.15%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          840      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          364      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          163      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          166      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1348302                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.557579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.504044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.328019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1050      7.47%      7.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          7599     54.05%     61.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1609     11.44%     72.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          782      5.56%     78.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          551      3.92%     82.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          365      2.60%     85.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          371      2.64%     87.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          322      2.29%     89.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          277      1.97%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          237      1.69%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          223      1.59%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          199      1.42%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          127      0.90%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          101      0.72%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           67      0.48%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           51      0.36%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           46      0.33%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           20      0.14%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           24      0.17%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            9      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            7      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            9      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            5      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14059                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.083434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.078457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.418073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13454     95.70%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              143      1.02%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              368      2.62%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               86      0.61%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14059                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               89551488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  297216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14471488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                89848704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14489024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1254.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       202.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1258.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    202.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71403104500                       # Total gap between requests
system.mem_ctrls.avgGap                      43798.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data     89551488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14471488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1254186994.493048191071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 202676163.689901083708                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1403886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       226391                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  68513296750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1751677758250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48802.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7737400.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4848331320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2576968185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5030529840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          589202280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5636248800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31325385690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1039104480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51045770595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        714.906508                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2440777250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2384200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66577045250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4778487840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2539837905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4960058040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          591128460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5636248800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31193451210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1150207200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        50849419455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        712.156570                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2730892750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2384200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  66286929750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    95315952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164699942606500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9938522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9938532                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9938522                       # number of overall hits
system.cpu.icache.overall_hits::total         9938532                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8151500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8151500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8151500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8151500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9938638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9938649                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9938638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9938649                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70271.551724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69670.940171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70271.551724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69670.940171                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5133000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5133000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5133000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5133000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84147.540984                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84147.540984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84147.540984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84147.540984                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9938522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9938532                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8151500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8151500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9938638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9938649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70271.551724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69670.940171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5133000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5133000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84147.540984                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84147.540984                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164699942606500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.035864                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9938594                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          160299.903226                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000579                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.035285                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19877360                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19877360                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164699942606500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164699942606500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164699942606500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164699942606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164699942606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164699942606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164699942606500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14104609                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14104611                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14104609                       # number of overall hits
system.cpu.dcache.overall_hits::total        14104611                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8192141                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8192146                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8192141                       # number of overall misses
system.cpu.dcache.overall_misses::total       8192146                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 483806021459                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 483806021459                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 483806021459                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 483806021459                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22296750                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22296757                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22296750                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22296757                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.367414                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.367414                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.367414                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.367414                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59057.335739                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59057.299694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59057.335739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59057.299694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     64661194                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2883                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2241983                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              54                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.841072                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.388889                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1101318                       # number of writebacks
system.cpu.dcache.writebacks::total           1101318                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4432382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4432382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4432382                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4432382                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759759                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759759                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 214797549667                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 214797549667                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 214797549667                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 214797549667                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.168624                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.168624                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.168624                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.168624                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57130.669723                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57130.669723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57130.669723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57130.669723                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758740                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11628808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11628808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8101669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8101674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 480928908500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 480928908500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19730477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19730482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.410617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.410617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59361.707878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59361.671242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4430629                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4430629                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3671040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3671040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 212035332000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 212035332000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.186059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.186059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 57758.927171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57758.927171                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475803                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90472                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90472                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2877112959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2877112959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 31801.142442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31801.142442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1753                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1753                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88719                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88719                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2762217667                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2762217667                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034571                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034571                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 31134.454480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31134.454480                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164699942606500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.592485                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17864375                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759764                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.751462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.592484                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000579                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000579                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          762                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48353278                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48353278                       # Number of data accesses

---------- End Simulation Statistics   ----------
