read_netlist -lib -define INTCNOPWR $env(INTEL_STDCELLS)/verilog/ln/${INTEL_LIB}_ln_udp.v
 Begin reading netlist ( /p/fdk/fdk73/builds/stdcells/stdcell734_rc.0.0/verilog/ln/d04_ln_udp.v )...
 Warning: Rule N2 (unsupported construct) was violated 4 times.
 End parsing Verilog file /p/fdk/fdk73/builds/stdcells/stdcell734_rc.0.0/verilog/ln/d04_ln_udp.v with 0 errors.
 End reading netlist: #modules=3149, top=d04hhy2cld0c0, #lines=86333, CPU_time=0.34 sec, Memory=2MB
read_netlist -lib -define INTCNOPWR $env(INTEL_STDCELLS)/verilog/nn/${INTEL_LIB}_nn_udp.v
 Begin reading netlist ( /p/fdk/fdk73/builds/stdcells/stdcell734_rc.0.0/verilog/nn/d04_nn_udp.v )...
 Warning: Rule N2 (unsupported construct) was violated 4 times.
 End parsing Verilog file /p/fdk/fdk73/builds/stdcells/stdcell734_rc.0.0/verilog/nn/d04_nn_udp.v with 0 errors.
 End reading netlist: #modules=3157, top=d04hhy2cnd0c0, #lines=86483, CPU_time=0.32 sec, Memory=2MB
read_netlist -lib -define INTCNOPWR $env(INTEL_STDCELLS)/verilog/wn/${INTEL_LIB}_wn_udp.v
 Begin reading netlist ( /p/fdk/fdk73/builds/stdcells/stdcell734_rc.0.0/verilog/wn/d04_wn_udp.v )...
 Warning: Rule N2 (unsupported construct) was violated 4 times.
 End parsing Verilog file /p/fdk/fdk73/builds/stdcells/stdcell734_rc.0.0/verilog/wn/d04_wn_udp.v with 0 errors.
 End reading netlist: #modules=3137, top=d04hhy2cwd0c0, #lines=86081, CPU_time=0.34 sec, Memory=2MB
read_netlist ../inputs/pll/pll_dft_model.v
 Begin reading netlist ( ../inputs/pll/pll_dft_model.v )...
 End parsing Verilog file ../inputs/pll/pll_dft_model.v with 0 errors.
 End reading netlist: #modules=1, top=pll, #lines=15, CPU_time=0.00 sec, Memory=0MB
read_netlist ../inputs/no_compression/${INTEL_DESIGN_NETLIST}
 Begin reading netlist ( ../inputs/no_compression/fdkex.syn.vg )...
 End parsing Verilog file ../inputs/no_compression/fdkex.syn.vg with 0 errors.
 End reading netlist: #modules=14, top=fdkex, #lines=69787, CPU_time=0.30 sec, Memory=11MB
run_build_model $INTEL_DESIGN_NAME
 ------------------------------------------------------------------------------
 Begin build model for topcut = fdkex ...
 ------------------------------------------------------------------------------
 Begin flattening of 96007 instantiated modules, CPU_time=0.06 sec, Memory=7MB...
 Unused primitives eliminated: 14830, pins lost: 2
 Buffers eliminated: 214345, pins lost: 0
 Inverters eliminated: 281, pins lost: 0
 There were 229456 primitives and 2 faultable pins removed during model optimizations
 Fanout-free region identification completed: #regions=22754, CPU time=0.00 sec.
 Gate allocation completed: #primitives=70819, CPU_time=0.04 sec, freed=15MB
 Number common input primitives=1163
 Reorder_rank_list completed: CPU_time=0.00 sec
 Gate re-allocation completed: #blocks=1, CPU_time=0.02 sec, freed=4MB
 Ranking completed: #ranked_gates=55684, #feedback_paths=0, CPU time=0.02 sec.
 Warning: Rule B7 (undriven module output pin) was violated 4 times.
 Warning: Rule B8 (unconnected module input pin) was violated 3 times.
 Warning: Rule B9 (undriven module internal net) was violated 209 times.
 Warning: Rule B10 (unconnected module internal net) was violated 213 times.
 Warning: Rule N20 (underspecified UDP) was violated 16 times.
 Warning: Rule N21 (unsupported UDP entry) was violated 5 times.
 Build memory summary: peak=36MB, final=25MB, bytes/primitive=45
 Build memory usage: primitives=12.2%, instances=28.8%, globals=54.7%, others=4.3%
 End build model: #primitives=70819, CPU_time=0.66 sec, Memory=25MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 Begin common input learning...
 Learned DLAT/DFF equivalences: #equivalences=0, CPU time=0.02 sec.
 Learned relations: #equivalence=1305 (classes=280)
 Common input analysis completed: CPU time=0.06 sec.
 Begin ATPG equivalence analysis: #sim_passes=32, #max_test_passes=5000 ...
 Random simulation results: #pos_ties=91/6, #pos_equiv=22873 (#groups=10042), CPU time=0.06 sec
 ATPG equivalence learning completed: #ties=0, #equiv=89, #abort=0/1, CPU time=0.14 sec.
 Implication learning completed: #learned implications=17096, #learned_tied=0, CPU time=0.10 sec.
 Tied analysis completed: #tied_gates=1530, #blocked_gates=0/0, #blocked_inputs=0
 End learning analyses, total learning CPU time=0.32 sec.
 ------------------------------------------------------------------------------
#####TRANSITION DELAY FAULTS#####
#--------------------------------
add_pi_constraint 0 scan_enable
add_pi_constraint 1 rstb
set_delay -launch_cycle system_clock
set_delay -common_launch_capture_clock
set_delay -nopi_changes -nopo_measures
add_po_mask -all
set_drc ../inputs/no_compression/${INTEL_DESIGN_NAME}.syn.spf 
run_drc -patternexec Internal_scan
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin reading test protocol file ../inputs/no_compression/fdkex.syn.spf...
 Warning: Rule V14 (missing state) was violated 1 times.
 End parsing STIL file ../inputs/no_compression/fdkex.syn.spf with 0 errors.
 Test protocol file reading completed, CPU time=0.02 sec.
 ------------------------------------------------------------------------------
 PLL clock simulation period has been set to 100.
 Warning: Unconstrained reference clock ATEclk is now constrained to its off state. (M559)
 Warning: Unconstrained reference clock refclk is now constrained to its off state. (M559)
 Bus rules ATPG effort: #atpg_calls=0 (pass=0, fail=0, abort=0), #equiv_usages=0
 Begin simulating test protocol procedures...
 Nonscan cell constant value results: #constant0 = 1, #constant1 = 0
 Nonscan cell load value results    : #load0 = 11, #load1 = 1
 Test protocol simulation completed, CPU time=0.02 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Chain 1 successfully traced with 750 scan_cells.
 Chain 2 successfully traced with 750 scan_cells.
 Chain 3 successfully traced with 750 scan_cells.
 Chain 4 successfully traced with 750 scan_cells.
 Chain 5 successfully traced with 750 scan_cells.
 Chain 6 successfully traced with 750 scan_cells.
 Chain 7 successfully traced with 750 scan_cells.
 Chain 8 successfully traced with 750 scan_cells.
 Chain 9 successfully traced with 750 scan_cells.
 Chain 10 successfully traced with 750 scan_cells.
 Chain 11 successfully traced with 750 scan_cells.
 Chain 12 successfully traced with 750 scan_cells.
 Chain 13 successfully traced with 750 scan_cells.
 Chain 14 successfully traced with 750 scan_cells.
 Chain 15 successfully traced with 750 scan_cells.
 Chain 16 successfully traced with 750 scan_cells.
 Chain 17 successfully traced with 750 scan_cells.
 Chain 18 successfully traced with 750 scan_cells.
 Chain 19 successfully traced with 433 scan_cells.
 Scan cells successfully passed master_observe procedure audit.
 Warning: Rule S19 (nonscan cell disturb) was violated 1 times.
 Warning: Rule S22 (multiply clocked scan chain) was violated 1 times.
 Scan chain operation checking completed, CPU time=0.02 sec.
 ------------------------------------------------------------------------------
 Begin clock-gating analysis...
 856 ATPG controllable clock-gating cells were found
 Clock-gating analysis completed, CPU time=0.02 sec.
 ------------------------------------------------------------------------------
 Begin clock rules checking...
 PLL clocking will also use external clocks for capture.
 Clocks successfully passed off-state check of scan cells.
 Scan DLAT stability results: #DLAT=20, #unstable=0, #scan_tlas=0.
 Scan DFF stability results: #DFF=13933, #unstable=0, #LE=13929, #TE=4.
 Nonscan DLAT stability results: #DLAT=858, #tied=1, #unstable=856, #stable=1.
 Nonscan DFF  stability results: #DFF=10, #tied=0, #unstable=0, #LE=1, #TE=9.
 Unstable cell clock rules checking completed, CPU time=0.00 sec.
 C26 rule completed, CPU time=0.00 sec.
 C39 rule completed for 2 nonlogical clocks, CPU time=0.00 sec.
 All clocks successfully passed capture ability check.
 Warning: Rule C3 (no latch transparency when clocks off) was violated 1 times.
 Warning: Rule C15 (scan cell port unable to capture) was violated 4 times.
 Warning: Rule C16 (nonscan cell port unable to capture) was violated 11 times.
 Clock rules ATPG effort: #atpg_calls=0 (0/0/0), #force_checks=0 (0), #equiv_usages=3762
 Clock rules checking completed, CPU time=0.02 sec.
 Clock grouping results: #pairs=0, #groups=0, #serial_pairs=0, #disturbed_pairs=0, CPU time=0.00 sec.
 Begin PLL clock rules checking...
 Path between PLL source 166 and internal clock 4948 for capture cycle 0 was sensitized for PLL pulse 4 of PLL cycle 0.
 Path between PLL source 166 and internal clock 4948 for capture cycle 1 was sensitized for PLL pulse 5 of PLL cycle 0.
 Path between PLL source 166 and internal clock 4948 for capture cycle 2 was sensitized for PLL pulse 6 of PLL cycle 0.
 Path between PLL source 166 and internal clock 4948 for capture cycle 3 was sensitized for PLL pulse 7 of PLL cycle 0.
 PLL clock-off pattern identified: #scancells=4, #nonscancells=0, #PIs=0
 PLL clock rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Multi-vector gate summary: #gates_conn_to_tla=863, #gates_conn_to_clock_po=0
 Nonscan cell summary: #DFF=10  #DLAT=858  #RAM_outs=0  tla_usage_type=hot_clock_tla
 Nonscan behavior:  #C0=1  #TLA=856  #L0=10  #L1=1
 Load disturbs   :  #C0=0  #TLA=856  #L0=1  #L1=1
 TLA behavior: #no_clock=0, #hot_clock=856, #X_clock=0
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=7(70292), observe=7(39991), detect=9(70286), CPU time=0.02 sec
 Constrain analysis completed: #constrain_gates=6014, #blocked_gates=299, #blocked_inputs=16780
 Fast-seq constrain analysis completed: #constrain_gates=5971, #blocked_gates=243, #blocked_inputs=14165
 4 scancells have been constrained so that they cannot transition.
 DRC dependent learning completed, CPU time=0.16 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 Warning: Rule V14 (missing state) was violated 1 times.
 Warning: Rule S19 (nonscan cell disturb) was violated 1 times.
 Warning: Rule S22 (multiply clocked scan chain) was violated 1 times.
 Warning: Rule C3 (no latch transparency when clocks off) was violated 1 times.
 Warning: Rule C15 (scan cell port unable to capture) was violated 4 times.
 Warning: Rule C16 (nonscan cell port unable to capture) was violated 11 times.
 There were 19 violations that occurred during DRC process.
 Design rules checking was successful, total CPU time=0.28 sec.
 ------------------------------------------------------------------------------
set_faults -model transition 
set_faults -summary verbose
add_faults -all
 64480 clock faults were ignored.
 31156 scan enable faults were ignored.
 248958 faults were added to fault list.
set_patterns -histogram_summary
set_contention -severity error
set_atpg -abort 10
run_atpg -auto
 
 Optimized clock launch transition fault ATPG with multi-fault sensitization is enabled.
 ***********************************************************
 *  NOTICE:  The following DRC violations were previously  *
 *  encountered. The presence of these violations is an    *
 *  indicator that it is possible that the ATPG patterns   *
 *  created during this process may fail in simulation.    *
 *                                                         *
 *  Rules:  N20                                            *
 ***********************************************************
 ATPG performed for transition fault model using internal pattern source.
 ---------------------------------------------------------------------
 #patterns  #patterns     #faults     #ATPG faults  test      process
 simulated  eff/total  detect/active  red/au/abort  coverage  CPU time
 ---------  ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=186485, abort_limit=10...
 Warning: Nopi_changes option selected when scan enable can not be identified. (M977)
 Optimized clock launch transition fault ATPG is enabled.
 Untestable transition faults: #no_capture=0, #po_capture=0, #no_launch=953, #pi_launch=15822, #nocommon_clock=26750
 Untestable transition fault analysis completed: #untestable_faults_identified=43525
 32          32    32   89781  53178         0/1/0    59.90%      1.56
 Interval results: #multiple_faults=52943, #unsuccessful=0(0%), detection_avg=2.86%
 64          32    64   15374  37801         0/4/0    66.18%      2.38
 Interval results: #multiple_faults=10904, #unsuccessful=0(0%), detection_avg=1.06%
 96          32    96    9126  28595        1/62/2    69.91%      3.34
 Local redundancy analysis results: #redundant_faults=6, CPU_time=0.20 sec
 128         32   128    6625  21935        1/85/4    72.62%      4.32
 160         32   160    5138  16748       1/126/8    74.71%      5.02
 192         32   192    3565  13160      1/142/13    76.17%      5.66
 224         32   224    2170  10962      1/166/20    77.06%      6.26
 256         32   256     814  10082      1/219/28    77.39%      6.76
 288         32   288     408   9350      1/525/37    77.56%      7.36
 Untestable analysis results: #faults=7396, #UR_faults=48, #AU_faults=4724, #aborted=1656, #inferred=0/0, time=6.24 sec
 320         32   320     165   2581      1/525/64    77.64%     13.94
 352         32   352     133   2448      1/525/91    77.70%     14.24
 384         31   383      85   2363     1/525/119    77.73%     14.54
 416         32   415      67   2296     1/525/149    77.76%     14.82
 448         32   447      85   2211     1/525/179    77.79%     15.12
 480         31   478      64   2147     1/525/210    77.82%     15.38
 512         32   510      74   2073     1/525/242    77.85%     15.66
 544         32   542      54   2019     1/525/275    77.87%     15.94
 576         32   574      42   1977     1/525/308    77.89%     16.22
 608         32   606      54   1923     1/525/343    77.91%     16.54
 Pattern merging terminated due to failure to achieve minimum merges per pass (10).
 640         32   638      52   1871     1/525/379    77.93%     16.78
 672         32   670      45   1826     1/525/415    77.95%     17.00
 704         32   702      48   1778     1/525/453    77.97%     17.16
 736         32   734      51   1727    1/525/1210    77.99%     17.74
 760         24   758      34   1693    1/525/1693    78.00%     19.12
 
   Uncollapsed Transition Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     190874
   detected_by_simulation         DS    (134054)
   detected_by_implication        DI     (56820)
 Possibly detected                PT          0
 Undetectable                     UD       4259
   undetectable-tied              UT      (4200)
   undetectable-redundant         UR        (59)
 ATPG untestable                  AU      52132
   atpg_untestable-not_detected   AN     (52132)
 Not detected                     ND       1693
   not-observed                   NO      (1693)
 -----------------------------------------------
 total faults                            248958
 test coverage                            78.00%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         758
     #basic_scan patterns                     1
     #fast_sequential patterns              757
 -----------------------------------------------
            CPU Usage Summary Report
 -----------------------------------------------
 Total CPU time                           19.32
 -----------------------------------------------
set_atpg -abort 10 -capture_cycles 4
run_atpg -auto
 
 Optimized clock launch transition fault ATPG with multi-fault sensitization is enabled.
 ***********************************************************
 *  NOTICE:  The following DRC violations were previously  *
 *  encountered. The presence of these violations is an    *
 *  indicator that it is possible that the ATPG patterns   *
 *  created during this process may fail in simulation.    *
 *                                                         *
 *  Rules:  N20                                            *
 ***********************************************************
 ATPG performed for transition fault model using internal pattern source.
 ---------------------------------------------------------------------
 #patterns  #patterns     #faults     #ATPG faults  test      process
 simulated  eff/total  detect/active  red/au/abort  coverage  CPU time
 ---------  ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=52449, abort_limit=10...
 Warning: Nopi_changes option selected when scan enable can not be identified. (M977)
 Optimized clock launch transition fault ATPG is enabled.
 Untestable transition faults: #no_capture=72, #po_capture=0, #no_launch=958, #pi_launch=15822, #nocommon_clock=26750
 Untestable transition fault analysis completed: #untestable_faults_identified=43602
 0            0   758       0   1693   0/5249/1693    78.00%     14.76
 Begin fast-seq ATPG: #uncollapsed_faults=53825, abort_limit=10, depth=4...
 1            1   759      20  49159   0/4560/4303    78.01%     23.44
 2            1   760      36  49113   0/4570/4308    78.03%     23.50
 3            1   761      13  49090   0/4580/4313    78.03%     23.56
 4            1   762       7  49073   0/4590/4318    78.03%     23.62
 5            1   763       7  49056   0/4600/4323    78.04%     23.68
 6            1   764      16  49030   0/4610/4328    78.04%     23.72
 7            1   765      34  48986   0/4620/4333    78.06%     23.80
 8            1   766       7  48969   0/4630/4338    78.06%     23.86
 9            1   767      28  48931   0/4640/4343    78.07%     23.92
 10           1   768      22  48899   0/4650/4348    78.08%     23.98
 11           1   769       7  48882   0/4660/4353    78.08%     24.02
 12           1   770      11  48861   0/4670/4358    78.09%     24.10
 13           1   771      13  48838   0/4680/4363    78.09%     24.16
 14           1   772       7  48821   0/4690/4368    78.10%     24.22
 15           1   773      10  48801   0/4700/4373    78.10%     24.28
 16           1   774      11  48780   0/4710/4378    78.11%     24.34
 17           1   775      28  48742   0/4720/4383    78.12%     24.40
 18           1   776      10  48722   0/4730/4388    78.12%     24.46
 19           1   777      41  48671   0/4740/4393    78.14%     24.52
 20           1   778      49  48612   0/4750/4398    78.16%     24.58
 21           1   779      29  48573   0/4760/4403    78.17%     24.64
 22           1   780      25  48538   0/4770/4408    78.18%     24.70
 23           1   781      10  48518   0/4780/4413    78.18%     24.76
 24           1   782      19  48489   0/4790/4418    78.19%     24.82
 25           1   783      18  48461   0/4800/4423    78.20%     24.86
 26           1   784      10  48441   0/4810/4428    78.20%     24.92
 27           1   785       7  48424   0/4820/4433    78.21%     25.00
 28           1   786       9  48405   0/4830/4438    78.21%     25.04
 29           1   787       7  48388   0/4840/4443    78.21%     25.12
 30           1   788      10  48368   0/4850/4448    78.22%     25.16
 31           1   789      10  48348   0/4860/4453    78.22%     25.22
 32           1   790      25  48313   0/4870/4458    78.23%     25.28
 33           1   791      32  44101   0/9025/4653    78.24%     25.64
 34           1   792      10  44089   0/9026/4653    78.25%     25.72
 35           1   793      21  44055   0/9038/4656    78.26%     25.76
 36           1   794       7  44038   0/9048/4661    78.26%     25.84
 37           1   795       9  44019   0/9058/4666    78.26%     25.92
 38           1   796      13  43996   0/9068/4671    78.27%     25.98
 39           1   797      13  43973   0/9078/4676    78.27%     26.04
 40           1   798      15  43948   0/9088/4681    78.28%     26.12
 41           1   799      12  43926   0/9098/4686    78.28%     26.18
 42           1   800      13  43903   0/9108/4691    78.29%     26.26
 43           1   801       7  43876   0/9128/4700    78.29%     26.32
 44           1   802       7  43819   0/9178/4721    78.30%     26.40
 45           1   803       9  43800   0/9188/4726    78.30%     26.46
 46           1   804      20  43770   0/9198/4731    78.31%     26.54
 47           1   805      25  43735   0/9208/4736    78.32%     26.60
 48           1   806      12  43713   0/9218/4741    78.32%     26.66
 49           1   807      11  43692   0/9228/4746    78.33%     26.74
 50           1   808       9  43673   0/9238/4751    78.33%     26.80
 51           1   809      26  43637   0/9248/4756    78.34%     26.88
 52           1   810      20  43607   0/9258/4761    78.35%     26.92
 53           1   811       7  43590   0/9268/4766    78.35%     27.00
 54           1   812       7  43573   0/9278/4771    78.36%     27.06
 55           1   813       7  43556   0/9288/4776    78.36%     27.14
 56           1   814      32  43504   0/9308/4785    78.37%     27.20
 57           1   815      25  43469   0/9318/4790    78.38%     27.28
 58           1   816       7  43452   0/9328/4795    78.38%     27.34
 59           1   817      25  35234  0/17491/4911    78.39%     28.14
 60           1   818      16  35200  0/17509/4920    78.40%     28.24
 61           1   819      14  35168  0/17527/4929    78.41%     28.32
 62           1   820      11  35139  0/17545/4938    78.41%     28.44
 63           1   821      14  35071  0/17599/4963    78.42%     28.52
 64           1   822      14  35003  0/17653/4988    78.42%     28.64
 65           1   823      13  34972  0/17671/4997    78.43%     28.70
 66           1   824      11  34943  0/17689/5006    78.43%     28.82
 67           1   825      13  34912  0/17707/5015    78.44%     28.90
 68           1   826      14  34790  0/17815/5064    78.44%     29.00
 69           1   827      11  34761  0/17833/5073    78.45%     29.10
 70           1   828      13  34730  0/17851/5082    78.45%     29.18
 71           1   829      17  34695  0/17869/5091    78.46%     29.30
 72           1   830      16  34661  0/17887/5100    78.47%     29.38
 73           1   831      15  34628  0/17905/5109    78.47%     29.46
 74           1   832      22  34588  0/17923/5118    78.48%     29.56
 75           1   833      14  34556  0/17941/5127    78.49%     29.64
 76           1   834      18  34502  0/17977/5144    78.50%     29.74
 77           1   835      14  34452  0/18013/5161    78.50%     29.84
 78           1   836      18  34398  0/18049/5178    78.51%     29.94
 79           1   837       7  23466  7/26997/8412    78.51%     34.12
 80           1   838       3  23463  7/26997/8412    78.52%     34.26
 81           1   839       6  23457  7/26997/8412    78.52%     34.38
 82           1   840       5  23452  7/26997/8412    78.52%     34.52
 83           1   841       8  23444  7/26997/8421    78.52%     34.66
 84           1   842       6  23438  7/26997/8421    78.53%     34.78
 85           1   843       5  23433  7/26997/8421    78.53%     34.94
 86           1   844       7  23426  7/26997/8424    78.53%     35.06
 87           1   845      13  23413  7/26997/8424    78.54%     35.20
 88           1   846       4  23409  7/26997/8424    78.54%     35.34
 89           1   847       4  23405  7/26997/8424    78.54%     35.48
 90           1   848       7  23398  7/26997/8425    78.54%     35.62
 91           1   849      12  23386  7/26997/8425    78.55%     35.76
 92           1   850       1  23385  7/26997/8427    78.55%     35.92
 93           1   851       7  23329  11/27031/8616    78.55%     36.28
 94           1   852       5  23324  11/27031/8617    78.55%     36.34
 95           1   853       6  23318  11/27031/8617    78.56%     36.42
 96           1   854       4  23314  11/27031/8617    78.56%     36.50
 97           1   855      12  23302  11/27031/8617    78.56%     36.58
 98           1   856       7  23295  11/27031/8617    78.57%     36.64
 99           1   857       5  23290  11/27031/8617    78.57%     36.74
 100          1   858       7  23283  11/27031/8617    78.57%     36.80
 101          1   859       3  23280  11/27031/8617    78.57%     36.86
 102          1   860       6  23274  11/27031/8617    78.57%     36.94
 103          1   861       6  23268  11/27031/8617    78.58%     37.00
 104          1   862       7  23261  11/27031/8617    78.58%     37.06
 105          1   863       3  23258  11/27031/8617    78.58%     37.12
 106          1   864       8  23250  11/27031/8617    78.58%     37.18
 107          1   865       3  23247  11/27031/8617    78.59%     37.26
 108          1   866       4  23243  11/27031/8617    78.59%     37.32
 109          1   867       3  23240  11/27031/8617    78.59%     37.38
 110          1   868       6  23234  11/27031/8617    78.59%     37.46
 111          1   869       5  23229  11/27031/8617    78.59%     37.54
 112          1   870       3  23226  11/27031/8617    78.59%     37.60
 113          1   871       6  23220  11/27031/8617    78.60%     37.70
 114          1   872       6  23214  11/27031/8617    78.60%     37.76
 115          1   873       4  23210  11/27031/8617    78.60%     37.84
 116          1   874       3  23207  11/27031/8617    78.60%     37.92
 117          1   875       7  23200  11/27031/8617    78.60%     38.02
 118          1   876      11  23189  11/27031/8617    78.61%     38.08
 119          1   877       7  23182  11/27031/8617    78.61%     38.16
 120          1   878       2  23180  11/27031/8617    78.61%     38.22
 121          1   879       7  23173  11/27031/8617    78.62%     38.32
 122          1   880       3  23170  11/27031/8617    78.62%     38.38
 123          1   881       7  23163  11/27031/8617    78.62%     38.44
 124          1   882       3  23160  11/27031/8617    78.62%     38.54
 125          1   883       2  23158  11/27031/8617    78.62%     38.62
 126          1   884       2  23156  11/27031/8617    78.62%     38.68
 127          1   885       3  23153  11/27031/8617    78.62%     38.74
 128          1   886       4  23149  11/27031/8618    78.63%     38.82
 129          1   887       2  23147  11/27031/8618    78.63%     38.90
 130          1   888       2  23145  11/27031/8618    78.63%     38.96
 131          1   889       3  23142  11/27031/8618    78.63%     39.04
 132          1   890       2  23140  11/27031/8618    78.63%     39.12
 133          1   891       4  23136  11/27031/8618    78.63%     39.20
 134          1   892       1  23135  11/27031/8618    78.63%     39.26
 135          1   893       1  23134  11/27031/8618    78.63%     39.34
 136          1   894       2  23132  11/27031/8618    78.63%     39.40
 137          1   895       1  23131  11/27031/8618    78.63%     39.50
 138          1   896       4  23127  11/27031/8618    78.63%     39.56
 139          1   897       1  23126  11/27031/8618    78.64%     39.62
 140          1   898       1  23125  11/27031/8618    78.64%     39.70
 141          1   899       2  23123  11/27031/8618    78.64%     39.78
 142          1   900       1  23122  11/27031/8618    78.64%     39.84
 143          1   901       1  23121  11/27031/8618    78.64%     39.94
 144          1   902       2  23119  11/27031/8618    78.64%     40.00
 145          1   903       1  23118  11/27031/8618    78.64%     40.08
 146          1   904       5  23113  11/27031/8618    78.64%     40.16
 147          1   905       2  23111  11/27031/8618    78.64%     40.22
 148          1   906       2  23109  11/27031/8618    78.64%     40.30
 149          1   907       2  23107  11/27031/8618    78.64%     40.38
 150          1   908       1  23106  11/27031/8618    78.64%     40.46
 151          1   909       1  23105  11/27031/8618    78.64%     40.52
 152          1   910       1  23104  11/27031/8618    78.64%     40.58
 153          1   911       2  23102  11/27031/8618    78.65%     40.66
 154          1   912       4  23098  11/27031/8618    78.65%     40.72
 155          1   913       1  23097  11/27031/8618    78.65%     40.80
 156          1   914       4  23093  11/27031/8618    78.65%     40.86
 157          1   915       1  23092  11/27031/8619    78.65%     40.96
 158          1   916       1  23091  11/27031/8624    78.65%     41.04
 159          1   917       4  22418  11/27498/8712    78.65%     41.30
 160          1   918       3  22415  11/27498/8712    78.65%     41.34
 161          1   919       2  22405  11/27502/8712    78.65%     41.38
 162          1   920       2  22403  11/27502/8712    78.65%     41.42
 163          1   921       3  22400  11/27502/8712    78.66%     41.48
 164          1   922       6  22394  11/27502/8712    78.66%     41.52
 165          1   923       5  22373  11/27510/8712    78.66%     41.56
 166          1   924       2  22371  11/27510/8712    78.66%     41.62
 167          1   925       5  22366  11/27510/8712    78.66%     41.66
 168          1   926       7  22359  11/27510/8712    78.67%     41.72
 169          1   927       4  22355  11/27510/8713    78.67%     41.76
 170          1   928       2  22353  11/27510/8713    78.67%     41.78
 171          1   929       4  22213  11/27578/8713    78.67%     41.86
 172          1   930       3  22210  11/27578/8713    78.67%     41.90
 173          1   931       1  22065  11/27650/8714    78.67%     41.94
 174          1   932       1  22064  11/27650/8714    78.67%     41.98
 175          1   933       1  22063  11/27650/8714    78.67%     42.02
 176          1   934       1  22062  11/27650/8714    78.67%     42.06
 177          1   935       1  22061  11/27650/8714    78.67%     42.10
 178          1   936       1  22060  11/27650/8714    78.67%     42.14
 179          1   937       1  22059  11/27650/8714    78.67%     42.20
 180          1   938       1  22058  11/27650/8714    78.67%     42.24
 181          1   939       1  22057  11/27650/8714    78.67%     42.28
 182          1   940       1  22056  11/27650/8714    78.67%     42.32
 183          1   941       1  22055  11/27650/8714    78.68%     42.36
 184          1   942       1  22054  11/27650/8714    78.68%     42.42
 185          1   943       1  22053  11/27650/8714    78.68%     42.46
 186          1   944       1  22052  11/27650/8715    78.68%     42.50
 187          1   945       1  22051  11/27650/8715    78.68%     42.54
 188          1   946       1  22050  11/27650/8715    78.68%     42.58
 189          1   947       1  22049  11/27650/8715    78.68%     42.62
 190          1   948       1  22048  11/27650/8715    78.68%     42.66
 191          1   949       1  22047  11/27650/8715    78.68%     42.70
 192          1   950       1  22046  11/27650/8715    78.68%     42.76
 193          1   951       1  22045  11/27650/8715    78.68%     42.78
 194          1   952       1  22044  11/27650/8715    78.68%     42.82
 195          1   953       1  22043  11/27650/8715    78.68%     42.88
 196          1   954       1  22042  11/27650/8715    78.68%     42.92
 197          1   955       1  22041  11/27650/8715    78.68%     42.96
 198          1   956       1  22040  11/27650/8715    78.68%     43.00
 199          1   957       1  22039  11/27650/8715    78.68%     43.06
 200          1   958       1  22038  11/27650/8715    78.68%     43.08
 201          1   959       1  22037  11/27650/8715    78.68%     43.14
 202          1   960       1  22036  11/27650/8715    78.68%     43.16
 203          1   961       1  22035  11/27650/8715    78.68%     43.20
 
   Uncollapsed Transition Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     192525
   detected_by_simulation         DS    (135705)
   detected_by_implication        DI     (56820)
 Possibly detected                PT          0
 Undetectable                     UD       4289
   undetectable-tied              UT      (4200)
   undetectable-redundant         UR        (89)
 ATPG untestable                  AU      33578
   atpg_untestable-not_detected   AN     (33578)
 Not detected                     ND      18566
   not-controlled                 NC        (44)
   not-observed                   NO     (18522)
 -----------------------------------------------
 total faults                            248958
 test coverage                            78.69%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         961
     #basic_scan patterns                     1
     #fast_sequential patterns              960
 -----------------------------------------------
            CPU Usage Summary Report
 -----------------------------------------------
 Total CPU time                           47.80
 -----------------------------------------------
report_summaries
   Uncollapsed Transition Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     192525
   detected_by_simulation         DS    (135705)
   detected_by_implication        DI     (56820)
 Possibly detected                PT          0
 Undetectable                     UD       4289
   undetectable-tied              UT      (4200)
   undetectable-redundant         UR        (89)
 ATPG untestable                  AU      33578
   atpg_untestable-not_detected   AN     (33578)
 Not detected                     ND      18566
   not-controlled                 NC        (44)
   not-observed                   NO     (18522)
 -----------------------------------------------
 total faults                            248958
 test coverage                            78.69%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         961
     #basic_scan patterns                     1
     #fast_sequential patterns              960
 -----------------------------------------------
write_patterns ../outputs/${INTEL_DESIGN_NAME}.transition_atspeed.stil -format stil -last 5 -replace
 Patterns written reference 40 V statements, generating 5283 test cycles
 End writing file 'fdkex.transition_atspeed.stil' with 6 patterns, File_size = 827160, CPU_time = 0.0 sec.
foreach MODE {serial parallel} { 
  cd ../vcs_sim
  write_testbench 	-input  ../outputs/${INTEL_DESIGN_NAME}.transition_atspeed.stil 	-output ../vcs_sim/${INTEL_DESIGN_NAME}.transition_atspeed_${MODE} 	-replace 	-parameters "-v_file ../inputs/no_compression/${INTEL_DESIGN_NETLIST} -v_lib \"$env(INTEL_STDCELLS)/verilog/ln/${INTEL_LIB}_ln_udp.v,$env(INTEL_STDCELLS)/verilog/ln/${INTEL_LIB}_ln.v,$env(INTEL_STDCELLS)/verilog/nn/${INTEL_LIB}_nn_udp.v,$env(INTEL_STDCELLS)/verilog/nn/${INTEL_LIB}_nn.v,$env(INTEL_STDCELLS)/verilog/wn/${INTEL_LIB}_wn_udp.v,$env(INTEL_STDCELLS)/verilog/wn/${INTEL_LIB}_wn.v,../inputs/pll/pll_simulation_model.v\" -log ../logs/${INTEL_DESIGN_NAME}.transition_atspeed.${MODE}.tb.log -${MODE} -sim_script vcs -config_file ../inputs/config/${INTEL_DESIGN_NAME}.transition.config" 
}
 Executing 'stil2verilog'...
 Executing 'stil2verilog'...
#####STUCK AT FAULTS#####
#--------------------------------  
build -force
 Warning: Internal pattern set is now deleted. (M133)
 Warning: Current simulation model is now deleted. (M39)
read_netlist -delete
 Warning: All netlist and library module data are now deleted. (M41)
read_netlist -define INTCNOPWR $env(INTEL_STDCELLS)/verilog/ln/${INTEL_LIB}_ln_udp.v
 Begin reading netlist ( /p/fdk/fdk73/builds/stdcells/stdcell734_rc.0.0/verilog/ln/d04_ln_udp.v )...
 Warning: Rule N2 (unsupported construct) was violated 4 times.
 End parsing Verilog file /p/fdk/fdk73/builds/stdcells/stdcell734_rc.0.0/verilog/ln/d04_ln_udp.v with 0 errors.
 End reading netlist: #modules=3149, top=d04hhy2cld0c0, #lines=86333, CPU_time=0.32 sec, Memory=2MB
read_netlist -define INTCNOPWR $env(INTEL_STDCELLS)/verilog/nn/${INTEL_LIB}_nn_udp.v
 Begin reading netlist ( /p/fdk/fdk73/builds/stdcells/stdcell734_rc.0.0/verilog/nn/d04_nn_udp.v )...
 Warning: Rule N2 (unsupported construct) was violated 4 times.
 End parsing Verilog file /p/fdk/fdk73/builds/stdcells/stdcell734_rc.0.0/verilog/nn/d04_nn_udp.v with 0 errors.
 End reading netlist: #modules=3157, top=d04hhy2cnd0c0, #lines=86483, CPU_time=0.34 sec, Memory=2MB
read_netlist -define INTCNOPWR $env(INTEL_STDCELLS)/verilog/wn/${INTEL_LIB}_wn_udp.v
 Begin reading netlist ( /p/fdk/fdk73/builds/stdcells/stdcell734_rc.0.0/verilog/wn/d04_wn_udp.v )...
 Warning: Rule N2 (unsupported construct) was violated 4 times.
 End parsing Verilog file /p/fdk/fdk73/builds/stdcells/stdcell734_rc.0.0/verilog/wn/d04_wn_udp.v with 0 errors.
 End reading netlist: #modules=3137, top=d04hhy2cwd0c0, #lines=86081, CPU_time=0.32 sec, Memory=2MB
read_netlist ../inputs/pll/pll_dft_model.v
 Begin reading netlist ( ../inputs/pll/pll_dft_model.v )...
 End parsing Verilog file ../inputs/pll/pll_dft_model.v with 0 errors.
 End reading netlist: #modules=1, top=pll, #lines=15, CPU_time=0.00 sec, Memory=0MB
read_netlist ../inputs/no_compression/${INTEL_DESIGN_NETLIST}
 Begin reading netlist ( ../inputs/no_compression/fdkex.syn.vg )...
 End parsing Verilog file ../inputs/no_compression/fdkex.syn.vg with 0 errors.
 End reading netlist: #modules=14, top=fdkex, #lines=69787, CPU_time=0.32 sec, Memory=11MB
run_build_model $INTEL_DESIGN_NAME
 ------------------------------------------------------------------------------
 Begin build model for topcut = fdkex ...
 ------------------------------------------------------------------------------
 Begin flattening of 96007 instantiated modules, CPU_time=0.08 sec, Memory=7MB...
 Unused primitives eliminated: 14830, pins lost: 2
 Buffers eliminated: 214345, pins lost: 0
 Inverters eliminated: 281, pins lost: 0
 There were 229456 primitives and 2 faultable pins removed during model optimizations
 Fanout-free region identification completed: #regions=22754, CPU time=0.00 sec.
 Gate allocation completed: #primitives=70819, CPU_time=0.04 sec, freed=15MB
 Number common input primitives=1163
 Reorder_rank_list completed: CPU_time=0.00 sec
 Gate re-allocation completed: #blocks=1, CPU_time=0.02 sec, freed=4MB
 Ranking completed: #ranked_gates=55684, #feedback_paths=0, CPU time=0.02 sec.
 Warning: Rule B7 (undriven module output pin) was violated 4 times.
 Warning: Rule B8 (unconnected module input pin) was violated 3 times.
 Warning: Rule B9 (undriven module internal net) was violated 209 times.
 Warning: Rule B10 (unconnected module internal net) was violated 213 times.
 Warning: Rule N20 (underspecified UDP) was violated 16 times.
 Warning: Rule N21 (unsupported UDP entry) was violated 5 times.
 Build memory summary: peak=36MB, final=25MB, bytes/primitive=45
 Build memory usage: primitives=12.2%, instances=28.8%, globals=54.7%, others=4.3%
 End build model: #primitives=70819, CPU_time=0.74 sec, Memory=25MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 Begin common input learning...
 Learned DLAT/DFF equivalences: #equivalences=0, CPU time=0.00 sec.
 Learned relations: #equivalence=1305 (classes=280)
 Common input analysis completed: CPU time=0.04 sec.
 Begin ATPG equivalence analysis: #sim_passes=32, #max_test_passes=5000 ...
 Random simulation results: #pos_ties=62/7, #pos_equiv=22960 (#groups=10046), CPU time=0.10 sec
 ATPG equivalence learning completed: #ties=0, #equiv=89, #abort=0/1, CPU time=0.18 sec.
 Implication learning completed: #learned implications=17096, #learned_tied=0, CPU time=0.12 sec.
 Tied analysis completed: #tied_gates=1530, #blocked_gates=0/0, #blocked_inputs=0
 End learning analyses, total learning CPU time=0.36 sec.
 ------------------------------------------------------------------------------
drc -force
remove_pi_constraints -all
set_faults -model stuck
set_drc ../inputs/no_compression/${INTEL_DESIGN_NAME}.syn.spf 
run_drc -patternexec Internal_scan_occ_bypass
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin reading test protocol file ../inputs/no_compression/fdkex.syn.spf...
 Warning: Rule V14 (missing state) was violated 1 times.
 End parsing STIL file ../inputs/no_compression/fdkex.syn.spf with 0 errors.
 Test protocol file reading completed, CPU time=0.02 sec.
 ------------------------------------------------------------------------------
 Bus rules ATPG effort: #atpg_calls=0 (pass=0, fail=0, abort=0), #equiv_usages=0
 Begin simulating test protocol procedures...
 Nonscan cell constant value results: #constant0 = 0, #constant1 = 1
 Nonscan cell load value results    : #load0 = 0, #load1 = 1
 Test protocol simulation completed, CPU time=0.02 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Chain 1 successfully traced with 750 scan_cells.
 Chain 2 successfully traced with 750 scan_cells.
 Chain 3 successfully traced with 750 scan_cells.
 Chain 4 successfully traced with 750 scan_cells.
 Chain 5 successfully traced with 750 scan_cells.
 Chain 6 successfully traced with 750 scan_cells.
 Chain 7 successfully traced with 750 scan_cells.
 Chain 8 successfully traced with 750 scan_cells.
 Chain 9 successfully traced with 750 scan_cells.
 Chain 10 successfully traced with 750 scan_cells.
 Chain 11 successfully traced with 750 scan_cells.
 Chain 12 successfully traced with 750 scan_cells.
 Chain 13 successfully traced with 750 scan_cells.
 Chain 14 successfully traced with 750 scan_cells.
 Chain 15 successfully traced with 750 scan_cells.
 Chain 16 successfully traced with 750 scan_cells.
 Chain 17 successfully traced with 750 scan_cells.
 Chain 18 successfully traced with 750 scan_cells.
 Chain 19 successfully traced with 433 scan_cells.
 Scan cells successfully passed master_observe procedure audit.
 Warning: Rule S19 (nonscan cell disturb) was violated 1 times.
 Warning: Rule S22 (multiply clocked scan chain) was violated 1 times.
 Scan chain operation checking completed, CPU time=0.02 sec.
 ------------------------------------------------------------------------------
 Begin clock-gating analysis...
 856 ATPG controllable clock-gating cells were found
 Clock-gating analysis completed, CPU time=0.04 sec.
 ------------------------------------------------------------------------------
 Begin clock rules checking...
 Clocks successfully passed off-state check of scan cells.
 Scan DLAT stability results: #DLAT=20, #unstable=0, #scan_tlas=0.
 Scan DFF stability results: #DFF=13933, #unstable=0, #LE=13929, #TE=4.
 Nonscan DLAT stability results: #DLAT=858, #tied=1, #unstable=856, #stable=1.
 Nonscan DFF  stability results: #DFF=10, #tied=0, #unstable=0, #LE=1, #TE=9.
 Unstable cell clock rules checking completed, CPU time=0.00 sec.
 C26 rule completed, CPU time=0.00 sec.
 C39 rule completed for 1 nonlogical clocks, CPU time=0.00 sec.
 All clocks successfully passed capture ability check.
 Warning: Rule C3 (no latch transparency when clocks off) was violated 1 times.
 Clock rules ATPG effort: #atpg_calls=0 (0/0/0), #force_checks=0 (0), #equiv_usages=3762
 Clock rules checking completed, CPU time=0.02 sec.
 The following clocks were identified as groupable with clock clk (6).
    refclk (0)
 Clock grouping results: #pairs=2, #groups=1, #serial_pairs=0, #disturbed_pairs=0, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Multi-vector gate summary: #gates_conn_to_tla=905, #gates_conn_to_clock_po=0
 Nonscan cell summary: #DFF=10  #DLAT=858  #RAM_outs=0  tla_usage_type=hot_clock_tla
 Nonscan behavior:  #C1=1  #TLA=856  #LE=1  #TE=9  #LS=1
 Load disturbs   :  #C1=0  #TLA=856  #LE=1  #TE=0  #LS=0
 TLA behavior: #no_clock=0, #hot_clock=856, #X_clock=0
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=7(40000), observe=7(39991), detect=9(70286), CPU time=0.02 sec
 Constrain analysis completed: #constrain_gates=1634, #blocked_gates=73, #blocked_inputs=2699
 Fast-seq constrain analysis completed: #constrain_gates=1592, #blocked_gates=23, #blocked_inputs=83
 DRC dependent learning completed, CPU time=0.18 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 Warning: Rule V14 (missing state) was violated 1 times.
 Warning: Rule S19 (nonscan cell disturb) was violated 1 times.
 Warning: Rule S22 (multiply clocked scan chain) was violated 1 times.
 Warning: Rule C3 (no latch transparency when clocks off) was violated 1 times.
 There were 4 violations that occurred during DRC process.
 1 potential clock groups were identified.
 Design rules checking was successful, total CPU time=0.34 sec.
 ------------------------------------------------------------------------------
set_faults -summary verbose
add_faults -all
 344594 faults were added to fault list.
set_patterns -histogram_summary
set_atpg -abort 10
run_atpg -auto
 
 ***********************************************************
 *  NOTICE:  The following DRC violations were previously  *
 *  encountered. The presence of these violations is an    *
 *  indicator that it is possible that the ATPG patterns   *
 *  created during this process may fail in simulation.    *
 *                                                         *
 *  Rules:  N20                                            *
 ***********************************************************
 ATPG performed for stuck fault model using internal pattern source.
 ---------------------------------------------------------------------
 #patterns  #patterns     #faults     #ATPG faults  test      process
 simulated  eff/total  detect/active  red/au/abort  coverage  CPU time
 ---------  ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=221033, abort_limit=10...
 32          32    32  162754  58203         0/1/0    82.64%      1.76
 64          32    64   31212  26990         0/2/0    91.75%      2.54
 96          32    96   17440   9550         0/2/0    96.84%      3.10
 128         32   128    6343   3206         1/2/0    98.69%      3.42
 160         32   160    1265   1940         2/2/0    99.06%      3.62
 192         32   192     576   1358         2/4/0    99.23%      3.74
 224         32   224     326   1031         2/5/1    99.33%      3.82
 256         32   256     220    810         3/5/2    99.39%      3.88
 288         32   288     177    627         6/6/3    99.44%      3.94
 320         31   319     147    478         8/6/4    99.49%      4.00
 352         32   351     139    330        10/8/6    99.53%      4.06
 Local redundancy analysis results: #redundant_faults=14, CPU_time=0.00 sec
 384         32   383      99    205      10/12/10    99.56%      4.10
 416         31   414      78    126      10/13/10    99.59%      4.16
 Pattern merging terminated due to failure to achieve minimum merges per pass (10).
 448         32   446      70     55      10/14/10    99.61%      4.20
 463         15   461      24     21      12/18/17    99.62%      4.22
 Begin fast-seq ATPG: #uncollapsed_faults=123, abort_limit=10, depth=4...
 
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     341135
   detected_by_simulation         DS    (220870)
   detected_by_implication        DI    (120265)
 Possibly detected                PT          3
   not_analyzed-pos_detected      NP         (3)
 Undetectable                     UD       2140
   undetectable-tied              UT      (2100)
   undetectable-redundant         UR        (40)
 ATPG untestable                  AU       1294
   atpg_untestable-not_detected   AN      (1294)
 Not detected                     ND         22
   not-controlled                 NC         (1)
   not-observed                   NO        (21)
 -----------------------------------------------
 total faults                            344594
 test coverage                            99.62%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         461
     #basic_scan patterns                   461
 -----------------------------------------------
            CPU Usage Summary Report
 -----------------------------------------------
 Total CPU time                            4.40
 -----------------------------------------------
update_faults -reset_au
set_atpg -abort 20 -capture_cycles 4
run_atpg -auto
 
 ***********************************************************
 *  NOTICE:  The following DRC violations were previously  *
 *  encountered. The presence of these violations is an    *
 *  indicator that it is possible that the ATPG patterns   *
 *  created during this process may fail in simulation.    *
 *                                                         *
 *  Rules:  N20                                            *
 ***********************************************************
 ATPG performed for stuck fault model using internal pattern source.
 ---------------------------------------------------------------------
 #patterns  #patterns     #faults     #ATPG faults  test      process
 simulated  eff/total  detect/active  red/au/abort  coverage  CPU time
 ---------  ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=1319, abort_limit=20...
 0            0   461       0      4      0/1104/3    99.62%      0.42
 Begin fast-seq ATPG: #uncollapsed_faults=1319, abort_limit=20, depth=4...
 
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     341135
   detected_by_simulation         DS    (220870)
   detected_by_implication        DI    (120265)
 Possibly detected                PT          3
   not_analyzed-pos_detected      NP         (3)
 Undetectable                     UD       2140
   undetectable-tied              UT      (2100)
   undetectable-redundant         UR        (40)
 ATPG untestable                  AU       1311
   atpg_untestable-not_detected   AN      (1311)
 Not detected                     ND          5
   not-controlled                 NC         (1)
   not-observed                   NO         (4)
 -----------------------------------------------
 total faults                            344594
 test coverage                            99.62%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         461
     #basic_scan patterns                   461
 -----------------------------------------------
            CPU Usage Summary Report
 -----------------------------------------------
 Total CPU time                            0.48
 -----------------------------------------------
report_summaries
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     341135
   detected_by_simulation         DS    (220870)
   detected_by_implication        DI    (120265)
 Possibly detected                PT          3
   not_analyzed-pos_detected      NP         (3)
 Undetectable                     UD       2140
   undetectable-tied              UT      (2100)
   undetectable-redundant         UR        (40)
 ATPG untestable                  AU       1311
   atpg_untestable-not_detected   AN      (1311)
 Not detected                     ND          5
   not-controlled                 NC         (1)
   not-observed                   NO         (4)
 -----------------------------------------------
 total faults                            344594
 test coverage                            99.62%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         461
     #basic_scan patterns                   461
 -----------------------------------------------
write_patterns ../outputs/${INTEL_DESIGN_NAME}.stuckat_occ_bypass.stil -format stil -last 5 -replace
 Patterns written reference 22 V statements, generating 5265 test cycles
 End writing file 'fdkex.stuckat_occ_bypass.stil' with 6 patterns, File_size = 812578, CPU_time = 0.0 sec.
foreach MODE {serial parallel} { 
  cd ../vcs_sim
  write_testbench 	-input ../outputs/${INTEL_DESIGN_NAME}.stuckat_occ_bypass.stil 	-output ../vcs_sim/${INTEL_DESIGN_NAME}.stuckat_occ_bypass_${MODE} 	-replace 	-parameters "-v_file ../inputs/no_compression/${INTEL_DESIGN_NETLIST} -v_lib \"$env(INTEL_STDCELLS)/verilog/ln/${INTEL_LIB}_ln_udp.v,$env(INTEL_STDCELLS)/verilog/ln/${INTEL_LIB}_ln.v,$env(INTEL_STDCELLS)/verilog/nn/${INTEL_LIB}_nn_udp.v,$env(INTEL_STDCELLS)/verilog/nn/${INTEL_LIB}_nn.v,$env(INTEL_STDCELLS)/verilog/wn/${INTEL_LIB}_wn_udp.v,$env(INTEL_STDCELLS)/verilog/wn/${INTEL_LIB}_wn.v,../inputs/pll/pll_simulation_model.v\" -log ../logs/${INTEL_DESIGN_NAME}.stuckat_occ_bypass.${MODE}.tb.log -${MODE} -sim_script vcs -config_file ../inputs/config/${INTEL_DESIGN_NAME}.stuckat.config"
}
 Executing 'stil2verilog'...
 Executing 'stil2verilog'...
exit
