ISim log file
Running: D:\- Computer Engineering\- Other Subjects\Other stuff\School\3. Yil\1. Donem\Bot lab - VHSIC HDL\4- VHDL Programs\lablar\4. lab\lab4\nbitadder_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/nbitadder_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# put a 1010
# put b 0011
# put m 1
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# put a 1010
# put b 0011
# put m 0
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# put a 1010
# put b 0011
# put m 1
# run
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# put a 1010
# run
# put b 0011 run
# run
# put m 1 run
# run
# step
# restart
# put a 1010
# put b 0011
# put m 1
# step
Simulator is doing circuit initialization process.
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 45
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 46
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 47
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 48
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 16
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 17
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 16
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 17
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 16
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 17
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 16
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 17
# step
Finished circuit initialization process.
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 16
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 17
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 16
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 17
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 16
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 17
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 16
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 17
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 16
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 17
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 16
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 17
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 16
# step
Stopped at time : 0 fs : File "D:/- Computer Engineering/- Other Subjects/Other stuff/School/3. Yil/1. Donem/Bot lab - VHSIC HDL/4- VHDL Programs/lablar/4. lab/lab4/lab4.vhd" Line 17
# step
# step
# step
# step
# step
# step
# restart
