Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date              : Mon Apr  4 15:18:14 2022
| Host              : EUL10-797V3J3 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ../reports/post_synth_timing_summary.rpt
| Design            : aes_engine_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1049)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (816)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1049)
---------------------------
 There are 1049 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport0_o[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (816)
--------------------------------------------------
 There are 816 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.656      -68.919                    470                12212       -0.045      -22.383                    818                12212        0.708        0.000                       0                  4752  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK/inst/clk_in1      {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
board_clk             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK/inst/clk_in1                                                                                                                                                        1.600        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.656      -68.919                    470                12212       -0.045      -22.383                    818                12212        0.708        0.000                       0                  4751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK/inst/clk_in1
  To Clock:  CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         8.000       6.929                CLK/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       8.000       92.000               CLK/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600                CLK/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600                CLK/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          470  Failing Endpoints,  Worst Slack       -0.656ns,  Total Violation      -68.919ns
Hold  :          818  Failing Endpoints,  Worst Slack       -0.045ns,  Total Violation      -22.383ns
PW    :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 u_top/u_key_expansion/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_top/u_key_expansion/gen_128[9].g_function_input_128_reg[8]_rep/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.221ns (47.547%)  route 1.347ns (52.453%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 6.972 - 2.500 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         IBUFCTRL                     0.000     0.000 r  CLK_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.648     1.648    CLK/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     1.521 r  CLK/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.719    CLK/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.747 r  CLK/inst/clkout1_buf/O
                         net (fo=4750, unplaced)      2.584     4.331    u_top/u_key_expansion/i_clk
                         RAMB18E2                                     r  u_top/u_key_expansion/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.932     5.263 r  u_top/u_key_expansion/sel__1/DOUTADOUT[0]
                         net (fo=23, unplaced)        0.256     5.519    u_top/u_key_expansion/sel__1_n_47
                         LUT6 (Prop_LUT6_I0_O)        0.149     5.668 r  u_top/u_key_expansion/o_expanded_key[7][96]_INST_0_i_1/O
                         net (fo=16, unplaced)        0.269     5.937    u_top/u_key_expansion/o_expanded_key[7][96]_INST_0_i_1_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.972 r  u_top/u_key_expansion/o_expanded_key[10][96]_INST_0_i_5/O
                         net (fo=2, unplaced)         0.225     6.197    u_top/u_key_expansion/o_expanded_key[10][96]_INST_0_i_5_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.035     6.232 r  u_top/u_key_expansion/o_expanded_key[10][96]_INST_0_i_1/O
                         net (fo=6, unplaced)         0.247     6.479    u_top/u_key_expansion/p_56_in[0]
                         LUT6 (Prop_LUT6_I3_O)        0.035     6.514 r  u_top/u_key_expansion/o_expanded_key[11][96]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.231     6.745    u_top/u_key_expansion/o_expanded_key[11][96]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.035     6.780 r  u_top/u_key_expansion/gen_128[9].g_function_input_128_reg[8]_rep_i_16/O
                         net (fo=1, unplaced)         0.119     6.899    u_top/u_key_expansion/gen_128[9].g_function_input_128_reg[8]_rep_i_16_n_0
                         RAMB18E2                                     r  u_top/u_key_expansion/gen_128[9].g_function_input_128_reg[8]_rep/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
                         IBUFCTRL                     0.000     2.500 r  CLK_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.202     3.702    CLK/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     4.332 r  CLK/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.177     4.509    CLK/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.533 r  CLK/inst/clkout1_buf/O
                         net (fo=4750, unplaced)      2.439     6.972    u_top/u_key_expansion/i_clk
                         RAMB18E2                                     r  u_top/u_key_expansion/gen_128[9].g_function_input_128_reg[8]_rep/CLKBWRCLK
                         clock pessimism             -0.286     6.686    
                         clock uncertainty           -0.081     6.605    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.362     6.243    u_top/u_key_expansion/gen_128[9].g_function_input_128_reg[8]_rep
  -------------------------------------------------------------------
                         required time                          6.243    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 -0.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.045ns  (arrival time - required time)
  Source:                 u_top/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         IBUFCTRL                     0.000     0.000 r  CLK_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.834     0.834    CLK/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.064 r  CLK/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.182    CLK/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.199 r  CLK/inst/clkout1_buf/O
                         net (fo=4750, unplaced)      1.114     2.313    u_top/i_clk
                         FDRE                                         r  u_top/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.352 r  u_top/addra_reg[5]/Q
                         net (fo=8, unplaced)         0.067     2.419    u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ADDRA[5]
                         RAMB18E2                                     r  u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         IBUFCTRL                     0.000     0.000 r  CLK_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         1.082     1.082    CLK/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  CLK/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.133     0.920    CLK/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.939 r  CLK/inst/clkout1_buf/O
                         net (fo=4750, unplaced)      1.259     2.198    u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CLKA
                         RAMB18E2                                     r  u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260     2.458    
                         RAMB18E2 (Hold_RAMB18E2_CLKARDCLK_ADDRARDADDR[9])
                                                      0.006     2.464    u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                 -0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { CLK/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         2.500       1.145                u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.250       0.708                u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.250       0.708                u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK



