# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v failed with 4 errors.
# Compile of UnidadControl.v was successful.
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
# Compile of DPTR.v failed with 2 errors.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 14:56:01 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Error: (vsim-3063) Port 'AluOp' not found in the connected module (2nd connection).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/AC File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
# Error loading design
# End time: 14:56:01 on Apr 28,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 21
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 14:59:35 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Error: (vsim-3063) Port 'AluOp' not found in the connected module (2nd connection).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/AC File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
# Error loading design
# End time: 14:59:35 on Apr 28,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 15:02:05 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
add wave -position insertpoint  \
sim:/DPTR_TB/ITR_TB \
sim:/DPTR_TB/TR_ZF_TB
run -all
# ** Note: $stop    : C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v(89)
#    Time: 1 us  Iteration: 0  Instance: /DPTR_TB
# Break in Module DPTR_TB at C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v line 89
quit -sim
# End time: 15:06:57 on Apr 28,2024, Elapsed time: 0:04:52
# Errors: 0, Warnings: 3
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 15:07:06 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
add wave -position insertpoint  \
sim:/DPTR_TB/ITR_TB \
sim:/DPTR_TB/TR_ZF_TB
run -continue
run -all
# ** Note: $stop    : C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v(89)
#    Time: 1 us  Iteration: 0  Instance: /DPTR_TB
# Break in Module DPTR_TB at C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v line 89
quit -sim
# End time: 15:09:25 on Apr 28,2024, Elapsed time: 0:02:19
# Errors: 0, Warnings: 3
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 15:09:34 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
add wave -position insertpoint  \
sim:/DPTR_TB/ITR_TB \
sim:/DPTR_TB/TR_ZF_TB
run
run -all
# ** Note: $stop    : C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v(89)
#    Time: 1 us  Iteration: 0  Instance: /DPTR_TB
# Break in Module DPTR_TB at C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v line 89
quit -sim
# End time: 15:12:11 on Apr 28,2024, Elapsed time: 0:02:37
# Errors: 0, Warnings: 3
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 15:13:09 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
add wave -position insertpoint  \
sim:/DPTR_TB/ITR_TB \
sim:/DPTR_TB/TR_ZF_TB
run -all
# ** Note: $stop    : C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v(89)
#    Time: 1 us  Iteration: 0  Instance: /DPTR_TB
# Break in Module DPTR_TB at C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v line 89
quit -sim
# End time: 15:13:36 on Apr 28,2024, Elapsed time: 0:00:27
# Errors: 0, Warnings: 3
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 15:14:31 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
add wave -position insertpoint  \
sim:/DPTR_TB/ITR_TB \
sim:/DPTR_TB/TR_ZF_TB
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v(89)
#    Time: 1 us  Iteration: 0  Instance: /DPTR_TB
# Break in Module DPTR_TB at C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v line 89
quit -sim
# End time: 15:16:43 on Apr 28,2024, Elapsed time: 0:02:12
# Errors: 0, Warnings: 5
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 15:16:50 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
add wave -position insertpoint  \
sim:/DPTR_TB/ITR_TB \
sim:/DPTR_TB/TR_ZF_TB
run -all
# ** Note: $stop    : C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v(89)
#    Time: 1 us  Iteration: 0  Instance: /DPTR_TB
# Break in Module DPTR_TB at C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v line 89
quit -sim
# End time: 15:22:00 on Apr 28,2024, Elapsed time: 0:05:10
# Errors: 0, Warnings: 3
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 15:22:08 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
add wave -position insertpoint  \
sim:/DPTR_TB/ITR_TB \
sim:/DPTR_TB/TR_ZF_TB
run -all
# ** Note: $stop    : C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v(89)
#    Time: 1 us  Iteration: 0  Instance: /DPTR_TB
# Break in Module DPTR_TB at C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v line 89
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
run
run
run
run
run
run
run
run
run
run
# ** Note: $stop    : C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v(89)
#    Time: 1 us  Iteration: 0  Instance: /DPTR_TB
# Break in Module DPTR_TB at C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v line 89
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
run
quit -sim
# End time: 16:56:39 on Apr 28,2024, Elapsed time: 1:34:31
# Errors: 0, Warnings: 2
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 16:57:29 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
run
run -all
# ** Note: $stop    : C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v(89)
#    Time: 1 us  Iteration: 0  Instance: /DPTR_TB
# Break in Module DPTR_TB at C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v line 89
quit -sim
# End time: 17:00:27 on Apr 28,2024, Elapsed time: 0:02:58
# Errors: 0, Warnings: 4
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 17:00:38 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
quit -sim
# End time: 17:01:40 on Apr 28,2024, Elapsed time: 0:01:02
# Errors: 0, Warnings: 3
# Load canceled
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 17:01:55 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
add wave -position insertpoint  \
sim:/DPTR_TB/ITR_TB \
sim:/DPTR_TB/TR_ZF_TB
run -all
# ** Note: $stop    : C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v(89)
#    Time: 1 us  Iteration: 0  Instance: /DPTR_TB
# Break in Module DPTR_TB at C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v line 89
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
run
run
run
run
run
run
quit -sim
# End time: 17:08:20 on Apr 28,2024, Elapsed time: 0:06:25
# Errors: 0, Warnings: 2
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 17:08:29 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
run -next
run -next
run -next
run -next
run -next 
run -next 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
run -next
run -next
quit -sim
# End time: 17:52:51 on Apr 28,2024, Elapsed time: 0:44:22
# Errors: 0, Warnings: 2
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 17:53:01 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
run -next
quit -sim
# End time: 17:56:28 on Apr 28,2024, Elapsed time: 0:03:27
# Errors: 0, Warnings: 3
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 17:56:36 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
add wave -position insertpoint  \
sim:/DPTR_TB/ITR_TB \
sim:/DPTR_TB/TR_ZF_TB
run -next
run -next
run -next
run -next
quit -sim
# End time: 18:00:39 on Apr 28,2024, Elapsed time: 0:04:03
# Errors: 0, Warnings: 3
# Compile of DPTR.v was successful.
# Compile of RAM.v was successful.
# Compile of ALU.v was successful.
# Compile of BancoReg.v was successful.
# Compile of Mux2a1.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of UnidadControl.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DPTR_TB
# vsim -gui work.DPTR_TB 
# Start time: 18:00:49 on Apr 28,2024
# Loading work.DPTR_TB
# Loading work.DPTR
# Loading work.UnidadControl
# Loading work.Registros
# Loading work.ALU
# Loading work.AluControl
# Loading work.Ram
# Loading work.Mux2a1
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'Dir'. The port definition is at: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/RAM.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /DPTR_TB/DUV/MEM File: C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v Line: 45
add wave -position insertpoint  \
sim:/DPTR_TB/ITR_TB \
sim:/DPTR_TB/TR_ZF_TB
run -continue
run -continue
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
# ** Note: $stop    : C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v(89)
#    Time: 1 us  Iteration: 0  Instance: /DPTR_TB
# Break in Module DPTR_TB at C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 1 Avances Verilog/DPTR.v line 89
# End time: 18:22:38 on Apr 28,2024, Elapsed time: 0:21:49
# Errors: 0, Warnings: 3
