{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700194808625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700194808625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 12:20:08 2023 " "Processing started: Fri Nov 17 12:20:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700194808625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700194808625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week8HW -c week8HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off week8HW -c week8HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700194808625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700194808945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700194808945 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CNT_MAX task1_2/my_key_fre_div.v 2 button_detection.v(4) " "Verilog HDL macro warning at button_detection.v(4): overriding existing definition for macro \"CNT_MAX\", which was defined in \"task1_2/my_key_fre_div.v\", line 2" {  } { { "task1_2/button_detection.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/button_detection.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1700194814881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_2/task1_2_top.v 4 4 " "Found 4 design units, including 4 entities, in source file task1_2/task1_2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_key_seg1 " "Found entity 1: my_key_seg1" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700194814881 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_key_fre_div " "Found entity 2: my_key_fre_div" {  } { { "task1_2/my_key_fre_div.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_fre_div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700194814881 ""} { "Info" "ISGN_ENTITY_NAME" "3 button_detection " "Found entity 3: button_detection" {  } { { "task1_2/button_detection.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/button_detection.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700194814881 ""} { "Info" "ISGN_ENTITY_NAME" "4 task1_2_top " "Found entity 4: task1_2_top" {  } { { "task1_2/task1_2_top.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/task1_2_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700194814881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700194814881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1_2_top " "Elaborating entity \"task1_2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700194814943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_key_fre_div my_key_fre_div:uut_fre_div " "Elaborating entity \"my_key_fre_div\" for hierarchy \"my_key_fre_div:uut_fre_div\"" {  } { { "task1_2/task1_2_top.v" "uut_fre_div" { Text "G:/software/FPGA/workplace/week8/task1_2/task1_2_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700194814943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_detection button_detection:uut_button_detection " "Elaborating entity \"button_detection\" for hierarchy \"button_detection:uut_button_detection\"" {  } { { "task1_2/task1_2_top.v" "uut_button_detection" { Text "G:/software/FPGA/workplace/week8/task1_2/task1_2_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700194814951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_key_seg1 my_key_seg1:uut_my_key_seg " "Elaborating entity \"my_key_seg1\" for hierarchy \"my_key_seg1:uut_my_key_seg\"" {  } { { "task1_2/task1_2_top.v" "uut_my_key_seg" { Text "G:/software/FPGA/workplace/week8/task1_2/task1_2_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700194814955 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result my_key_seg1.v(187) " "Verilog HDL or VHDL warning at my_key_seg1.v(187): object \"result\" assigned a value but never read" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700194814959 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 my_key_seg1.v(99) " "Verilog HDL assignment warning at my_key_seg1.v(99): truncated value with size 32 to match size of target (1)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700194814959 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 my_key_seg1.v(103) " "Verilog HDL assignment warning at my_key_seg1.v(103): truncated value with size 32 to match size of target (1)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700194814959 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 my_key_seg1.v(113) " "Verilog HDL assignment warning at my_key_seg1.v(113): truncated value with size 32 to match size of target (1)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700194814959 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 my_key_seg1.v(118) " "Verilog HDL assignment warning at my_key_seg1.v(118): truncated value with size 32 to match size of target (1)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700194814959 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 my_key_seg1.v(139) " "Verilog HDL assignment warning at my_key_seg1.v(139): truncated value with size 32 to match size of target (1)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700194814959 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "my_key_seg1.v(209) " "Verilog HDL Case Statement warning at my_key_seg1.v(209): case item expression never matches the case expression" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 209 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1700194814959 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "my_key_seg1.v(214) " "Verilog HDL Case Statement warning at my_key_seg1.v(214): case item expression never matches the case expression" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 214 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1700194814959 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_flag my_key_seg1.v(189) " "Verilog HDL Always Construct warning at my_key_seg1.v(189): inferring latch(es) for variable \"sel_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700194814959 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_flag my_key_seg1.v(198) " "Inferred latch for \"sel_flag\" at my_key_seg1.v(198)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700194814963 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "task1_2/button_detection.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/button_detection.v" 33 -1 0 } } { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 62 -1 0 } } { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 26 -1 0 } } { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 239 -1 0 } } { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700194815414 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700194815414 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "task1_2/task1_2_top.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/task1_2_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700194815458 "|task1_2_top|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700194815458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700194815514 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700194815787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700194815902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700194815902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "262 " "Implemented 262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700194815934 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700194815934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "234 " "Implemented 234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700194815934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700194815934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700194815947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 12:20:15 2023 " "Processing ended: Fri Nov 17 12:20:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700194815947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700194815947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700194815947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700194815947 ""}
