- 👋 Hi, I’m @Penchal9959
- 👀 I’m interested in VLSI Frontend( Design and Verification)
- 🌱 I’m currently learning verilog and systemverilog
- 💞️ I’m looking to collaborate on designing or design verification projects
- 📫 How to reach me on penchalanarasaiah.77@gmail.com

<!---
Penchal9959/Penchal9959 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
