// Seed: 3872658158
module module_0;
  logic id_1;
  logic id_2;
  localparam id_3 = 1'b0;
  genvar id_4;
  logic id_5;
  ;
  assign module_2.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd38
) (
    output tri1 id_0,
    output uwire id_1,
    input supply1 id_2
);
  localparam id_4 = 1;
  module_0 modCall_1 ();
  wire [1 : 1  ==  id_4] \id_5 ;
endmodule
module module_2 (
    output tri0 id_0,
    output wor  id_1,
    output wor  id_2,
    output tri1 id_3,
    output tri  id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
