// Seed: 1136831508
`define pp_18 0
`define pp_19 0
`timescale 1ps / 1 ps
`define pp_20 0
`define pp_21 0
`define pp_22 0
`define pp_23 0
`timescale 1 ps / 1 ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4
    , id_18,
    input logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    output logic id_10,
    inout id_11
    , id_19,
    output id_12,
    input id_13,
    input id_14,
    output id_15,
    input logic id_16,
    output logic id_17
);
  type_28(
      1, 1'h0, 1, 1
  );
  always @(posedge 1'b0 or posedge id_5 + id_3) id_15 <= id_0;
  assign id_1 = id_18;
  logic id_20;
endmodule
