families:
  L55x_L56x:
    ref_manual:
      name: RM0438
      url: https://www.st.com/resource/en/reference_manual/rm0438-stm32l552xx-and-stm32l562xx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf
    chips:
    - STM32L552
    - STM32L562
blocks:
  ADC:
    from: STM32L552.ADC1
    instances: [ADC1, ADC2]
  ADC_Common:
    from: STM32L552.ADC_Common
    instances: [ADC_Common]
  AES:
    from: STM32L562.AES
    instances: [AES]
    interrupts:
      AES: INTR
  AdvCtrlTimer:
    from: STM32L552.TIM1
    instances: [TIM1, TIM8]
    interrupts:
      TIM1_BRK: BRK
      TIM1_UP: UP
      TIM1_TRG_COM: TRG_COM
      TIM1_CC: CC
  BasicTimer:
    from: STM32L552.TIM6
    instances: [TIM6, TIM7]
    interrupts:
      TIM6: INTR
  COMP:
    from: STM32L552.COMP
    instances: [COMP]
    transforms:
      - {type: renameRegisters, pattern: '^COMP\d+_', replacement: ''}
    interrupts:
      COMP: INTR
  CRC:
    from: STM32L552.CRC
    instances: [CRC]
  CRS:
    from: STM32L552.CRS
    instances: [CRS]
    interrupts:
      CRS: INTR
  DAC:
    from: STM32L552.DAC
    instances: [DAC]
    interrupts:
      DAC: INTR
  DBGMCU:
    from: STM32L552.DBGMCU
    instances: [DBGMCU]
  DFSDM:
    from: STM32L552.DFSDM1
    instances: [DFSDM1]
    interrupts:
      DFSDM1_FLT0: FLT0
      DFSDM1_FLT1: FLT1
      DFSDM1_FLT2: FLT2
      DFSDM1_FLT3: FLT3
  DMA:
    from: STM32L552.DMA1
    instances: [DMA1, DMA2]
    interrupts:
      DMA1_Channel1: Channel1
      DMA1_Channel2: Channel2
      DMA1_Channel3: Channel3
      DMA1_Channel4: Channel4
      DMA1_Channel5: Channel5
      DMA1_Channel6: Channel6
      DMA1_Channel7: Channel7
      DMA1_Channel8: Channel8
  DMAMUX:
    from: STM32L552.DMAMUX1
    instances: [DMAMUX1]
    interrupts:
      DMAMUX1_OVR: OVR
      DMAMUX1_OVR_S: OVR_S
  EXTI:
    from: STM32L552.EXTI
    instances: [EXTI]
    interrupts:
      PVD_PVM: PVD_PVM
      EXTI0: INTR0
      EXTI1: INTR1
      EXTI2: INTR2
      EXTI3: INTR3
      EXTI4: INTR4
      EXTI5: INTR5
      EXTI6: INTR6
      EXTI7: INTR7
      EXTI8: INTR8
      EXTI9: INTR9
      EXTI10: INTR10
      EXTI11: INTR11
      EXTI12: INTR12
      EXTI13: INTR13
      EXTI14: INTR14
      EXTI15: INTR15
  FDCAN:
    from: STM32L552.FDCAN1
    instances: [FDCAN1]
    interrupts:
      FDCAN1_IT0: IT0
      FDCAN1_IT1: IT1
  FMC:
    from: STM32L552.FMC
    instances: [FMC]
    interrupts:
      FMC: INTR
  Flash:
    from: STM32L552.FLASH
    instances: [FLASH]
    interrupts:
      FLASH: INTR
      FLASH_S: S
  GPIO:
    from: STM32L552.GPIOC
    instances: [GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH]
  GpTimer:
    from: STM32L552.TIM2
    instances: [TIM15, TIM16, TIM17, TIM2, TIM3, TIM4, TIM5]
    interrupts:
      TIM15: INTR
    params:
      width:
        type: int
        default: 16
        description: Counter width in bits
      channels:
        type: int
        default: 4
        description: Number of capture/compare channels
  HASH:
    from: STM32L552.HASH
    instances: [HASH]
    interrupts:
      HASH: INTR
  I2C:
    from: STM32L552.I2C1
    instances: [I2C1, I2C2, I2C3, I2C4]
    interrupts:
      I2C1_EV: EV
      I2C1_ER: ER
  IWDG:
    from: STM32L552.IWDG
    instances: [IWDG]
  LPTIM:
    from: STM32L552.LPTIM1
    instances: [LPTIM1, LPTIM2, LPTIM3]
    interrupts:
      LPTIM1: INTR
      LPTIM2: INTR2
  LPUART:
    from: STM32L552.LPUART1
    instances: [LPUART1]
    interrupts:
      LPUART1: INTR
  OCTOSPI:
    from: STM32L552.OCTOSPI1
    instances: [OCTOSPI1]
    interrupts:
      OCTOSPI1: INTR
  OPAMP:
    from: STM32L552.OPAMP
    instances: [OPAMP]
    transforms:
      - {type: renameRegisters, pattern: '^OPAMP\d+_', replacement: ''}
  OTFDEC:
    from: STM32L562.OTFDEC1
    instances: [OTFDEC1]
    interrupts:
      OTFDEC1: INTR
  PKA:
    from: STM32L562.PKA
    instances: [PKA]
    interrupts:
      PKA: INTR
  PWR:
    from: STM32L552.PWR
    instances: [PWR]
  RCC:
    from: STM32L552.RCC
    instances: [RCC]
    interrupts:
      RCC: INTR
      RCC_S: S
  RNG:
    from: STM32L552.RNG
    instances: [RNG]
    interrupts:
      RNG: INTR
  RTC:
    from: STM32L552.RTC
    instances: [RTC]
    interrupts:
      RTC: INTR
      RTC_S: S
  SAI:
    from: STM32L552.SAI1
    instances: [SAI1, SAI2]
    interrupts:
      SAI1: INTR
  SDMMC:
    from: STM32L552.SDMMC1
    instances: [SDMMC1]
    interrupts:
      SDMMC1: INTR
  SPI:
    from: STM32L552.SPI1
    instances: [SPI1, SPI2, SPI3]
    interrupts:
      SPI1: INTR
  SYSCFG:
    from: STM32L552.SYSCFG
    instances: [SYSCFG]
  TAMP:
    from: STM32L552.TAMP
    instances: [TAMP]
  TSC:
    from: STM32L552.TSC
    instances: [TSC]
    interrupts:
      TSC: INTR
  UCPD:
    from: STM32L552.UCPD1
    instances: [UCPD1]
    interrupts:
      UCPD1: INTR
  USART:
    from: STM32L552.UART4
    instances: [UART4, UART5, USART1, USART2, USART3]
    interrupts:
      UART4: INTR
    params:
      has_synchronous:
        type: bool
        default: true
        description: Synchronous mode support (CLKEN, CPOL, CPHA, LBCL)
      has_smartcard:
        type: bool
        default: true
        description: Smartcard mode support (SCEN, NACK, SCARCNT)
  USB:
    from: STM32L552.USB
    instances: [USB]
    interrupts:
      USB_FS: INTR
  VREFBUF:
    from: STM32L552.VREFBUF
    instances: [VREFBUF]
  WWDG:
    from: STM32L552.WWDG
    instances: [WWDG]
    interrupts:
      WWDG: INTR
chip_params:
  _all:
    UART4: {has_synchronous: false, has_smartcard: false}
    UART5: {has_synchronous: false, has_smartcard: false}
    TIM2: {width: 32}
    TIM5: {width: 32}
    TIM15: {channels: 2}
    TIM16: {channels: 1}
    TIM17: {channels: 1}
