<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>enum  nvme_register_offsets  -  controller registers for all transports. This is the layout of BAR0/1 for</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/libnvme-dev">libnvme-dev_1.14-1_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       enum  nvme_register_offsets  -  controller registers for all transports. This is the layout of BAR0/1 for
       PCIe, and properties for fabrics.

</pre><h4><b>SYNOPSIS</b></h4><pre>
       enum nvme_register_offsets {
           <b>NVME_REG_CAP</b> ,
           <b>NVME_REG_VS</b> ,
           <b>NVME_REG_INTMS</b> ,
           <b>NVME_REG_INTMC</b> ,
           <b>NVME_REG_CC</b> ,
           <b>NVME_REG_CSTS</b> ,
           <b>NVME_REG_NSSR</b> ,
           <b>NVME_REG_AQA</b> ,
           <b>NVME_REG_ASQ</b> ,
           <b>NVME_REG_ACQ</b> ,
           <b>NVME_REG_CMBLOC</b> ,
           <b>NVME_REG_CMBSZ</b> ,
           <b>NVME_REG_BPINFO</b> ,
           <b>NVME_REG_BPRSEL</b> ,
           <b>NVME_REG_BPMBL</b> ,
           <b>NVME_REG_CMBMSC</b> ,
           <b>NVME_REG_CMBSTS</b> ,
           <b>NVME_REG_CMBEBS</b> ,
           <b>NVME_REG_CMBSWTP</b> ,
           <b>NVME_REG_NSSD</b> ,
           <b>NVME_REG_CRTO</b> ,
           <b>NVME_REG_PMRCAP</b> ,
           <b>NVME_REG_PMRCTL</b> ,
           <b>NVME_REG_PMRSTS</b> ,
           <b>NVME_REG_PMREBS</b> ,
           <b>NVME_REG_PMRSWTP</b> ,
           <b>NVME_REG_PMRMSCL</b> ,
           <b>NVME_REG_PMRMSCU</b>

       };

</pre><h4><b>Constants</b></h4><pre>
       NVME_REG_CAP
                   Controller Capabilities

       NVME_REG_VS Version

       NVME_REG_INTMS
                   Interrupt Mask Set

       NVME_REG_INTMC
                   Interrupt Mask Clear

       NVME_REG_CC Controller Configuration

       NVME_REG_CSTS
                   Controller Status

       NVME_REG_NSSR
                   NVM Subsystem Reset

       NVME_REG_AQA
                   Admin Queue Attributes

       NVME_REG_ASQ
                   Admin SQ Base Address

       NVME_REG_ACQ
                   Admin CQ Base Address

       NVME_REG_CMBLOC
                   Controller Memory Buffer Location

       NVME_REG_CMBSZ
                   Controller Memory Buffer Size

       NVME_REG_BPINFO
                   Boot Partition Information

       NVME_REG_BPRSEL
                   Boot Partition Read Select

       NVME_REG_BPMBL
                   Boot Partition Memory Buffer Location

       NVME_REG_CMBMSC
                   Controller Memory Buffer Memory Space Control

       NVME_REG_CMBSTS
                   Controller Memory Buffer Status

       NVME_REG_CMBEBS
                   Controller Memory Buffer Elasticity Buffer Size

       NVME_REG_CMBSWTP
                   Controller Memory Buffer Sustained Write Throughput

       NVME_REG_NSSD
                   NVM Subsystem Shutdown

       NVME_REG_CRTO
                   Controller Ready Timeouts

       NVME_REG_PMRCAP
                   Persistent Memory Capabilities

       NVME_REG_PMRCTL
                   Persistent Memory Region Control

       NVME_REG_PMRSTS
                   Persistent Memory Region Status

       NVME_REG_PMREBS
                   Persistent Memory Region Elasticity Buffer Size

       NVME_REG_PMRSWTP
                   Memory Region Sustained Write Throughput

       NVME_REG_PMRMSCL
                   Persistent Memory Region Controller Memory Space Control Lower

       NVME_REG_PMRMSCU
                   Persistent Memory Region Controller Memory Space Control Upper

May 2025                                   enum nvme_register_offsets                                 <u><a href="../man2/libnvme.2.html">libnvme</a></u>(2)
</pre>
 </div>
</div></section>
</div>
</body>
</html>