// Generated by CIRCT unknown git version
module aq_fadd_double_round(	// file.cleaned.mlir:2:3
  input         ex2_act_s,	// file.cleaned.mlir:2:38
  input  [53:0] ex2_adder_sub_r,	// file.cleaned.mlir:2:58
  input  [8:0]  ex2_bhalf0_sub000xx_rslt,	// file.cleaned.mlir:2:85
  input         ex2_both_dn_no_widden,	// file.cleaned.mlir:2:120
  input  [56:0] ex2_double_add_inc1_r,	// file.cleaned.mlir:2:152
                ex2_double_add_inc2_r,	// file.cleaned.mlir:2:185
                ex2_double_add_r,	// file.cleaned.mlir:2:218
  input  [53:0] ex2_double_sub000xx_rslt,	// file.cleaned.mlir:2:246
  input  [56:0] ex2_double_sub_inc1_r,	// file.cleaned.mlir:2:282
                ex2_double_sub_inc2_r,	// file.cleaned.mlir:2:315
                ex2_double_sub_r,	// file.cleaned.mlir:2:348
  input  [11:0] ex2_half0_sub000xx_rslt,	// file.cleaned.mlir:2:376
  input         ex2_r_add01xxx,	// file.cleaned.mlir:2:411
                ex2_r_add1xxxx,	// file.cleaned.mlir:2:436
                ex2_r_sel000xx,	// file.cleaned.mlir:2:461
                ex2_r_sub000xx,	// file.cleaned.mlir:2:486
                ex2_r_sub001xx,	// file.cleaned.mlir:2:511
                ex2_r_sub01xxx,	// file.cleaned.mlir:2:536
                ex2_rdn,	// file.cleaned.mlir:2:561
                ex2_rmm,	// file.cleaned.mlir:2:579
                ex2_rne,	// file.cleaned.mlir:2:597
                ex2_rtz,	// file.cleaned.mlir:2:615
                ex2_rup,	// file.cleaned.mlir:2:633
  input  [24:0] ex2_single0_sub000xx_rslt,	// file.cleaned.mlir:2:651
  input         ex2_special_value_vld,	// file.cleaned.mlir:2:688
  output [8:0]  ex2_bhalf0_addsub_rslt,	// file.cleaned.mlir:2:721
  output [53:0] ex2_double_addsub_rslt,	// file.cleaned.mlir:2:754
  output [11:0] ex2_half0_addsub_rslt,	// file.cleaned.mlir:2:788
  output        ex2_nx,	// file.cleaned.mlir:2:821
  output [24:0] ex2_single0_addsub_rslt	// file.cleaned.mlir:2:838
);

  wire        ex2_add1xxxx_round_s = ex2_double_add_r[1] | ex2_double_add_r[0];	// file.cleaned.mlir:9:10, :10:10, :11:10
  wire        ex2_add1xxxx_round_l = ex2_r_add1xxxx & ex2_double_add_r[4];	// file.cleaned.mlir:12:10, :13:10
  wire        ex2_sub001xx_round_l = ex2_r_sub001xx & ex2_double_sub_r[2];	// file.cleaned.mlir:7:10, :14:11
  wire        ex2_add01xxx_round_l = ex2_r_add01xxx & ex2_double_add_r[3];	// file.cleaned.mlir:4:10, :15:11
  wire        ex2_sub01xxx_round_l = ex2_r_sub01xxx & ex2_double_sub_r[3];	// file.cleaned.mlir:16:11, :17:11
  wire        _GEN = ex2_double_add_r[3] | ex2_double_add_r[2] | ex2_add1xxxx_round_s;	// file.cleaned.mlir:4:10, :6:10, :11:10, :22:11
  wire        _GEN_0 = ex2_double_add_r[2] | ex2_double_add_r[1] | ex2_double_add_r[0];	// file.cleaned.mlir:6:10, :9:10, :10:10, :33:11
  wire        _GEN_1 = ex2_double_sub_r[0] | ex2_double_sub_r[1];	// file.cleaned.mlir:5:10, :8:10, :40:11
  wire        _GEN_2 = ex2_double_sub_r[2] | ex2_double_sub_r[1] | ex2_double_sub_r[0];	// file.cleaned.mlir:5:10, :7:10, :8:10, :43:11
  wire [53:0] _GEN_3 =
    {54{ex2_r_add1xxxx}}
    & (ex2_rne & ex2_double_add_r[3]
       & (ex2_add1xxxx_round_l | ~ex2_add1xxxx_round_l
          & (ex2_add1xxxx_round_s | ex2_double_add_r[2])) | ex2_rdn & ex2_act_s & _GEN
       | ex2_rup & ~ex2_act_s & _GEN | ex2_rmm & ex2_double_add_r[3]
         ? ex2_double_add_inc2_r[56:3]
         : ex2_double_add_r[56:3]) | {54{ex2_r_add01xxx}}
    & (ex2_rne & ex2_double_add_r[2]
       & (ex2_add01xxx_round_l | ~ex2_add01xxx_round_l
          & (ex2_double_add_r[0] | ex2_double_add_r[1])) | ex2_rdn & ex2_act_s & _GEN_0
       | ex2_rup & ~ex2_act_s & _GEN_0 | ex2_rmm & ex2_double_add_r[2]
         ? ex2_double_add_inc1_r[56:3]
         : ex2_double_add_r[56:3]) | {54{ex2_r_sub01xxx}}
    & (ex2_both_dn_no_widden
         ? ex2_adder_sub_r
         : ex2_rne & ex2_double_sub_r[2]
           & (ex2_sub01xxx_round_l | ~ex2_sub01xxx_round_l & _GEN_1) | ex2_rdn & ex2_act_s
           & _GEN_2 | ex2_rup & ~ex2_act_s & _GEN_2 | ex2_rmm & ex2_double_sub_r[2]
             ? ex2_double_sub_inc2_r[55:2]
             : ex2_double_sub_r[55:2]) | {54{ex2_r_sub001xx}}
    & (ex2_rne & ex2_double_sub_r[1]
       & (ex2_sub001xx_round_l | ~ex2_sub001xx_round_l & ex2_double_sub_r[0]) | ex2_rdn
       & ex2_act_s & _GEN_1 | ex2_rup & ~ex2_act_s & _GEN_1 | ex2_rmm
       & ex2_double_sub_r[1]
         ? ex2_double_sub_inc1_r[55:2]
         : ex2_double_sub_r[55:2]);	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :13:10, :14:11, :15:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:11, :71:11, :72:11, :73:11, :74:11, :75:11, :76:11, :77:11
  assign ex2_bhalf0_addsub_rslt =
    _GEN_3[8:0] | {9{ex2_r_sub000xx}} & ex2_bhalf0_sub000xx_rslt;	// file.cleaned.mlir:77:11, :87:11, :88:11, :89:11, :90:11, :99:5
  assign ex2_double_addsub_rslt = ex2_r_sel000xx ? ex2_double_sub000xx_rslt : _GEN_3;	// file.cleaned.mlir:77:11, :78:11, :99:5
  assign ex2_half0_addsub_rslt =
    _GEN_3[11:0] | {12{ex2_r_sub000xx}} & ex2_half0_sub000xx_rslt;	// file.cleaned.mlir:77:11, :83:11, :84:11, :85:11, :86:11, :99:5
  assign ex2_nx =
    (ex2_r_add1xxxx & ~ex2_both_dn_no_widden & _GEN | ex2_r_add01xxx & _GEN_0
     | ex2_r_sub01xxx & ~ex2_both_dn_no_widden & _GEN_2 | ex2_r_sub001xx & _GEN_1)
    & ~ex2_special_value_vld;	// file.cleaned.mlir:22:11, :33:11, :40:11, :43:11, :91:11, :92:11, :93:11, :94:11, :95:11, :96:11, :97:11, :98:11, :99:5
  assign ex2_single0_addsub_rslt =
    _GEN_3[24:0] | {25{ex2_r_sel000xx}} & ex2_single0_sub000xx_rslt;	// file.cleaned.mlir:77:11, :79:11, :80:11, :81:11, :82:11, :99:5
endmodule

