{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737151663260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737151663260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 14:07:43 2025 " "Processing started: Fri Jan 17 14:07:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737151663260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151663260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151663260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737151663639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737151663639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR LedR DE1_SoC.sv(15) " "Verilog HDL Declaration information at DE1_SoC.sv(15): object \"LEDR\" differs only in case from object \"LedR\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737151673052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR LedR DE1_SoC.sv(91) " "Verilog HDL Declaration information at DE1_SoC.sv(91): object \"LEDR\" differs only in case from object \"LedR\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737151673052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151673068 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151673068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151673068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151673068 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_testbench " "Found entity 2: counter_testbench" {  } { { "counter.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/counter.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151673068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151673068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensorfsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file sensorfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sensorFSM " "Found entity 1: sensorFSM" {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151673070 ""} { "Info" "ISGN_ENTITY_NAME" "2 sensorFSM_testbench " "Found entity 2: sensorFSM_testbench" {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151673070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplayer.sv 2 2 " "Found 2 design units, including 2 entities, in source file hexdisplayer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplayer " "Found entity 1: hexDisplayer" {  } { { "hexDisplayer.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/hexDisplayer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151673070 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexDisplayer_testbench " "Found entity 2: hexDisplayer_testbench" {  } { { "hexDisplayer.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/hexDisplayer.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151673070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(103) " "Verilog HDL error at sensorFSM.sv(103): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 103 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(104) " "Verilog HDL error at sensorFSM.sv(104): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 104 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(105) " "Verilog HDL error at sensorFSM.sv(105): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 105 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(106) " "Verilog HDL error at sensorFSM.sv(106): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 106 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(107) " "Verilog HDL error at sensorFSM.sv(107): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 107 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(110) " "Verilog HDL error at sensorFSM.sv(110): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 110 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(111) " "Verilog HDL error at sensorFSM.sv(111): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 111 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(114) " "Verilog HDL error at sensorFSM.sv(114): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 114 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(115) " "Verilog HDL error at sensorFSM.sv(115): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 115 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(116) " "Verilog HDL error at sensorFSM.sv(116): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 116 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(117) " "Verilog HDL error at sensorFSM.sv(117): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 117 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(118) " "Verilog HDL error at sensorFSM.sv(118): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 118 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(121) " "Verilog HDL error at sensorFSM.sv(121): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 121 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(122) " "Verilog HDL error at sensorFSM.sv(122): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 122 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(125) " "Verilog HDL error at sensorFSM.sv(125): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 125 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(126) " "Verilog HDL error at sensorFSM.sv(126): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 126 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(127) " "Verilog HDL error at sensorFSM.sv(127): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 127 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(128) " "Verilog HDL error at sensorFSM.sv(128): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 128 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 sensorFSM.sv(129) " "Verilog HDL error at sensorFSM.sv(129): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 129 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1737151673070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rubyw/Downloads/EE 371/lab0/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/rubyw/Downloads/EE 371/lab0/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151673099 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737151673201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 17 14:07:53 2025 " "Processing ended: Fri Jan 17 14:07:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737151673201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737151673201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737151673201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151673201 ""}
