{
  "module_name": "other.json",
  "hash_id": "92e5266f2ffe664b562107126cc8fdfbaf41ffdfe99bc090f2a8d604554366be",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/rocketlake/other.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"CORE_POWER.LVL0_TURBO_LICENSE\",\n        \"PublicDescription\": \"Counts Core cycles where the core was running with power-delivery for baseline license level 0.  This includes non-AVX codes, SSE, AVX 128-bit, and low-current AVX 256-bit codes.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x7\"\n    },\n    {\n        \"BriefDescription\": \"Core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"CORE_POWER.LVL1_TURBO_LICENSE\",\n        \"PublicDescription\": \"Counts Core cycles where the core was running with power-delivery for license level 1.  This includes high current AVX 256-bit instructions as well as low current AVX 512-bit instructions.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x18\"\n    },\n    {\n        \"BriefDescription\": \"Core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"CORE_POWER.LVL2_TURBO_LICENSE\",\n        \"PublicDescription\": \"Core cycles where the core was running with power-delivery for license level 2 (introduced in Skylake Server microarchtecture).  This includes high current AVX 512-bit instructions.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.DEMAND_CODE_RD.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.DEMAND_CODE_RD.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.DEMAND_CODE_RD.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that have any type of response.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.DEMAND_DATA_RD.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.DEMAND_DATA_RD.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.DEMAND_DATA_RD.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.DEMAND_RFO.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.DEMAND_RFO.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.DEMAND_RFO.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that have any type of response.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.HWPF_L1D_AND_SWPF.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10400\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.HWPF_L1D_AND_SWPF.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000400\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.HWPF_L1D_AND_SWPF.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000400\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts hardware prefetch data reads (which bring data to L2)  that have any type of response.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.HWPF_L2_DATA_RD.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts hardware prefetch data reads (which bring data to L2)  that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.HWPF_L2_DATA_RD.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts hardware prefetch data reads (which bring data to L2)  that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.HWPF_L2_DATA_RD.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts hardware prefetch RFOs (which bring data to L2) that have any type of response.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.HWPF_L2_RFO.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.HWPF_L2_RFO.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.HWPF_L2_RFO.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts miscellaneous requests, such as I/O and un-cacheable accesses that have any type of response.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.OTHER.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x18000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts miscellaneous requests, such as I/O and un-cacheable accesses that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.OTHER.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184008000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts miscellaneous requests, such as I/O and un-cacheable accesses that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.OTHER.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184008000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts streaming stores that have any type of response.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.STREAMING_WR.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10800\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts streaming stores that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.STREAMING_WR.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000800\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts streaming stores that DRAM supplied the request.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.STREAMING_WR.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x184000800\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}