// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/28/2018 22:35:29"

// 
// Device: Altera 5CSEBA6U23I7DK Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module hdmiImageOverlay (
	clock_50,
	key0,
	key1,
	sw,
	DE,
	VSYNC,
	HSYNC,
	data,
	i2cSda,
	i2cScl);
input 	clock_50;
input 	key0;
input 	key1;
input 	[3:0] sw;
output 	DE;
output 	VSYNC;
output 	HSYNC;
output 	[23:0] data;
inout 	i2cSda;
output 	i2cScl;

// Design Ports Information
// key0	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// key1	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[0]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[1]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[2]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[3]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DE	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VSYNC	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HSYNC	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[0]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[1]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[2]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[3]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[5]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[7]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[8]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[10]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[11]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[12]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[13]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[14]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[15]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[16]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[17]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[18]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[19]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[20]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[21]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[22]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// data[23]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2cScl	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2cSda	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clock_50	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \key0~input_o ;
wire \key1~input_o ;
wire \sw[0]~input_o ;
wire \sw[1]~input_o ;
wire \sw[2]~input_o ;
wire \sw[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock_50~input_o ;
wire \clock_50~inputCLKENA0_outclk ;
wire \i2c|clockDivider|Add0~5_sumout ;
wire \i2c|clockDivider|Add0~6 ;
wire \i2c|clockDivider|Add0~1_sumout ;
wire \i2c|clockDivider|Add0~2 ;
wire \i2c|clockDivider|Add0~25_sumout ;
wire \i2c|clockDivider|Add0~26 ;
wire \i2c|clockDivider|Add0~21_sumout ;
wire \i2c|clockDivider|Add0~22 ;
wire \i2c|clockDivider|Add0~17_sumout ;
wire \i2c|clockDivider|Add0~18 ;
wire \i2c|clockDivider|Add0~13_sumout ;
wire \i2c|clockDivider|Add0~14 ;
wire \i2c|clockDivider|Add0~9_sumout ;
wire \i2c|clockDivider|Equal0~0_combout ;
wire \i2c|clockDivider|count~0_combout ;
wire \i2c|clockDivider|clk~0_combout ;
wire \i2c|clockDivider|clk~q ;
wire \i2c|currentState.i2cStop1~q ;
wire \i2c|Selector10~0_combout ;
wire \i2cROM|addressCounter[1]~2_combout ;
wire \i2cROM|addressCounter[3]~0_combout ;
wire \i2cROM|addressCounter[3]~DUPLICATE_q ;
wire \i2cROM|addressCounter[0]~DUPLICATE_q ;
wire \i2cROM|addressCounter[0]~3_combout ;
wire \i2cROM|LessThan0~0_combout ;
wire \i2cROM|i2cWrite~DUPLICATE_q ;
wire \i2c|nextState.i2cInitialise~0_combout ;
wire \i2c|currentState.i2cInitialise~q ;
wire \i2c|currentState.i2cInitialiseDelay~q ;
wire \i2c|currentState.i2cEnable~q ;
wire \i2c|bitCounter[1]~DUPLICATE_q ;
wire \i2c|currentState.i2cAck1~DUPLICATE_q ;
wire \i2c|Selector9~0_combout ;
wire \i2c|currentState.i2cClockHigh2~DUPLICATE_q ;
wire \i2c|WideOr8~0_combout ;
wire \i2c|Selector8~0_combout ;
wire \i2c|Selector7~0_combout ;
wire \i2c|Selector6~0_combout ;
wire \i2c|Selector1~0_combout ;
wire \i2cSda~input_o ;
wire \i2c|Selector5~0_combout ;
wire \i2c|ackOK~q ;
wire \i2c|nextState.i2cAck4~0_combout ;
wire \i2c|currentState.i2cAck4~q ;
wire \i2c|Selector1~1_combout ;
wire \i2c|currentState.i2cShift~q ;
wire \i2c|currentState.i2cClockHigh1~q ;
wire \i2c|currentState.i2cClockHigh2~q ;
wire \i2c|currentState.i2cClockLow~DUPLICATE_q ;
wire \i2c|bitCounter[2]~DUPLICATE_q ;
wire \i2c|nextState.i2cAck1~0_combout ;
wire \i2c|currentState.i2cAck1~q ;
wire \i2c|currentState.i2cAck2~q ;
wire \i2c|currentState.i2cAck3~q ;
wire \i2c|Selector11~0_combout ;
wire \i2c|byteCounter[0]~DUPLICATE_q ;
wire \i2c|Selector2~0_combout ;
wire \i2c|currentState.i2cStop1~DUPLICATE_q ;
wire \i2c|currentState.i2cStop2~q ;
wire \i2cROM|i2cWrite~q ;
wire \i2c|Selector0~0_combout ;
wire \i2c|currentState.idleState~q ;
wire \i2c|endOK~0_combout ;
wire \i2c|endOK~q ;
wire \i2cROM|addressCounter[2]~1_combout ;
wire \i2c|currentState.i2cClockLow~q ;
wire \i2c|Selector16~0_combout ;
wire \i2c|Selector15~0_combout ;
wire \i2c|Mux0~7_combout ;
wire \i2c|WideOr11~0_combout ;
wire \i2c|Selector14~0_combout ;
wire \i2c|Mux0~8_combout ;
wire \i2c|Mux0~9_combout ;
wire \i2c|dataCounter[4]~DUPLICATE_q ;
wire \i2c|Add2~0_combout ;
wire \i2c|Selector13~0_combout ;
wire \i2c|Selector12~0_combout ;
wire \i2c|Selector4~0_combout ;
wire \i2c|Add0~0_combout ;
wire \i2c|Mux0~6_combout ;
wire \i2c|Mux0~1_combout ;
wire \i2c|Mux0~0_combout ;
wire \i2c|Mux0~2_combout ;
wire \i2c|Selector4~1_combout ;
wire \i2c|SDAOut~q ;
wire \i2c|WideOr5~combout ;
wire \i2c|i2cSDAOut~q ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \hSync|Add0~41_sumout ;
wire \hSync|Add0~42 ;
wire \hSync|Add0~37_sumout ;
wire \hSync|Add0~38 ;
wire \hSync|Add0~33_sumout ;
wire \hSync|Add0~34 ;
wire \hSync|Add0~1_sumout ;
wire \hSync|hCounter[3]~DUPLICATE_q ;
wire \hSync|Add0~2 ;
wire \hSync|Add0~45_sumout ;
wire \hSync|Equal0~1_combout ;
wire \hSync|Add0~46 ;
wire \hSync|Add0~17_sumout ;
wire \hSync|Add0~18 ;
wire \hSync|Add0~21_sumout ;
wire \hSync|Add0~22 ;
wire \hSync|Add0~25_sumout ;
wire \hSync|Add0~26 ;
wire \hSync|Add0~29_sumout ;
wire \hSync|Add0~30 ;
wire \hSync|Add0~13_sumout ;
wire \hSync|Add0~14 ;
wire \hSync|Add0~5_sumout ;
wire \hSync|Equal0~0_combout ;
wire \hSync|Add0~6 ;
wire \hSync|Add0~9_sumout ;
wire \hSync|Equal0~2_combout ;
wire \hSync|de~0_combout ;
wire \hSync|de~q ;
wire \hSync|pulseReg~q ;
wire \vSync|Add0~17_sumout ;
wire \vSync|Add0~18 ;
wire \vSync|Add0~21_sumout ;
wire \vSync|Add0~22 ;
wire \vSync|Add0~13_sumout ;
wire \vSync|Add0~14 ;
wire \vSync|Add0~29_sumout ;
wire \vSync|Add0~30 ;
wire \vSync|Add0~25_sumout ;
wire \vSync|Add0~26 ;
wire \vSync|Add0~1_sumout ;
wire \vSync|Add0~2 ;
wire \vSync|Add0~33_sumout ;
wire \vSync|Add0~34 ;
wire \vSync|Add0~37_sumout ;
wire \vSync|Add0~38 ;
wire \vSync|Add0~41_sumout ;
wire \vSync|Add0~42 ;
wire \vSync|Add0~45_sumout ;
wire \vSync|vCounter[9]~DUPLICATE_q ;
wire \vSync|Add0~46 ;
wire \vSync|Add0~5_sumout ;
wire \vSync|Add0~6 ;
wire \vSync|Add0~9_sumout ;
wire \vSync|vCounter[11]~DUPLICATE_q ;
wire \vSync|vCounter[2]~DUPLICATE_q ;
wire \vSync|vCounter[1]~DUPLICATE_q ;
wire \vSync|Equal0~0_combout ;
wire \vSync|Equal0~1_combout ;
wire \vSync|Equal0~2_combout ;
wire \vSync|pulseReg~q ;
wire \dataWrite_module|outputReg[0]~feeder_combout ;
wire \dataWrite_module|outputReg[1]~feeder_combout ;
wire \dataWrite_module|outputReg[2]~feeder_combout ;
wire \dataWrite_module|outputReg[3]~feeder_combout ;
wire \dataWrite_module|outputReg[4]~feeder_combout ;
wire \dataWrite_module|outputReg[5]~feeder_combout ;
wire \dataWrite_module|outputReg[6]~feeder_combout ;
wire \dataWrite_module|outputReg[7]~feeder_combout ;
wire \dataWrite_module|outputReg[8]~feeder_combout ;
wire \dataWrite_module|outputReg[9]~feeder_combout ;
wire \dataWrite_module|outputReg[10]~feeder_combout ;
wire \dataWrite_module|outputReg[11]~feeder_combout ;
wire \dataWrite_module|outputReg[12]~feeder_combout ;
wire \dataWrite_module|outputReg[13]~feeder_combout ;
wire \dataWrite_module|outputReg[14]~feeder_combout ;
wire \dataWrite_module|outputReg[15]~feeder_combout ;
wire \dataWrite_module|outputReg[16]~feeder_combout ;
wire \dataWrite_module|outputReg[17]~feeder_combout ;
wire \dataWrite_module|outputReg[18]~feeder_combout ;
wire \dataWrite_module|outputReg[19]~feeder_combout ;
wire \dataWrite_module|outputReg[20]~feeder_combout ;
wire \dataWrite_module|outputReg[21]~feeder_combout ;
wire \dataWrite_module|outputReg[22]~feeder_combout ;
wire \dataWrite_module|outputReg[23]~feeder_combout ;
wire \i2c|WideOr3~combout ;
wire \i2c|SCL~q ;
wire [11:0] \vSync|vCounter ;
wire [11:0] \hSync|hCounter ;
wire [23:0] \dataWrite_module|outputReg ;
wire [0:0] \pixel|pixelpll_inst|altera_pll_i|outclk_wire ;
wire [1:0] \i2c|byteCounter ;
wire [3:0] \i2c|bitCounter ;
wire [6:0] \i2c|clockDivider|count ;
wire [4:0] \i2c|dataCounter ;
wire [3:0] \i2cROM|addressCounter ;
wire [0:0] \pixel|pixelpll_inst|altera_pll_i|fboutclk_wire ;

wire [7:0] \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \DE~output (
	.i(\hSync|de~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DE),
	.obar());
// synopsys translate_off
defparam \DE~output .bus_hold = "false";
defparam \DE~output .open_drain_output = "false";
defparam \DE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \VSYNC~output (
	.i(\vSync|pulseReg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VSYNC),
	.obar());
// synopsys translate_off
defparam \VSYNC~output .bus_hold = "false";
defparam \VSYNC~output .open_drain_output = "false";
defparam \VSYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \HSYNC~output (
	.i(\hSync|pulseReg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSYNC),
	.obar());
// synopsys translate_off
defparam \HSYNC~output .bus_hold = "false";
defparam \HSYNC~output .open_drain_output = "false";
defparam \HSYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \data[0]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[0]),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
defparam \data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \data[1]~output (
	.i(\dataWrite_module|outputReg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[1]),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
defparam \data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \data[2]~output (
	.i(\dataWrite_module|outputReg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[2]),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
defparam \data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \data[3]~output (
	.i(\dataWrite_module|outputReg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[3]),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
defparam \data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \data[4]~output (
	.i(\dataWrite_module|outputReg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[4]),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
defparam \data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \data[5]~output (
	.i(\dataWrite_module|outputReg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[5]),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
defparam \data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \data[6]~output (
	.i(\dataWrite_module|outputReg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[6]),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
defparam \data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \data[7]~output (
	.i(\dataWrite_module|outputReg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[7]),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
defparam \data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \data[8]~output (
	.i(\dataWrite_module|outputReg [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[8]),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
defparam \data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \data[9]~output (
	.i(\dataWrite_module|outputReg [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[9]),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
defparam \data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \data[10]~output (
	.i(\dataWrite_module|outputReg [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[10]),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
defparam \data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \data[11]~output (
	.i(\dataWrite_module|outputReg [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[11]),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
defparam \data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \data[12]~output (
	.i(\dataWrite_module|outputReg [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[12]),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
defparam \data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \data[13]~output (
	.i(\dataWrite_module|outputReg [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[13]),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
defparam \data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \data[14]~output (
	.i(\dataWrite_module|outputReg [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[14]),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
defparam \data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \data[15]~output (
	.i(\dataWrite_module|outputReg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[15]),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
defparam \data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \data[16]~output (
	.i(\dataWrite_module|outputReg [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[16]),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
defparam \data[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \data[17]~output (
	.i(\dataWrite_module|outputReg [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[17]),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
defparam \data[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \data[18]~output (
	.i(\dataWrite_module|outputReg [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[18]),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
defparam \data[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \data[19]~output (
	.i(\dataWrite_module|outputReg [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[19]),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
defparam \data[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \data[20]~output (
	.i(\dataWrite_module|outputReg [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[20]),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
defparam \data[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \data[21]~output (
	.i(\dataWrite_module|outputReg [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[21]),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
defparam \data[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \data[22]~output (
	.i(\dataWrite_module|outputReg [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[22]),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
defparam \data[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \data[23]~output (
	.i(\dataWrite_module|outputReg [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[23]),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
defparam \data[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \i2cScl~output (
	.i(\i2c|SCL~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2cScl),
	.obar());
// synopsys translate_off
defparam \i2cScl~output .bus_hold = "false";
defparam \i2cScl~output .open_drain_output = "false";
defparam \i2cScl~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \i2cSda~output (
	.i(\i2c|SDAOut~q ),
	.oe(\i2c|i2cSDAOut~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2cSda),
	.obar());
// synopsys translate_off
defparam \i2cSda~output .bus_hold = "false";
defparam \i2cSda~output .open_drain_output = "false";
defparam \i2cSda~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock_50~input (
	.i(clock_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock_50~input_o ));
// synopsys translate_off
defparam \clock_50~input .bus_hold = "false";
defparam \clock_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \clock_50~inputCLKENA0 (
	.inclk(\clock_50~input_o ),
	.ena(vcc),
	.outclk(\clock_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock_50~inputCLKENA0 .clock_type = "global clock";
defparam \clock_50~inputCLKENA0 .disable_mode = "low";
defparam \clock_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N30
cyclonev_lcell_comb \i2c|clockDivider|Add0~5 (
// Equation(s):
// \i2c|clockDivider|Add0~5_sumout  = SUM(( \i2c|clockDivider|count [0] ) + ( VCC ) + ( !VCC ))
// \i2c|clockDivider|Add0~6  = CARRY(( \i2c|clockDivider|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clockDivider|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clockDivider|Add0~5_sumout ),
	.cout(\i2c|clockDivider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clockDivider|Add0~5 .extended_lut = "off";
defparam \i2c|clockDivider|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \i2c|clockDivider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N32
dffeas \i2c|clockDivider|count[0] (
	.clk(\clock_50~inputCLKENA0_outclk ),
	.d(\i2c|clockDivider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clockDivider|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clockDivider|count[0] .is_wysiwyg = "true";
defparam \i2c|clockDivider|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N33
cyclonev_lcell_comb \i2c|clockDivider|Add0~1 (
// Equation(s):
// \i2c|clockDivider|Add0~1_sumout  = SUM(( \i2c|clockDivider|count [1] ) + ( GND ) + ( \i2c|clockDivider|Add0~6  ))
// \i2c|clockDivider|Add0~2  = CARRY(( \i2c|clockDivider|count [1] ) + ( GND ) + ( \i2c|clockDivider|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clockDivider|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clockDivider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clockDivider|Add0~1_sumout ),
	.cout(\i2c|clockDivider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clockDivider|Add0~1 .extended_lut = "off";
defparam \i2c|clockDivider|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clockDivider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N35
dffeas \i2c|clockDivider|count[1] (
	.clk(\clock_50~inputCLKENA0_outclk ),
	.d(\i2c|clockDivider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clockDivider|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clockDivider|count[1] .is_wysiwyg = "true";
defparam \i2c|clockDivider|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N36
cyclonev_lcell_comb \i2c|clockDivider|Add0~25 (
// Equation(s):
// \i2c|clockDivider|Add0~25_sumout  = SUM(( \i2c|clockDivider|count [2] ) + ( GND ) + ( \i2c|clockDivider|Add0~2  ))
// \i2c|clockDivider|Add0~26  = CARRY(( \i2c|clockDivider|count [2] ) + ( GND ) + ( \i2c|clockDivider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clockDivider|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clockDivider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clockDivider|Add0~25_sumout ),
	.cout(\i2c|clockDivider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clockDivider|Add0~25 .extended_lut = "off";
defparam \i2c|clockDivider|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clockDivider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N38
dffeas \i2c|clockDivider|count[2] (
	.clk(\clock_50~inputCLKENA0_outclk ),
	.d(\i2c|clockDivider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clockDivider|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clockDivider|count[2] .is_wysiwyg = "true";
defparam \i2c|clockDivider|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N39
cyclonev_lcell_comb \i2c|clockDivider|Add0~21 (
// Equation(s):
// \i2c|clockDivider|Add0~21_sumout  = SUM(( \i2c|clockDivider|count [3] ) + ( GND ) + ( \i2c|clockDivider|Add0~26  ))
// \i2c|clockDivider|Add0~22  = CARRY(( \i2c|clockDivider|count [3] ) + ( GND ) + ( \i2c|clockDivider|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clockDivider|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clockDivider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clockDivider|Add0~21_sumout ),
	.cout(\i2c|clockDivider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clockDivider|Add0~21 .extended_lut = "off";
defparam \i2c|clockDivider|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clockDivider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N41
dffeas \i2c|clockDivider|count[3] (
	.clk(\clock_50~inputCLKENA0_outclk ),
	.d(\i2c|clockDivider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clockDivider|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clockDivider|count[3] .is_wysiwyg = "true";
defparam \i2c|clockDivider|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N42
cyclonev_lcell_comb \i2c|clockDivider|Add0~17 (
// Equation(s):
// \i2c|clockDivider|Add0~17_sumout  = SUM(( \i2c|clockDivider|count [4] ) + ( GND ) + ( \i2c|clockDivider|Add0~22  ))
// \i2c|clockDivider|Add0~18  = CARRY(( \i2c|clockDivider|count [4] ) + ( GND ) + ( \i2c|clockDivider|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clockDivider|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clockDivider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clockDivider|Add0~17_sumout ),
	.cout(\i2c|clockDivider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clockDivider|Add0~17 .extended_lut = "off";
defparam \i2c|clockDivider|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clockDivider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N44
dffeas \i2c|clockDivider|count[4] (
	.clk(\clock_50~inputCLKENA0_outclk ),
	.d(\i2c|clockDivider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clockDivider|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clockDivider|count[4] .is_wysiwyg = "true";
defparam \i2c|clockDivider|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N45
cyclonev_lcell_comb \i2c|clockDivider|Add0~13 (
// Equation(s):
// \i2c|clockDivider|Add0~13_sumout  = SUM(( \i2c|clockDivider|count [5] ) + ( GND ) + ( \i2c|clockDivider|Add0~18  ))
// \i2c|clockDivider|Add0~14  = CARRY(( \i2c|clockDivider|count [5] ) + ( GND ) + ( \i2c|clockDivider|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clockDivider|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clockDivider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clockDivider|Add0~13_sumout ),
	.cout(\i2c|clockDivider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clockDivider|Add0~13 .extended_lut = "off";
defparam \i2c|clockDivider|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clockDivider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N47
dffeas \i2c|clockDivider|count[5] (
	.clk(\clock_50~inputCLKENA0_outclk ),
	.d(\i2c|clockDivider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clockDivider|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clockDivider|count[5] .is_wysiwyg = "true";
defparam \i2c|clockDivider|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N48
cyclonev_lcell_comb \i2c|clockDivider|Add0~9 (
// Equation(s):
// \i2c|clockDivider|Add0~9_sumout  = SUM(( \i2c|clockDivider|count [6] ) + ( GND ) + ( \i2c|clockDivider|Add0~14  ))

	.dataa(gnd),
	.datab(!\i2c|clockDivider|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clockDivider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clockDivider|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clockDivider|Add0~9 .extended_lut = "off";
defparam \i2c|clockDivider|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \i2c|clockDivider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N18
cyclonev_lcell_comb \i2c|clockDivider|Equal0~0 (
// Equation(s):
// \i2c|clockDivider|Equal0~0_combout  = ( \i2c|clockDivider|count [5] & ( \i2c|clockDivider|count [4] & ( (\i2c|clockDivider|count [3] & \i2c|clockDivider|count [2]) ) ) )

	.dataa(gnd),
	.datab(!\i2c|clockDivider|count [3]),
	.datac(!\i2c|clockDivider|count [2]),
	.datad(gnd),
	.datae(!\i2c|clockDivider|count [5]),
	.dataf(!\i2c|clockDivider|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clockDivider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clockDivider|Equal0~0 .extended_lut = "off";
defparam \i2c|clockDivider|Equal0~0 .lut_mask = 64'h0000000000000303;
defparam \i2c|clockDivider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N12
cyclonev_lcell_comb \i2c|clockDivider|count~0 (
// Equation(s):
// \i2c|clockDivider|count~0_combout  = ( \i2c|clockDivider|Equal0~0_combout  & ( !\i2c|clockDivider|Add0~9_sumout  $ (((!\i2c|clockDivider|count [1]) # ((!\i2c|clockDivider|count [0]) # (\i2c|clockDivider|count [6])))) ) ) # ( 
// !\i2c|clockDivider|Equal0~0_combout  & ( \i2c|clockDivider|Add0~9_sumout  ) )

	.dataa(!\i2c|clockDivider|count [1]),
	.datab(!\i2c|clockDivider|count [0]),
	.datac(!\i2c|clockDivider|Add0~9_sumout ),
	.datad(!\i2c|clockDivider|count [6]),
	.datae(gnd),
	.dataf(!\i2c|clockDivider|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clockDivider|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clockDivider|count~0 .extended_lut = "off";
defparam \i2c|clockDivider|count~0 .lut_mask = 64'h0F0F0F0F1E0F1E0F;
defparam \i2c|clockDivider|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N14
dffeas \i2c|clockDivider|count[6] (
	.clk(\clock_50~inputCLKENA0_outclk ),
	.d(\i2c|clockDivider|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clockDivider|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clockDivider|count[6] .is_wysiwyg = "true";
defparam \i2c|clockDivider|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N15
cyclonev_lcell_comb \i2c|clockDivider|clk~0 (
// Equation(s):
// \i2c|clockDivider|clk~0_combout  = ( \i2c|clockDivider|clk~q  & ( (!\i2c|clockDivider|count [1]) # ((!\i2c|clockDivider|count [0]) # ((!\i2c|clockDivider|Equal0~0_combout ) # (\i2c|clockDivider|count [6]))) ) ) # ( !\i2c|clockDivider|clk~q  & ( 
// (\i2c|clockDivider|count [1] & (\i2c|clockDivider|count [0] & (!\i2c|clockDivider|count [6] & \i2c|clockDivider|Equal0~0_combout ))) ) )

	.dataa(!\i2c|clockDivider|count [1]),
	.datab(!\i2c|clockDivider|count [0]),
	.datac(!\i2c|clockDivider|count [6]),
	.datad(!\i2c|clockDivider|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\i2c|clockDivider|clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clockDivider|clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clockDivider|clk~0 .extended_lut = "off";
defparam \i2c|clockDivider|clk~0 .lut_mask = 64'h00100010FFEFFFEF;
defparam \i2c|clockDivider|clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N8
dffeas \i2c|clockDivider|clk (
	.clk(\clock_50~input_o ),
	.d(gnd),
	.asdata(\i2c|clockDivider|clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clockDivider|clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clockDivider|clk .is_wysiwyg = "true";
defparam \i2c|clockDivider|clk .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N53
dffeas \i2c|byteCounter[0] (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|byteCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|byteCounter[0] .is_wysiwyg = "true";
defparam \i2c|byteCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N50
dffeas \i2c|currentState.i2cStop1 (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cStop1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cStop1 .is_wysiwyg = "true";
defparam \i2c|currentState.i2cStop1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N30
cyclonev_lcell_comb \i2c|Selector10~0 (
// Equation(s):
// \i2c|Selector10~0_combout  = ( \i2c|currentState.i2cStop1~q  & ( \i2c|currentState.i2cAck3~q  & ( !\i2c|byteCounter [1] $ (!\i2c|byteCounter [0]) ) ) ) # ( !\i2c|currentState.i2cStop1~q  & ( \i2c|currentState.i2cAck3~q  & ( !\i2c|byteCounter [1] $ 
// (!\i2c|byteCounter [0]) ) ) ) # ( !\i2c|currentState.i2cStop1~q  & ( !\i2c|currentState.i2cAck3~q  & ( (\i2c|currentState.idleState~q  & (\i2c|byteCounter [1] & !\i2c|currentState.i2cStop2~q )) ) ) )

	.dataa(!\i2c|currentState.idleState~q ),
	.datab(!\i2c|byteCounter [1]),
	.datac(!\i2c|byteCounter [0]),
	.datad(!\i2c|currentState.i2cStop2~q ),
	.datae(!\i2c|currentState.i2cStop1~q ),
	.dataf(!\i2c|currentState.i2cAck3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector10~0 .extended_lut = "off";
defparam \i2c|Selector10~0 .lut_mask = 64'h110000003C3C3C3C;
defparam \i2c|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N38
dffeas \i2c|byteCounter[1] (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|byteCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|byteCounter[1] .is_wysiwyg = "true";
defparam \i2c|byteCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N33
cyclonev_lcell_comb \i2cROM|addressCounter[1]~2 (
// Equation(s):
// \i2cROM|addressCounter[1]~2_combout  = ( \i2cROM|addressCounter [0] & ( !\i2cROM|addressCounter [1] $ (((\i2cROM|addressCounter [2] & \i2cROM|addressCounter[3]~DUPLICATE_q ))) ) ) # ( !\i2cROM|addressCounter [0] & ( \i2cROM|addressCounter [1] ) )

	.dataa(!\i2cROM|addressCounter [2]),
	.datab(gnd),
	.datac(!\i2cROM|addressCounter [1]),
	.datad(!\i2cROM|addressCounter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2cROM|addressCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cROM|addressCounter[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cROM|addressCounter[1]~2 .extended_lut = "off";
defparam \i2cROM|addressCounter[1]~2 .lut_mask = 64'h0F0F0F0FF0A5F0A5;
defparam \i2cROM|addressCounter[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N59
dffeas \i2cROM|addressCounter[1] (
	.clk(\i2c|endOK~q ),
	.d(gnd),
	.asdata(\i2cROM|addressCounter[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cROM|addressCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cROM|addressCounter[1] .is_wysiwyg = "true";
defparam \i2cROM|addressCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N12
cyclonev_lcell_comb \i2cROM|addressCounter[3]~0 (
// Equation(s):
// \i2cROM|addressCounter[3]~0_combout  = ( \i2cROM|addressCounter [0] & ( ((\i2cROM|addressCounter [2] & \i2cROM|addressCounter [1])) # (\i2cROM|addressCounter[3]~DUPLICATE_q ) ) ) # ( !\i2cROM|addressCounter [0] & ( \i2cROM|addressCounter[3]~DUPLICATE_q  ) 
// )

	.dataa(!\i2cROM|addressCounter[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i2cROM|addressCounter [2]),
	.datad(!\i2cROM|addressCounter [1]),
	.datae(gnd),
	.dataf(!\i2cROM|addressCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cROM|addressCounter[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cROM|addressCounter[3]~0 .extended_lut = "off";
defparam \i2cROM|addressCounter[3]~0 .lut_mask = 64'h55555555555F555F;
defparam \i2cROM|addressCounter[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N56
dffeas \i2cROM|addressCounter[3]~DUPLICATE (
	.clk(\i2c|endOK~q ),
	.d(gnd),
	.asdata(\i2cROM|addressCounter[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cROM|addressCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cROM|addressCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cROM|addressCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y1_N20
dffeas \i2cROM|addressCounter[0]~DUPLICATE (
	.clk(\i2c|endOK~q ),
	.d(gnd),
	.asdata(\i2cROM|addressCounter[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cROM|addressCounter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cROM|addressCounter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cROM|addressCounter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N24
cyclonev_lcell_comb \i2cROM|addressCounter[0]~3 (
// Equation(s):
// \i2cROM|addressCounter[0]~3_combout  = ( \i2cROM|addressCounter[0]~DUPLICATE_q  & ( (\i2cROM|addressCounter [2] & \i2cROM|addressCounter[3]~DUPLICATE_q ) ) ) # ( !\i2cROM|addressCounter[0]~DUPLICATE_q  & ( (!\i2cROM|addressCounter [2]) # 
// ((!\i2cROM|addressCounter[3]~DUPLICATE_q ) # (!\i2cROM|addressCounter [1])) ) )

	.dataa(!\i2cROM|addressCounter [2]),
	.datab(gnd),
	.datac(!\i2cROM|addressCounter[3]~DUPLICATE_q ),
	.datad(!\i2cROM|addressCounter [1]),
	.datae(gnd),
	.dataf(!\i2cROM|addressCounter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cROM|addressCounter[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cROM|addressCounter[0]~3 .extended_lut = "off";
defparam \i2cROM|addressCounter[0]~3 .lut_mask = 64'hFFFAFFFA05050505;
defparam \i2cROM|addressCounter[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N19
dffeas \i2cROM|addressCounter[0] (
	.clk(\i2c|endOK~q ),
	.d(gnd),
	.asdata(\i2cROM|addressCounter[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cROM|addressCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cROM|addressCounter[0] .is_wysiwyg = "true";
defparam \i2cROM|addressCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y1_N55
dffeas \i2cROM|addressCounter[3] (
	.clk(\i2c|endOK~q ),
	.d(gnd),
	.asdata(\i2cROM|addressCounter[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cROM|addressCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cROM|addressCounter[3] .is_wysiwyg = "true";
defparam \i2cROM|addressCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N15
cyclonev_lcell_comb \i2cROM|LessThan0~0 (
// Equation(s):
// \i2cROM|LessThan0~0_combout  = ( \i2cROM|addressCounter [1] & ( (!\i2cROM|addressCounter [2]) # (!\i2cROM|addressCounter [3]) ) ) # ( !\i2cROM|addressCounter [1] & ( (!\i2cROM|addressCounter [2]) # ((!\i2cROM|addressCounter [0]) # (!\i2cROM|addressCounter 
// [3])) ) )

	.dataa(gnd),
	.datab(!\i2cROM|addressCounter [2]),
	.datac(!\i2cROM|addressCounter [0]),
	.datad(!\i2cROM|addressCounter [3]),
	.datae(gnd),
	.dataf(!\i2cROM|addressCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cROM|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cROM|LessThan0~0 .extended_lut = "off";
defparam \i2cROM|LessThan0~0 .lut_mask = 64'hFFFCFFFCFFCCFFCC;
defparam \i2cROM|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N16
dffeas \i2cROM|i2cWrite~DUPLICATE (
	.clk(\i2c|endOK~q ),
	.d(\i2cROM|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cROM|i2cWrite~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cROM|i2cWrite~DUPLICATE .is_wysiwyg = "true";
defparam \i2cROM|i2cWrite~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N3
cyclonev_lcell_comb \i2c|nextState.i2cInitialise~0 (
// Equation(s):
// \i2c|nextState.i2cInitialise~0_combout  = (\i2cROM|i2cWrite~DUPLICATE_q  & !\i2c|currentState.idleState~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cROM|i2cWrite~DUPLICATE_q ),
	.datad(!\i2c|currentState.idleState~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|nextState.i2cInitialise~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|nextState.i2cInitialise~0 .extended_lut = "off";
defparam \i2c|nextState.i2cInitialise~0 .lut_mask = 64'h0F000F000F000F00;
defparam \i2c|nextState.i2cInitialise~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N5
dffeas \i2c|currentState.i2cInitialise (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|nextState.i2cInitialise~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cInitialise~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cInitialise .is_wysiwyg = "true";
defparam \i2c|currentState.i2cInitialise .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N1
dffeas \i2c|currentState.i2cInitialiseDelay (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|currentState.i2cInitialise~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cInitialiseDelay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cInitialiseDelay .is_wysiwyg = "true";
defparam \i2c|currentState.i2cInitialiseDelay .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N23
dffeas \i2c|currentState.i2cEnable (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|currentState.i2cInitialiseDelay~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cEnable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cEnable .is_wysiwyg = "true";
defparam \i2c|currentState.i2cEnable .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N31
dffeas \i2c|bitCounter[1]~DUPLICATE (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|bitCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|bitCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|bitCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N58
dffeas \i2c|currentState.i2cAck1~DUPLICATE (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|nextState.i2cAck1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cAck1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cAck1~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|currentState.i2cAck1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N42
cyclonev_lcell_comb \i2c|Selector9~0 (
// Equation(s):
// \i2c|Selector9~0_combout  = ( \i2c|currentState.i2cAck1~DUPLICATE_q  & ( \i2c|currentState.i2cClockHigh2~q  & ( !\i2c|bitCounter [0] ) ) ) # ( !\i2c|currentState.i2cAck1~DUPLICATE_q  & ( \i2c|currentState.i2cClockHigh2~q  & ( !\i2c|bitCounter [0] ) ) ) # 
// ( !\i2c|currentState.i2cAck1~DUPLICATE_q  & ( !\i2c|currentState.i2cClockHigh2~q  & ( (!\i2c|currentState.i2cStop1~q  & (!\i2c|currentState.i2cStop2~q  & (\i2c|currentState.idleState~q  & \i2c|bitCounter [0]))) ) ) )

	.dataa(!\i2c|currentState.i2cStop1~q ),
	.datab(!\i2c|currentState.i2cStop2~q ),
	.datac(!\i2c|currentState.idleState~q ),
	.datad(!\i2c|bitCounter [0]),
	.datae(!\i2c|currentState.i2cAck1~DUPLICATE_q ),
	.dataf(!\i2c|currentState.i2cClockHigh2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector9~0 .extended_lut = "off";
defparam \i2c|Selector9~0 .lut_mask = 64'h00080000FF00FF00;
defparam \i2c|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N14
dffeas \i2c|bitCounter[0] (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|bitCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|bitCounter[0] .is_wysiwyg = "true";
defparam \i2c|bitCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N38
dffeas \i2c|currentState.i2cClockHigh2~DUPLICATE (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|currentState.i2cClockHigh1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cClockHigh2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cClockHigh2~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|currentState.i2cClockHigh2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N21
cyclonev_lcell_comb \i2c|WideOr8~0 (
// Equation(s):
// \i2c|WideOr8~0_combout  = ( !\i2c|currentState.i2cClockHigh2~DUPLICATE_q  & ( !\i2c|currentState.i2cAck1~DUPLICATE_q  & ( (\i2c|currentState.idleState~q  & (!\i2c|currentState.i2cStop1~q  & !\i2c|currentState.i2cStop2~q )) ) ) )

	.dataa(gnd),
	.datab(!\i2c|currentState.idleState~q ),
	.datac(!\i2c|currentState.i2cStop1~q ),
	.datad(!\i2c|currentState.i2cStop2~q ),
	.datae(!\i2c|currentState.i2cClockHigh2~DUPLICATE_q ),
	.dataf(!\i2c|currentState.i2cAck1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|WideOr8~0 .extended_lut = "off";
defparam \i2c|WideOr8~0 .lut_mask = 64'h3000000000000000;
defparam \i2c|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \i2c|Selector8~0 (
// Equation(s):
// \i2c|Selector8~0_combout  = ( \i2c|WideOr8~0_combout  & ( ((\i2c|bitCounter [0] & \i2c|currentState.i2cClockHigh2~DUPLICATE_q )) # (\i2c|bitCounter[1]~DUPLICATE_q ) ) ) # ( !\i2c|WideOr8~0_combout  & ( (\i2c|currentState.i2cClockHigh2~DUPLICATE_q  & 
// (!\i2c|bitCounter[1]~DUPLICATE_q  $ (!\i2c|bitCounter [0]))) ) )

	.dataa(!\i2c|bitCounter[1]~DUPLICATE_q ),
	.datab(!\i2c|bitCounter [0]),
	.datac(!\i2c|currentState.i2cClockHigh2~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector8~0 .extended_lut = "off";
defparam \i2c|Selector8~0 .lut_mask = 64'h0606060657575757;
defparam \i2c|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N32
dffeas \i2c|bitCounter[1] (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|bitCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|bitCounter[1] .is_wysiwyg = "true";
defparam \i2c|bitCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N51
cyclonev_lcell_comb \i2c|Selector7~0 (
// Equation(s):
// \i2c|Selector7~0_combout  = ( \i2c|WideOr8~0_combout  & ( \i2c|bitCounter[1]~DUPLICATE_q  & ( ((\i2c|bitCounter [0] & \i2c|currentState.i2cClockHigh2~DUPLICATE_q )) # (\i2c|bitCounter [2]) ) ) ) # ( !\i2c|WideOr8~0_combout  & ( 
// \i2c|bitCounter[1]~DUPLICATE_q  & ( (\i2c|currentState.i2cClockHigh2~DUPLICATE_q  & (!\i2c|bitCounter [2] $ (!\i2c|bitCounter [0]))) ) ) ) # ( \i2c|WideOr8~0_combout  & ( !\i2c|bitCounter[1]~DUPLICATE_q  & ( \i2c|bitCounter [2] ) ) ) # ( 
// !\i2c|WideOr8~0_combout  & ( !\i2c|bitCounter[1]~DUPLICATE_q  & ( (\i2c|bitCounter [2] & \i2c|currentState.i2cClockHigh2~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\i2c|bitCounter [2]),
	.datac(!\i2c|bitCounter [0]),
	.datad(!\i2c|currentState.i2cClockHigh2~DUPLICATE_q ),
	.datae(!\i2c|WideOr8~0_combout ),
	.dataf(!\i2c|bitCounter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector7~0 .extended_lut = "off";
defparam \i2c|Selector7~0 .lut_mask = 64'h00333333003C333F;
defparam \i2c|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N44
dffeas \i2c|bitCounter[2] (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|bitCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|bitCounter[2] .is_wysiwyg = "true";
defparam \i2c|bitCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N45
cyclonev_lcell_comb \i2c|Selector6~0 (
// Equation(s):
// \i2c|Selector6~0_combout  = ( \i2c|WideOr8~0_combout  & ( \i2c|bitCounter [0] & ( ((\i2c|bitCounter [2] & (\i2c|bitCounter [1] & \i2c|currentState.i2cClockHigh2~DUPLICATE_q ))) # (\i2c|bitCounter [3]) ) ) ) # ( !\i2c|WideOr8~0_combout  & ( \i2c|bitCounter 
// [0] & ( (\i2c|currentState.i2cClockHigh2~DUPLICATE_q  & (!\i2c|bitCounter [3] $ (((!\i2c|bitCounter [2]) # (!\i2c|bitCounter [1]))))) ) ) ) # ( \i2c|WideOr8~0_combout  & ( !\i2c|bitCounter [0] & ( \i2c|bitCounter [3] ) ) ) # ( !\i2c|WideOr8~0_combout  & ( 
// !\i2c|bitCounter [0] & ( (\i2c|bitCounter [3] & \i2c|currentState.i2cClockHigh2~DUPLICATE_q ) ) ) )

	.dataa(!\i2c|bitCounter [3]),
	.datab(!\i2c|bitCounter [2]),
	.datac(!\i2c|bitCounter [1]),
	.datad(!\i2c|currentState.i2cClockHigh2~DUPLICATE_q ),
	.datae(!\i2c|WideOr8~0_combout ),
	.dataf(!\i2c|bitCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector6~0 .extended_lut = "off";
defparam \i2c|Selector6~0 .lut_mask = 64'h0055555500565557;
defparam \i2c|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N50
dffeas \i2c|bitCounter[3] (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|bitCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|bitCounter[3] .is_wysiwyg = "true";
defparam \i2c|bitCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N9
cyclonev_lcell_comb \i2c|Selector1~0 (
// Equation(s):
// \i2c|Selector1~0_combout  = ( \i2c|bitCounter [0] & ( \i2c|bitCounter [2] & ( \i2c|currentState.i2cClockLow~DUPLICATE_q  ) ) ) # ( !\i2c|bitCounter [0] & ( \i2c|bitCounter [2] & ( \i2c|currentState.i2cClockLow~DUPLICATE_q  ) ) ) # ( \i2c|bitCounter [0] & 
// ( !\i2c|bitCounter [2] & ( \i2c|currentState.i2cClockLow~DUPLICATE_q  ) ) ) # ( !\i2c|bitCounter [0] & ( !\i2c|bitCounter [2] & ( (\i2c|currentState.i2cClockLow~DUPLICATE_q  & ((!\i2c|bitCounter [3]) # (\i2c|bitCounter [1]))) ) ) )

	.dataa(!\i2c|currentState.i2cClockLow~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i2c|bitCounter [1]),
	.datad(!\i2c|bitCounter [3]),
	.datae(!\i2c|bitCounter [0]),
	.dataf(!\i2c|bitCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector1~0 .extended_lut = "off";
defparam \i2c|Selector1~0 .lut_mask = 64'h5505555555555555;
defparam \i2c|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \i2cSda~input (
	.i(i2cSda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i2cSda~input_o ));
// synopsys translate_off
defparam \i2cSda~input .bus_hold = "false";
defparam \i2cSda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N39
cyclonev_lcell_comb \i2c|Selector5~0 (
// Equation(s):
// \i2c|Selector5~0_combout  = ( \i2c|currentState.i2cAck3~q  & ( \i2c|currentState.i2cAck2~q  & ( (\i2c|ackOK~q ) # (\i2cSda~input_o ) ) ) ) # ( !\i2c|currentState.i2cAck3~q  & ( \i2c|currentState.i2cAck2~q  & ( (\i2c|ackOK~q ) # (\i2cSda~input_o ) ) ) ) # 
// ( \i2c|currentState.i2cAck3~q  & ( !\i2c|currentState.i2cAck2~q  & ( (\i2c|ackOK~q ) # (\i2cSda~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cSda~input_o ),
	.datad(!\i2c|ackOK~q ),
	.datae(!\i2c|currentState.i2cAck3~q ),
	.dataf(!\i2c|currentState.i2cAck2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector5~0 .extended_lut = "off";
defparam \i2c|Selector5~0 .lut_mask = 64'h00000FFF0FFF0FFF;
defparam \i2c|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N20
dffeas \i2c|ackOK (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|ackOK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|ackOK .is_wysiwyg = "true";
defparam \i2c|ackOK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N15
cyclonev_lcell_comb \i2c|nextState.i2cAck4~0 (
// Equation(s):
// \i2c|nextState.i2cAck4~0_combout  = ( \i2c|currentState.i2cAck3~q  & ( \i2c|ackOK~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|ackOK~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|currentState.i2cAck3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|nextState.i2cAck4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|nextState.i2cAck4~0 .extended_lut = "off";
defparam \i2c|nextState.i2cAck4~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \i2c|nextState.i2cAck4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N17
dffeas \i2c|currentState.i2cAck4 (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|nextState.i2cAck4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cAck4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cAck4 .is_wysiwyg = "true";
defparam \i2c|currentState.i2cAck4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N54
cyclonev_lcell_comb \i2c|Selector1~1 (
// Equation(s):
// \i2c|Selector1~1_combout  = ( \i2c|currentState.i2cAck4~q  & ( (!\i2c|byteCounter [1]) # ((!\i2c|byteCounter [0]) # ((\i2c|Selector1~0_combout ) # (\i2c|currentState.i2cEnable~q ))) ) ) # ( !\i2c|currentState.i2cAck4~q  & ( (\i2c|Selector1~0_combout ) # 
// (\i2c|currentState.i2cEnable~q ) ) )

	.dataa(!\i2c|byteCounter [1]),
	.datab(!\i2c|byteCounter [0]),
	.datac(!\i2c|currentState.i2cEnable~q ),
	.datad(!\i2c|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\i2c|currentState.i2cAck4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector1~1 .extended_lut = "off";
defparam \i2c|Selector1~1 .lut_mask = 64'h0FFF0FFFEFFFEFFF;
defparam \i2c|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N56
dffeas \i2c|currentState.i2cShift (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cShift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cShift .is_wysiwyg = "true";
defparam \i2c|currentState.i2cShift .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N47
dffeas \i2c|currentState.i2cClockHigh1 (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|currentState.i2cShift~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cClockHigh1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cClockHigh1 .is_wysiwyg = "true";
defparam \i2c|currentState.i2cClockHigh1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N37
dffeas \i2c|currentState.i2cClockHigh2 (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|currentState.i2cClockHigh1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cClockHigh2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cClockHigh2 .is_wysiwyg = "true";
defparam \i2c|currentState.i2cClockHigh2 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N35
dffeas \i2c|currentState.i2cClockLow~DUPLICATE (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|currentState.i2cClockHigh2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cClockLow~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cClockLow~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|currentState.i2cClockLow~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N43
dffeas \i2c|bitCounter[2]~DUPLICATE (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|bitCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|bitCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|bitCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N57
cyclonev_lcell_comb \i2c|nextState.i2cAck1~0 (
// Equation(s):
// \i2c|nextState.i2cAck1~0_combout  = ( !\i2c|bitCounter[2]~DUPLICATE_q  & ( \i2c|bitCounter [3] & ( (\i2c|currentState.i2cClockLow~DUPLICATE_q  & (!\i2c|bitCounter[1]~DUPLICATE_q  & !\i2c|bitCounter [0])) ) ) )

	.dataa(!\i2c|currentState.i2cClockLow~DUPLICATE_q ),
	.datab(!\i2c|bitCounter[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\i2c|bitCounter [0]),
	.datae(!\i2c|bitCounter[2]~DUPLICATE_q ),
	.dataf(!\i2c|bitCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|nextState.i2cAck1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|nextState.i2cAck1~0 .extended_lut = "off";
defparam \i2c|nextState.i2cAck1~0 .lut_mask = 64'h0000000044000000;
defparam \i2c|nextState.i2cAck1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N59
dffeas \i2c|currentState.i2cAck1 (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|nextState.i2cAck1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cAck1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cAck1 .is_wysiwyg = "true";
defparam \i2c|currentState.i2cAck1 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N44
dffeas \i2c|currentState.i2cAck2 (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|currentState.i2cAck1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cAck2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cAck2 .is_wysiwyg = "true";
defparam \i2c|currentState.i2cAck2 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N20
dffeas \i2c|currentState.i2cAck3 (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|currentState.i2cAck2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cAck3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cAck3 .is_wysiwyg = "true";
defparam \i2c|currentState.i2cAck3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N51
cyclonev_lcell_comb \i2c|Selector11~0 (
// Equation(s):
// \i2c|Selector11~0_combout  = ( \i2c|currentState.i2cStop1~DUPLICATE_q  & ( (!\i2c|byteCounter[0]~DUPLICATE_q  & \i2c|currentState.i2cAck3~q ) ) ) # ( !\i2c|currentState.i2cStop1~DUPLICATE_q  & ( (!\i2c|byteCounter[0]~DUPLICATE_q  & 
// (\i2c|currentState.i2cAck3~q )) # (\i2c|byteCounter[0]~DUPLICATE_q  & (!\i2c|currentState.i2cAck3~q  & (\i2c|currentState.idleState~q  & !\i2c|currentState.i2cStop2~q ))) ) )

	.dataa(!\i2c|byteCounter[0]~DUPLICATE_q ),
	.datab(!\i2c|currentState.i2cAck3~q ),
	.datac(!\i2c|currentState.idleState~q ),
	.datad(!\i2c|currentState.i2cStop2~q ),
	.datae(gnd),
	.dataf(!\i2c|currentState.i2cStop1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector11~0 .extended_lut = "off";
defparam \i2c|Selector11~0 .lut_mask = 64'h2622262222222222;
defparam \i2c|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N52
dffeas \i2c|byteCounter[0]~DUPLICATE (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|byteCounter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|byteCounter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|byteCounter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N48
cyclonev_lcell_comb \i2c|Selector2~0 (
// Equation(s):
// \i2c|Selector2~0_combout  = ( \i2c|currentState.i2cAck4~q  & ( (!\i2c|byteCounter[0]~DUPLICATE_q  & (\i2c|currentState.i2cAck3~q  & ((!\i2c|ackOK~q )))) # (\i2c|byteCounter[0]~DUPLICATE_q  & (((\i2c|currentState.i2cAck3~q  & !\i2c|ackOK~q )) # 
// (\i2c|byteCounter [1]))) ) ) # ( !\i2c|currentState.i2cAck4~q  & ( (\i2c|currentState.i2cAck3~q  & !\i2c|ackOK~q ) ) )

	.dataa(!\i2c|byteCounter[0]~DUPLICATE_q ),
	.datab(!\i2c|currentState.i2cAck3~q ),
	.datac(!\i2c|byteCounter [1]),
	.datad(!\i2c|ackOK~q ),
	.datae(gnd),
	.dataf(!\i2c|currentState.i2cAck4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector2~0 .extended_lut = "off";
defparam \i2c|Selector2~0 .lut_mask = 64'h3300330037053705;
defparam \i2c|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N49
dffeas \i2c|currentState.i2cStop1~DUPLICATE (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cStop1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cStop1~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|currentState.i2cStop1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N29
dffeas \i2c|currentState.i2cStop2 (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|currentState.i2cStop1~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cStop2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cStop2 .is_wysiwyg = "true";
defparam \i2c|currentState.i2cStop2 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y1_N17
dffeas \i2cROM|i2cWrite (
	.clk(\i2c|endOK~q ),
	.d(\i2cROM|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cROM|i2cWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cROM|i2cWrite .is_wysiwyg = "true";
defparam \i2cROM|i2cWrite .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N21
cyclonev_lcell_comb \i2c|Selector0~0 (
// Equation(s):
// \i2c|Selector0~0_combout  = (!\i2c|currentState.i2cStop2~q  & ((\i2cROM|i2cWrite~q ) # (\i2c|currentState.idleState~q )))

	.dataa(!\i2c|currentState.idleState~q ),
	.datab(!\i2c|currentState.i2cStop2~q ),
	.datac(!\i2cROM|i2cWrite~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector0~0 .extended_lut = "off";
defparam \i2c|Selector0~0 .lut_mask = 64'h4C4C4C4C4C4C4C4C;
defparam \i2c|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N26
dffeas \i2c|currentState.idleState (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.idleState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.idleState .is_wysiwyg = "true";
defparam \i2c|currentState.idleState .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N27
cyclonev_lcell_comb \i2c|endOK~0 (
// Equation(s):
// \i2c|endOK~0_combout  = ( \i2c|currentState.i2cStop2~q  ) # ( !\i2c|currentState.i2cStop2~q  & ( !\i2c|currentState.idleState~q  ) )

	.dataa(gnd),
	.datab(!\i2c|currentState.idleState~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|currentState.i2cStop2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|endOK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|endOK~0 .extended_lut = "off";
defparam \i2c|endOK~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \i2c|endOK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N28
dffeas \i2c|endOK (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|endOK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|endOK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|endOK .is_wysiwyg = "true";
defparam \i2c|endOK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N48
cyclonev_lcell_comb \i2cROM|addressCounter[2]~1 (
// Equation(s):
// \i2cROM|addressCounter[2]~1_combout  = ( \i2cROM|addressCounter [0] & ( (!\i2cROM|addressCounter [1] & (\i2cROM|addressCounter [2])) # (\i2cROM|addressCounter [1] & ((!\i2cROM|addressCounter [2]) # (\i2cROM|addressCounter[3]~DUPLICATE_q ))) ) ) # ( 
// !\i2cROM|addressCounter [0] & ( \i2cROM|addressCounter [2] ) )

	.dataa(gnd),
	.datab(!\i2cROM|addressCounter [1]),
	.datac(!\i2cROM|addressCounter [2]),
	.datad(!\i2cROM|addressCounter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2cROM|addressCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cROM|addressCounter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cROM|addressCounter[2]~1 .extended_lut = "off";
defparam \i2cROM|addressCounter[2]~1 .lut_mask = 64'h0F0F0F0F3C3F3C3F;
defparam \i2cROM|addressCounter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N5
dffeas \i2cROM|addressCounter[2] (
	.clk(\i2c|endOK~q ),
	.d(gnd),
	.asdata(\i2cROM|addressCounter[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cROM|addressCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cROM|addressCounter[2] .is_wysiwyg = "true";
defparam \i2cROM|addressCounter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N34
dffeas \i2c|currentState.i2cClockLow (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|currentState.i2cClockHigh2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|currentState.i2cClockLow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|currentState.i2cClockLow .is_wysiwyg = "true";
defparam \i2c|currentState.i2cClockLow .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N18
cyclonev_lcell_comb \i2c|Selector16~0 (
// Equation(s):
// \i2c|Selector16~0_combout  = ( \i2c|dataCounter [0] & ( (\i2c|currentState.idleState~q  & (!\i2c|currentState.i2cStop2~q  & (!\i2c|currentState.i2cClockLow~q  & !\i2c|currentState.i2cStop1~q ))) ) ) # ( !\i2c|dataCounter [0] & ( 
// \i2c|currentState.i2cClockLow~q  ) )

	.dataa(!\i2c|currentState.idleState~q ),
	.datab(!\i2c|currentState.i2cStop2~q ),
	.datac(!\i2c|currentState.i2cClockLow~q ),
	.datad(!\i2c|currentState.i2cStop1~q ),
	.datae(gnd),
	.dataf(!\i2c|dataCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector16~0 .extended_lut = "off";
defparam \i2c|Selector16~0 .lut_mask = 64'h0F0F0F0F40004000;
defparam \i2c|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N41
dffeas \i2c|dataCounter[0] (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|dataCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|dataCounter[0] .is_wysiwyg = "true";
defparam \i2c|dataCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N9
cyclonev_lcell_comb \i2c|Selector15~0 (
// Equation(s):
// \i2c|Selector15~0_combout  = ( \i2c|currentState.i2cStop1~q  & ( \i2c|dataCounter [0] & ( (\i2c|currentState.i2cClockLow~DUPLICATE_q  & !\i2c|dataCounter [1]) ) ) ) # ( !\i2c|currentState.i2cStop1~q  & ( \i2c|dataCounter [0] & ( 
// (!\i2c|currentState.i2cClockLow~DUPLICATE_q  & (\i2c|dataCounter [1] & (!\i2c|currentState.i2cStop2~q  & \i2c|currentState.idleState~q ))) # (\i2c|currentState.i2cClockLow~DUPLICATE_q  & (!\i2c|dataCounter [1])) ) ) ) # ( \i2c|currentState.i2cStop1~q  & ( 
// !\i2c|dataCounter [0] & ( (\i2c|currentState.i2cClockLow~DUPLICATE_q  & \i2c|dataCounter [1]) ) ) ) # ( !\i2c|currentState.i2cStop1~q  & ( !\i2c|dataCounter [0] & ( (\i2c|dataCounter [1] & (((!\i2c|currentState.i2cStop2~q  & \i2c|currentState.idleState~q 
// )) # (\i2c|currentState.i2cClockLow~DUPLICATE_q ))) ) ) )

	.dataa(!\i2c|currentState.i2cClockLow~DUPLICATE_q ),
	.datab(!\i2c|dataCounter [1]),
	.datac(!\i2c|currentState.i2cStop2~q ),
	.datad(!\i2c|currentState.idleState~q ),
	.datae(!\i2c|currentState.i2cStop1~q ),
	.dataf(!\i2c|dataCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector15~0 .extended_lut = "off";
defparam \i2c|Selector15~0 .lut_mask = 64'h1131111144644444;
defparam \i2c|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N32
dffeas \i2c|dataCounter[1] (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|dataCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|dataCounter[1] .is_wysiwyg = "true";
defparam \i2c|dataCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N57
cyclonev_lcell_comb \i2c|Mux0~7 (
// Equation(s):
// \i2c|Mux0~7_combout  = ( \i2cROM|addressCounter [1] & ( \i2c|dataCounter [1] & ( (!\i2cROM|addressCounter [2] & (\i2c|dataCounter [0])) # (\i2cROM|addressCounter [2] & (!\i2c|dataCounter [0] & !\i2cROM|addressCounter[3]~DUPLICATE_q )) ) ) ) # ( 
// !\i2cROM|addressCounter [1] & ( \i2c|dataCounter [1] & ( (!\i2cROM|addressCounter [2] & ((!\i2cROM|addressCounter [0] & ((\i2cROM|addressCounter[3]~DUPLICATE_q ))) # (\i2cROM|addressCounter [0] & (\i2c|dataCounter [0])))) # (\i2cROM|addressCounter [2] & 
// (!\i2c|dataCounter [0] $ ((!\i2cROM|addressCounter [0])))) ) ) ) # ( \i2cROM|addressCounter [1] & ( !\i2c|dataCounter [1] & ( (!\i2cROM|addressCounter[3]~DUPLICATE_q  & ((!\i2c|dataCounter [0]) # ((\i2cROM|addressCounter [2] & \i2cROM|addressCounter 
// [0])))) ) ) ) # ( !\i2cROM|addressCounter [1] & ( !\i2c|dataCounter [1] & ( (!\i2cROM|addressCounter [2] & (!\i2cROM|addressCounter [0] $ (((!\i2c|dataCounter [0] & !\i2cROM|addressCounter[3]~DUPLICATE_q ))))) # (\i2cROM|addressCounter [2] & 
// (!\i2c|dataCounter [0] & ((!\i2cROM|addressCounter[3]~DUPLICATE_q ) # (\i2cROM|addressCounter [0])))) ) ) )

	.dataa(!\i2cROM|addressCounter [2]),
	.datab(!\i2c|dataCounter [0]),
	.datac(!\i2cROM|addressCounter [0]),
	.datad(!\i2cROM|addressCounter[3]~DUPLICATE_q ),
	.datae(!\i2cROM|addressCounter [1]),
	.dataf(!\i2c|dataCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Mux0~7 .extended_lut = "off";
defparam \i2c|Mux0~7 .lut_mask = 64'h6CA4CD0016B66622;
defparam \i2c|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N12
cyclonev_lcell_comb \i2c|WideOr11~0 (
// Equation(s):
// \i2c|WideOr11~0_combout  = ( !\i2c|currentState.i2cStop2~q  & ( (!\i2c|currentState.i2cStop1~q  & (!\i2c|currentState.i2cClockLow~DUPLICATE_q  & \i2c|currentState.idleState~q )) ) )

	.dataa(!\i2c|currentState.i2cStop1~q ),
	.datab(!\i2c|currentState.i2cClockLow~DUPLICATE_q ),
	.datac(!\i2c|currentState.idleState~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|currentState.i2cStop2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|WideOr11~0 .extended_lut = "off";
defparam \i2c|WideOr11~0 .lut_mask = 64'h0808080800000000;
defparam \i2c|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N0
cyclonev_lcell_comb \i2c|Selector14~0 (
// Equation(s):
// \i2c|Selector14~0_combout  = ( \i2c|WideOr11~0_combout  & ( ((\i2c|dataCounter [0] & (\i2c|dataCounter [1] & \i2c|currentState.i2cClockLow~DUPLICATE_q ))) # (\i2c|dataCounter [2]) ) ) # ( !\i2c|WideOr11~0_combout  & ( 
// (\i2c|currentState.i2cClockLow~DUPLICATE_q  & (!\i2c|dataCounter [2] $ (((!\i2c|dataCounter [0]) # (!\i2c|dataCounter [1]))))) ) )

	.dataa(!\i2c|dataCounter [0]),
	.datab(!\i2c|dataCounter [1]),
	.datac(!\i2c|currentState.i2cClockLow~DUPLICATE_q ),
	.datad(!\i2c|dataCounter [2]),
	.datae(gnd),
	.dataf(!\i2c|WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector14~0 .extended_lut = "off";
defparam \i2c|Selector14~0 .lut_mask = 64'h010E010E01FF01FF;
defparam \i2c|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N59
dffeas \i2c|dataCounter[2] (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|dataCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|dataCounter[2] .is_wysiwyg = "true";
defparam \i2c|dataCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N36
cyclonev_lcell_comb \i2c|Mux0~8 (
// Equation(s):
// \i2c|Mux0~8_combout  = ( \i2cROM|addressCounter [2] & ( \i2cROM|addressCounter[3]~DUPLICATE_q  & ( (!\i2cROM|addressCounter [1] & (((!\i2c|dataCounter [0] & !\i2c|dataCounter [1])) # (\i2cROM|addressCounter[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\i2cROM|addressCounter [2] & ( \i2cROM|addressCounter[3]~DUPLICATE_q  & ( (!\i2cROM|addressCounter[0]~DUPLICATE_q  & (!\i2c|dataCounter [0] $ (!\i2c|dataCounter [1] $ (!\i2cROM|addressCounter [1])))) # (\i2cROM|addressCounter[0]~DUPLICATE_q  & 
// (((\i2c|dataCounter [1] & \i2cROM|addressCounter [1])) # (\i2c|dataCounter [0]))) ) ) ) # ( \i2cROM|addressCounter [2] & ( !\i2cROM|addressCounter[3]~DUPLICATE_q  & ( (!\i2c|dataCounter [1] & (!\i2cROM|addressCounter[0]~DUPLICATE_q  & 
// ((!\i2cROM|addressCounter [1])))) # (\i2c|dataCounter [1] & (!\i2cROM|addressCounter[0]~DUPLICATE_q  $ (((!\i2c|dataCounter [0] & !\i2cROM|addressCounter [1]))))) ) ) ) # ( !\i2cROM|addressCounter [2] & ( !\i2cROM|addressCounter[3]~DUPLICATE_q  & ( 
// (!\i2cROM|addressCounter[0]~DUPLICATE_q  & ((!\i2c|dataCounter [0] & ((\i2cROM|addressCounter [1]))) # (\i2c|dataCounter [0] & (\i2c|dataCounter [1] & !\i2cROM|addressCounter [1])))) # (\i2cROM|addressCounter[0]~DUPLICATE_q  & (!\i2c|dataCounter [1] & 
// ((!\i2c|dataCounter [0]) # (\i2cROM|addressCounter [1])))) ) ) )

	.dataa(!\i2cROM|addressCounter[0]~DUPLICATE_q ),
	.datab(!\i2c|dataCounter [0]),
	.datac(!\i2c|dataCounter [1]),
	.datad(!\i2cROM|addressCounter [1]),
	.datae(!\i2cROM|addressCounter [2]),
	.dataf(!\i2cROM|addressCounter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Mux0~8 .extended_lut = "off";
defparam \i2c|Mux0~8 .lut_mask = 64'h42D8A60A933DD500;
defparam \i2c|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N51
cyclonev_lcell_comb \i2c|Mux0~9 (
// Equation(s):
// \i2c|Mux0~9_combout  = ( \i2c|Mux0~8_combout  & ( (\i2c|dataCounter [2]) # (\i2c|Mux0~7_combout ) ) ) # ( !\i2c|Mux0~8_combout  & ( (\i2c|Mux0~7_combout  & !\i2c|dataCounter [2]) ) )

	.dataa(!\i2c|Mux0~7_combout ),
	.datab(gnd),
	.datac(!\i2c|dataCounter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Mux0~9 .extended_lut = "off";
defparam \i2c|Mux0~9 .lut_mask = 64'h505050505F5F5F5F;
defparam \i2c|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N41
dffeas \i2c|dataCounter[4]~DUPLICATE (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|dataCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|dataCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|dataCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N15
cyclonev_lcell_comb \i2c|Add2~0 (
// Equation(s):
// \i2c|Add2~0_combout  = ( \i2c|dataCounter [0] & ( (\i2c|dataCounter [1] & \i2c|dataCounter [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|dataCounter [1]),
	.datad(!\i2c|dataCounter [2]),
	.datae(gnd),
	.dataf(!\i2c|dataCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Add2~0 .extended_lut = "off";
defparam \i2c|Add2~0 .lut_mask = 64'h00000000000F000F;
defparam \i2c|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N36
cyclonev_lcell_comb \i2c|Selector13~0 (
// Equation(s):
// \i2c|Selector13~0_combout  = ( \i2c|dataCounter [3] & ( \i2c|Add2~0_combout  & ( \i2c|WideOr11~0_combout  ) ) ) # ( !\i2c|dataCounter [3] & ( \i2c|Add2~0_combout  & ( \i2c|currentState.i2cClockLow~q  ) ) ) # ( \i2c|dataCounter [3] & ( !\i2c|Add2~0_combout 
//  & ( (\i2c|WideOr11~0_combout ) # (\i2c|currentState.i2cClockLow~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|currentState.i2cClockLow~q ),
	.datad(!\i2c|WideOr11~0_combout ),
	.datae(!\i2c|dataCounter [3]),
	.dataf(!\i2c|Add2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector13~0 .extended_lut = "off";
defparam \i2c|Selector13~0 .lut_mask = 64'h00000FFF0F0F00FF;
defparam \i2c|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N29
dffeas \i2c|dataCounter[3] (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|dataCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|dataCounter[3] .is_wysiwyg = "true";
defparam \i2c|dataCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N27
cyclonev_lcell_comb \i2c|Selector12~0 (
// Equation(s):
// \i2c|Selector12~0_combout  = ( \i2c|dataCounter [3] & ( \i2c|WideOr11~0_combout  & ( ((\i2c|Add2~0_combout  & \i2c|currentState.i2cClockLow~DUPLICATE_q )) # (\i2c|dataCounter[4]~DUPLICATE_q ) ) ) ) # ( !\i2c|dataCounter [3] & ( \i2c|WideOr11~0_combout  & 
// ( \i2c|dataCounter[4]~DUPLICATE_q  ) ) ) # ( \i2c|dataCounter [3] & ( !\i2c|WideOr11~0_combout  & ( (\i2c|currentState.i2cClockLow~DUPLICATE_q  & (!\i2c|dataCounter[4]~DUPLICATE_q  $ (!\i2c|Add2~0_combout ))) ) ) ) # ( !\i2c|dataCounter [3] & ( 
// !\i2c|WideOr11~0_combout  & ( (\i2c|dataCounter[4]~DUPLICATE_q  & \i2c|currentState.i2cClockLow~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\i2c|dataCounter[4]~DUPLICATE_q ),
	.datac(!\i2c|Add2~0_combout ),
	.datad(!\i2c|currentState.i2cClockLow~DUPLICATE_q ),
	.datae(!\i2c|dataCounter [3]),
	.dataf(!\i2c|WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector12~0 .extended_lut = "off";
defparam \i2c|Selector12~0 .lut_mask = 64'h0033003C3333333F;
defparam \i2c|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N40
dffeas \i2c|dataCounter[4] (
	.clk(\i2c|clockDivider|clk~q ),
	.d(gnd),
	.asdata(\i2c|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|dataCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|dataCounter[4] .is_wysiwyg = "true";
defparam \i2c|dataCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N3
cyclonev_lcell_comb \i2c|Selector4~0 (
// Equation(s):
// \i2c|Selector4~0_combout  = ( \i2c|currentState.i2cClockHigh2~DUPLICATE_q  ) # ( !\i2c|currentState.i2cClockHigh2~DUPLICATE_q  & ( ((\i2c|currentState.i2cClockHigh1~q ) # (\i2c|currentState.i2cShift~q )) # (\i2c|currentState.i2cClockLow~DUPLICATE_q ) ) )

	.dataa(!\i2c|currentState.i2cClockLow~DUPLICATE_q ),
	.datab(!\i2c|currentState.i2cShift~q ),
	.datac(gnd),
	.datad(!\i2c|currentState.i2cClockHigh1~q ),
	.datae(gnd),
	.dataf(!\i2c|currentState.i2cClockHigh2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector4~0 .extended_lut = "off";
defparam \i2c|Selector4~0 .lut_mask = 64'h77FF77FFFFFFFFFF;
defparam \i2c|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N57
cyclonev_lcell_comb \i2c|Add0~0 (
// Equation(s):
// \i2c|Add0~0_combout  = ( \i2c|dataCounter [3] & ( !\i2c|dataCounter[4]~DUPLICATE_q  ) ) # ( !\i2c|dataCounter [3] & ( \i2c|dataCounter[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|dataCounter[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|dataCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Add0~0 .extended_lut = "off";
defparam \i2c|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \i2c|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N0
cyclonev_lcell_comb \i2c|Mux0~6 (
// Equation(s):
// \i2c|Mux0~6_combout  = ( \i2cROM|addressCounter [2] & ( \i2cROM|addressCounter[0]~DUPLICATE_q  & ( (!\i2cROM|addressCounter [1] & ((!\i2c|dataCounter [1] & (\i2c|dataCounter [0])) # (\i2c|dataCounter [1] & (!\i2c|dataCounter [0] & 
// \i2cROM|addressCounter[3]~DUPLICATE_q )))) ) ) ) # ( !\i2cROM|addressCounter [2] & ( \i2cROM|addressCounter[0]~DUPLICATE_q  & ( (\i2c|dataCounter [1] & ((!\i2cROM|addressCounter[3]~DUPLICATE_q  & ((!\i2cROM|addressCounter [1]))) # 
// (\i2cROM|addressCounter[3]~DUPLICATE_q  & (!\i2c|dataCounter [0] & \i2cROM|addressCounter [1])))) ) ) ) # ( \i2cROM|addressCounter [2] & ( !\i2cROM|addressCounter[0]~DUPLICATE_q  & ( (!\i2c|dataCounter [1] & (\i2c|dataCounter [0] & 
// (!\i2cROM|addressCounter[3]~DUPLICATE_q  $ (!\i2cROM|addressCounter [1])))) # (\i2c|dataCounter [1] & (!\i2cROM|addressCounter [1] & (!\i2c|dataCounter [0] $ (!\i2cROM|addressCounter[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\i2c|dataCounter [1]),
	.datab(!\i2c|dataCounter [0]),
	.datac(!\i2cROM|addressCounter[3]~DUPLICATE_q ),
	.datad(!\i2cROM|addressCounter [1]),
	.datae(!\i2cROM|addressCounter [2]),
	.dataf(!\i2cROM|addressCounter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Mux0~6 .extended_lut = "off";
defparam \i2c|Mux0~6 .lut_mask = 64'h0000162050042600;
defparam \i2c|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N30
cyclonev_lcell_comb \i2c|Mux0~1 (
// Equation(s):
// \i2c|Mux0~1_combout  = ( \i2cROM|addressCounter [2] & ( (!\i2cROM|addressCounter [1]) # (!\i2cROM|addressCounter [3]) ) ) # ( !\i2cROM|addressCounter [2] )

	.dataa(gnd),
	.datab(!\i2cROM|addressCounter [1]),
	.datac(gnd),
	.datad(!\i2cROM|addressCounter [3]),
	.datae(gnd),
	.dataf(!\i2cROM|addressCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Mux0~1 .extended_lut = "off";
defparam \i2c|Mux0~1 .lut_mask = 64'hFFFFFFFFFFCCFFCC;
defparam \i2c|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N21
cyclonev_lcell_comb \i2c|Mux0~0 (
// Equation(s):
// \i2c|Mux0~0_combout  = ( \i2cROM|addressCounter [2] & ( \i2cROM|addressCounter[0]~DUPLICATE_q  & ( (!\i2cROM|addressCounter[3]~DUPLICATE_q  & ((!\i2c|dataCounter [0] & ((!\i2c|dataCounter [1]) # (!\i2cROM|addressCounter [1]))) # (\i2c|dataCounter [0] & 
// ((\i2cROM|addressCounter [1]))))) ) ) ) # ( !\i2cROM|addressCounter [2] & ( \i2cROM|addressCounter[0]~DUPLICATE_q  & ( (!\i2cROM|addressCounter [1] & ((\i2cROM|addressCounter[3]~DUPLICATE_q ))) # (\i2cROM|addressCounter [1] & (\i2c|dataCounter [1] & 
// !\i2cROM|addressCounter[3]~DUPLICATE_q )) ) ) ) # ( \i2cROM|addressCounter [2] & ( !\i2cROM|addressCounter[0]~DUPLICATE_q  & ( (!\i2c|dataCounter [0] & (!\i2cROM|addressCounter[3]~DUPLICATE_q  & ((\i2cROM|addressCounter [1]) # (\i2c|dataCounter [1])))) # 
// (\i2c|dataCounter [0] & (!\i2c|dataCounter [1] & (!\i2cROM|addressCounter [1]))) ) ) ) # ( !\i2cROM|addressCounter [2] & ( !\i2cROM|addressCounter[0]~DUPLICATE_q  & ( (!\i2cROM|addressCounter [1] & (\i2c|dataCounter [1] & (\i2c|dataCounter [0] & 
// !\i2cROM|addressCounter[3]~DUPLICATE_q ))) # (\i2cROM|addressCounter [1] & (!\i2cROM|addressCounter[3]~DUPLICATE_q  $ (((\i2c|dataCounter [1] & \i2c|dataCounter [0]))))) ) ) )

	.dataa(!\i2c|dataCounter [1]),
	.datab(!\i2c|dataCounter [0]),
	.datac(!\i2cROM|addressCounter [1]),
	.datad(!\i2cROM|addressCounter[3]~DUPLICATE_q ),
	.datae(!\i2cROM|addressCounter [2]),
	.dataf(!\i2cROM|addressCounter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Mux0~0 .extended_lut = "off";
defparam \i2c|Mux0~0 .lut_mask = 64'h1E016C2005F0CB00;
defparam \i2c|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N42
cyclonev_lcell_comb \i2c|Mux0~2 (
// Equation(s):
// \i2c|Mux0~2_combout  = ( !\i2c|dataCounter [2] & ( (!\i2c|Add0~0_combout  & (((\i2c|Mux0~1_combout  & ((\i2c|dataCounter [0]) # (\i2c|dataCounter [1])))))) # (\i2c|Add0~0_combout  & (((\i2c|Mux0~0_combout )))) ) ) # ( \i2c|dataCounter [2] & ( 
// (!\i2c|Add0~0_combout  & (\i2c|dataCounter [1] & (((\i2c|Mux0~1_combout  & !\i2c|dataCounter [0]))))) # (\i2c|Add0~0_combout  & (((\i2c|Mux0~6_combout )))) ) )

	.dataa(!\i2c|dataCounter [1]),
	.datab(!\i2c|Add0~0_combout ),
	.datac(!\i2c|Mux0~6_combout ),
	.datad(!\i2c|Mux0~1_combout ),
	.datae(!\i2c|dataCounter [2]),
	.dataf(!\i2c|dataCounter [0]),
	.datag(!\i2c|Mux0~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Mux0~2 .extended_lut = "on";
defparam \i2c|Mux0~2 .lut_mask = 64'h0347034703CF0303;
defparam \i2c|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N6
cyclonev_lcell_comb \i2c|Selector4~1 (
// Equation(s):
// \i2c|Selector4~1_combout  = ( !\i2c|dataCounter [3] & ( ((!\i2c|currentState.idleState~q ) # (((\i2c|Mux0~2_combout  & \i2c|Selector4~0_combout )) # (\i2c|currentState.i2cInitialise~q ))) ) ) # ( \i2c|dataCounter [3] & ( (!\i2c|currentState.idleState~q ) 
// # (((\i2c|Mux0~9_combout  & (!\i2c|dataCounter [4] & \i2c|Selector4~0_combout ))) # (\i2c|currentState.i2cInitialise~q )) ) )

	.dataa(!\i2c|Mux0~9_combout ),
	.datab(!\i2c|currentState.idleState~q ),
	.datac(!\i2c|dataCounter [4]),
	.datad(!\i2c|currentState.i2cInitialise~q ),
	.datae(!\i2c|dataCounter [3]),
	.dataf(!\i2c|Selector4~0_combout ),
	.datag(!\i2c|Mux0~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector4~1 .extended_lut = "on";
defparam \i2c|Selector4~1 .lut_mask = 64'hCCFFCCFFCFFFDCFF;
defparam \i2c|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N7
dffeas \i2c|SDAOut (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|SDAOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|SDAOut .is_wysiwyg = "true";
defparam \i2c|SDAOut .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N33
cyclonev_lcell_comb \i2c|WideOr5 (
// Equation(s):
// \i2c|WideOr5~combout  = ( !\i2c|currentState.i2cAck1~DUPLICATE_q  & ( !\i2c|currentState.i2cAck2~q  & ( (!\i2c|currentState.i2cAck3~q  & !\i2c|currentState.i2cAck4~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|currentState.i2cAck3~q ),
	.datad(!\i2c|currentState.i2cAck4~q ),
	.datae(!\i2c|currentState.i2cAck1~DUPLICATE_q ),
	.dataf(!\i2c|currentState.i2cAck2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|WideOr5 .extended_lut = "off";
defparam \i2c|WideOr5 .lut_mask = 64'hF000000000000000;
defparam \i2c|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N35
dffeas \i2c|i2cSDAOut (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|WideOr5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|i2cSDAOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|i2cSDAOut .is_wysiwyg = "true";
defparam \i2c|i2cSDAOut .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clock_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pixel|pixelpll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pixel|pixelpll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "940.0 mhz";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 47;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 47;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 3;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 10;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pixel|pixelpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 9;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 8;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "55.294117 mhz";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pixel|pixelpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N0
cyclonev_lcell_comb \hSync|Add0~41 (
// Equation(s):
// \hSync|Add0~41_sumout  = SUM(( \hSync|hCounter [0] ) + ( VCC ) + ( !VCC ))
// \hSync|Add0~42  = CARRY(( \hSync|hCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hSync|hCounter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hSync|Add0~41_sumout ),
	.cout(\hSync|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \hSync|Add0~41 .extended_lut = "off";
defparam \hSync|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \hSync|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N2
dffeas \hSync|hCounter[0] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[0] .is_wysiwyg = "true";
defparam \hSync|hCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N3
cyclonev_lcell_comb \hSync|Add0~37 (
// Equation(s):
// \hSync|Add0~37_sumout  = SUM(( \hSync|hCounter [1] ) + ( GND ) + ( \hSync|Add0~42  ))
// \hSync|Add0~38  = CARRY(( \hSync|hCounter [1] ) + ( GND ) + ( \hSync|Add0~42  ))

	.dataa(!\hSync|hCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hSync|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hSync|Add0~37_sumout ),
	.cout(\hSync|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \hSync|Add0~37 .extended_lut = "off";
defparam \hSync|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \hSync|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N5
dffeas \hSync|hCounter[1] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[1] .is_wysiwyg = "true";
defparam \hSync|hCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N6
cyclonev_lcell_comb \hSync|Add0~33 (
// Equation(s):
// \hSync|Add0~33_sumout  = SUM(( \hSync|hCounter [2] ) + ( GND ) + ( \hSync|Add0~38  ))
// \hSync|Add0~34  = CARRY(( \hSync|hCounter [2] ) + ( GND ) + ( \hSync|Add0~38  ))

	.dataa(gnd),
	.datab(!\hSync|hCounter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hSync|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hSync|Add0~33_sumout ),
	.cout(\hSync|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \hSync|Add0~33 .extended_lut = "off";
defparam \hSync|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \hSync|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \hSync|hCounter[2] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[2] .is_wysiwyg = "true";
defparam \hSync|hCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N9
cyclonev_lcell_comb \hSync|Add0~1 (
// Equation(s):
// \hSync|Add0~1_sumout  = SUM(( \hSync|hCounter[3]~DUPLICATE_q  ) + ( GND ) + ( \hSync|Add0~34  ))
// \hSync|Add0~2  = CARRY(( \hSync|hCounter[3]~DUPLICATE_q  ) + ( GND ) + ( \hSync|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hSync|hCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hSync|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hSync|Add0~1_sumout ),
	.cout(\hSync|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \hSync|Add0~1 .extended_lut = "off";
defparam \hSync|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hSync|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N11
dffeas \hSync|hCounter[3]~DUPLICATE (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \hSync|hCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \hSync|Add0~45 (
// Equation(s):
// \hSync|Add0~45_sumout  = SUM(( \hSync|hCounter [4] ) + ( GND ) + ( \hSync|Add0~2  ))
// \hSync|Add0~46  = CARRY(( \hSync|hCounter [4] ) + ( GND ) + ( \hSync|Add0~2  ))

	.dataa(gnd),
	.datab(!\hSync|hCounter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hSync|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hSync|Add0~45_sumout ),
	.cout(\hSync|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \hSync|Add0~45 .extended_lut = "off";
defparam \hSync|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \hSync|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N14
dffeas \hSync|hCounter[4] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[4] .is_wysiwyg = "true";
defparam \hSync|hCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \hSync|Equal0~1 (
// Equation(s):
// \hSync|Equal0~1_combout  = ( !\hSync|hCounter [1] & ( !\hSync|hCounter [2] & ( (\hSync|hCounter [4] & !\hSync|hCounter [0]) ) ) )

	.dataa(gnd),
	.datab(!\hSync|hCounter [4]),
	.datac(!\hSync|hCounter [0]),
	.datad(gnd),
	.datae(!\hSync|hCounter [1]),
	.dataf(!\hSync|hCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hSync|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hSync|Equal0~1 .extended_lut = "off";
defparam \hSync|Equal0~1 .lut_mask = 64'h3030000000000000;
defparam \hSync|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N15
cyclonev_lcell_comb \hSync|Add0~17 (
// Equation(s):
// \hSync|Add0~17_sumout  = SUM(( \hSync|hCounter [5] ) + ( GND ) + ( \hSync|Add0~46  ))
// \hSync|Add0~18  = CARRY(( \hSync|hCounter [5] ) + ( GND ) + ( \hSync|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hSync|hCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hSync|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hSync|Add0~17_sumout ),
	.cout(\hSync|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hSync|Add0~17 .extended_lut = "off";
defparam \hSync|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hSync|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \hSync|hCounter[5] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[5] .is_wysiwyg = "true";
defparam \hSync|hCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \hSync|Add0~21 (
// Equation(s):
// \hSync|Add0~21_sumout  = SUM(( \hSync|hCounter [6] ) + ( GND ) + ( \hSync|Add0~18  ))
// \hSync|Add0~22  = CARRY(( \hSync|hCounter [6] ) + ( GND ) + ( \hSync|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hSync|hCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hSync|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hSync|Add0~21_sumout ),
	.cout(\hSync|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \hSync|Add0~21 .extended_lut = "off";
defparam \hSync|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hSync|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N20
dffeas \hSync|hCounter[6] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[6] .is_wysiwyg = "true";
defparam \hSync|hCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N21
cyclonev_lcell_comb \hSync|Add0~25 (
// Equation(s):
// \hSync|Add0~25_sumout  = SUM(( \hSync|hCounter [7] ) + ( GND ) + ( \hSync|Add0~22  ))
// \hSync|Add0~26  = CARRY(( \hSync|hCounter [7] ) + ( GND ) + ( \hSync|Add0~22  ))

	.dataa(!\hSync|hCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hSync|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hSync|Add0~25_sumout ),
	.cout(\hSync|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hSync|Add0~25 .extended_lut = "off";
defparam \hSync|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \hSync|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N23
dffeas \hSync|hCounter[7] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[7] .is_wysiwyg = "true";
defparam \hSync|hCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N24
cyclonev_lcell_comb \hSync|Add0~29 (
// Equation(s):
// \hSync|Add0~29_sumout  = SUM(( \hSync|hCounter [8] ) + ( GND ) + ( \hSync|Add0~26  ))
// \hSync|Add0~30  = CARRY(( \hSync|hCounter [8] ) + ( GND ) + ( \hSync|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hSync|hCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hSync|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hSync|Add0~29_sumout ),
	.cout(\hSync|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hSync|Add0~29 .extended_lut = "off";
defparam \hSync|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hSync|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N26
dffeas \hSync|hCounter[8] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[8] .is_wysiwyg = "true";
defparam \hSync|hCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N27
cyclonev_lcell_comb \hSync|Add0~13 (
// Equation(s):
// \hSync|Add0~13_sumout  = SUM(( \hSync|hCounter [9] ) + ( GND ) + ( \hSync|Add0~30  ))
// \hSync|Add0~14  = CARRY(( \hSync|hCounter [9] ) + ( GND ) + ( \hSync|Add0~30  ))

	.dataa(!\hSync|hCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hSync|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hSync|Add0~13_sumout ),
	.cout(\hSync|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hSync|Add0~13 .extended_lut = "off";
defparam \hSync|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \hSync|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N29
dffeas \hSync|hCounter[9] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[9] .is_wysiwyg = "true";
defparam \hSync|hCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \hSync|Add0~5 (
// Equation(s):
// \hSync|Add0~5_sumout  = SUM(( \hSync|hCounter [10] ) + ( GND ) + ( \hSync|Add0~14  ))
// \hSync|Add0~6  = CARRY(( \hSync|hCounter [10] ) + ( GND ) + ( \hSync|Add0~14  ))

	.dataa(gnd),
	.datab(!\hSync|hCounter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hSync|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hSync|Add0~5_sumout ),
	.cout(\hSync|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \hSync|Add0~5 .extended_lut = "off";
defparam \hSync|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \hSync|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N32
dffeas \hSync|hCounter[10] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[10] .is_wysiwyg = "true";
defparam \hSync|hCounter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N10
dffeas \hSync|hCounter[3] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[3] .is_wysiwyg = "true";
defparam \hSync|hCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \hSync|Equal0~0 (
// Equation(s):
// \hSync|Equal0~0_combout  = ( \hSync|hCounter [9] & ( !\hSync|hCounter [8] & ( (\hSync|hCounter [6] & (!\hSync|hCounter [5] & \hSync|hCounter [7])) ) ) )

	.dataa(!\hSync|hCounter [6]),
	.datab(!\hSync|hCounter [5]),
	.datac(!\hSync|hCounter [7]),
	.datad(gnd),
	.datae(!\hSync|hCounter [9]),
	.dataf(!\hSync|hCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hSync|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hSync|Equal0~0 .extended_lut = "off";
defparam \hSync|Equal0~0 .lut_mask = 64'h0000040400000000;
defparam \hSync|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N33
cyclonev_lcell_comb \hSync|Add0~9 (
// Equation(s):
// \hSync|Add0~9_sumout  = SUM(( \hSync|hCounter [11] ) + ( GND ) + ( \hSync|Add0~6  ))

	.dataa(!\hSync|hCounter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hSync|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hSync|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hSync|Add0~9 .extended_lut = "off";
defparam \hSync|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \hSync|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N34
dffeas \hSync|hCounter[11] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|hCounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|hCounter[11] .is_wysiwyg = "true";
defparam \hSync|hCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \hSync|Equal0~2 (
// Equation(s):
// \hSync|Equal0~2_combout  = ( \hSync|Equal0~0_combout  & ( !\hSync|hCounter [11] & ( (\hSync|Equal0~1_combout  & (!\hSync|hCounter [10] & !\hSync|hCounter [3])) ) ) )

	.dataa(!\hSync|Equal0~1_combout ),
	.datab(!\hSync|hCounter [10]),
	.datac(!\hSync|hCounter [3]),
	.datad(gnd),
	.datae(!\hSync|Equal0~0_combout ),
	.dataf(!\hSync|hCounter [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hSync|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hSync|Equal0~2 .extended_lut = "off";
defparam \hSync|Equal0~2 .lut_mask = 64'h0000404000000000;
defparam \hSync|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \hSync|de~0 (
// Equation(s):
// \hSync|de~0_combout  = ( !\hSync|Equal0~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\hSync|Equal0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hSync|de~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hSync|de~0 .extended_lut = "off";
defparam \hSync|de~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \hSync|de~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N37
dffeas \hSync|de (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hSync|de~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|de~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|de .is_wysiwyg = "true";
defparam \hSync|de .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N38
dffeas \hSync|pulseReg (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hSync|Equal0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hSync|pulseReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hSync|pulseReg .is_wysiwyg = "true";
defparam \hSync|pulseReg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \vSync|Add0~17 (
// Equation(s):
// \vSync|Add0~17_sumout  = SUM(( \vSync|vCounter [0] ) + ( VCC ) + ( !VCC ))
// \vSync|Add0~18  = CARRY(( \vSync|vCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vSync|vCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vSync|Add0~17_sumout ),
	.cout(\vSync|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vSync|Add0~17 .extended_lut = "off";
defparam \vSync|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \vSync|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N1
dffeas \vSync|vCounter[0] (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[0] .is_wysiwyg = "true";
defparam \vSync|vCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \vSync|Add0~21 (
// Equation(s):
// \vSync|Add0~21_sumout  = SUM(( \vSync|vCounter [1] ) + ( GND ) + ( \vSync|Add0~18  ))
// \vSync|Add0~22  = CARRY(( \vSync|vCounter [1] ) + ( GND ) + ( \vSync|Add0~18  ))

	.dataa(!\vSync|vCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vSync|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vSync|Add0~21_sumout ),
	.cout(\vSync|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vSync|Add0~21 .extended_lut = "off";
defparam \vSync|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vSync|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \vSync|vCounter[1] (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[1] .is_wysiwyg = "true";
defparam \vSync|vCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \vSync|Add0~13 (
// Equation(s):
// \vSync|Add0~13_sumout  = SUM(( \vSync|vCounter [2] ) + ( GND ) + ( \vSync|Add0~22  ))
// \vSync|Add0~14  = CARRY(( \vSync|vCounter [2] ) + ( GND ) + ( \vSync|Add0~22  ))

	.dataa(gnd),
	.datab(!\vSync|vCounter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vSync|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vSync|Add0~13_sumout ),
	.cout(\vSync|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vSync|Add0~13 .extended_lut = "off";
defparam \vSync|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vSync|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N8
dffeas \vSync|vCounter[2] (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[2] .is_wysiwyg = "true";
defparam \vSync|vCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \vSync|Add0~29 (
// Equation(s):
// \vSync|Add0~29_sumout  = SUM(( \vSync|vCounter [3] ) + ( GND ) + ( \vSync|Add0~14  ))
// \vSync|Add0~30  = CARRY(( \vSync|vCounter [3] ) + ( GND ) + ( \vSync|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vSync|vCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vSync|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vSync|Add0~29_sumout ),
	.cout(\vSync|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vSync|Add0~29 .extended_lut = "off";
defparam \vSync|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vSync|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N11
dffeas \vSync|vCounter[3] (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[3] .is_wysiwyg = "true";
defparam \vSync|vCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \vSync|Add0~25 (
// Equation(s):
// \vSync|Add0~25_sumout  = SUM(( \vSync|vCounter [4] ) + ( GND ) + ( \vSync|Add0~30  ))
// \vSync|Add0~26  = CARRY(( \vSync|vCounter [4] ) + ( GND ) + ( \vSync|Add0~30  ))

	.dataa(gnd),
	.datab(!\vSync|vCounter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vSync|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vSync|Add0~25_sumout ),
	.cout(\vSync|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vSync|Add0~25 .extended_lut = "off";
defparam \vSync|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vSync|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N14
dffeas \vSync|vCounter[4] (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[4] .is_wysiwyg = "true";
defparam \vSync|vCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \vSync|Add0~1 (
// Equation(s):
// \vSync|Add0~1_sumout  = SUM(( \vSync|vCounter [5] ) + ( GND ) + ( \vSync|Add0~26  ))
// \vSync|Add0~2  = CARRY(( \vSync|vCounter [5] ) + ( GND ) + ( \vSync|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vSync|vCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vSync|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vSync|Add0~1_sumout ),
	.cout(\vSync|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vSync|Add0~1 .extended_lut = "off";
defparam \vSync|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vSync|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N17
dffeas \vSync|vCounter[5] (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[5] .is_wysiwyg = "true";
defparam \vSync|vCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \vSync|Add0~33 (
// Equation(s):
// \vSync|Add0~33_sumout  = SUM(( \vSync|vCounter [6] ) + ( GND ) + ( \vSync|Add0~2  ))
// \vSync|Add0~34  = CARRY(( \vSync|vCounter [6] ) + ( GND ) + ( \vSync|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vSync|vCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vSync|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vSync|Add0~33_sumout ),
	.cout(\vSync|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vSync|Add0~33 .extended_lut = "off";
defparam \vSync|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vSync|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N19
dffeas \vSync|vCounter[6] (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[6] .is_wysiwyg = "true";
defparam \vSync|vCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \vSync|Add0~37 (
// Equation(s):
// \vSync|Add0~37_sumout  = SUM(( \vSync|vCounter [7] ) + ( GND ) + ( \vSync|Add0~34  ))
// \vSync|Add0~38  = CARRY(( \vSync|vCounter [7] ) + ( GND ) + ( \vSync|Add0~34  ))

	.dataa(!\vSync|vCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vSync|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vSync|Add0~37_sumout ),
	.cout(\vSync|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vSync|Add0~37 .extended_lut = "off";
defparam \vSync|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \vSync|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N23
dffeas \vSync|vCounter[7] (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[7] .is_wysiwyg = "true";
defparam \vSync|vCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \vSync|Add0~41 (
// Equation(s):
// \vSync|Add0~41_sumout  = SUM(( \vSync|vCounter [8] ) + ( GND ) + ( \vSync|Add0~38  ))
// \vSync|Add0~42  = CARRY(( \vSync|vCounter [8] ) + ( GND ) + ( \vSync|Add0~38  ))

	.dataa(gnd),
	.datab(!\vSync|vCounter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vSync|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vSync|Add0~41_sumout ),
	.cout(\vSync|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vSync|Add0~41 .extended_lut = "off";
defparam \vSync|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vSync|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N25
dffeas \vSync|vCounter[8] (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[8] .is_wysiwyg = "true";
defparam \vSync|vCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \vSync|Add0~45 (
// Equation(s):
// \vSync|Add0~45_sumout  = SUM(( \vSync|vCounter[9]~DUPLICATE_q  ) + ( GND ) + ( \vSync|Add0~42  ))
// \vSync|Add0~46  = CARRY(( \vSync|vCounter[9]~DUPLICATE_q  ) + ( GND ) + ( \vSync|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vSync|vCounter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vSync|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vSync|Add0~45_sumout ),
	.cout(\vSync|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vSync|Add0~45 .extended_lut = "off";
defparam \vSync|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \vSync|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N29
dffeas \vSync|vCounter[9]~DUPLICATE (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vSync|vCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \vSync|Add0~5 (
// Equation(s):
// \vSync|Add0~5_sumout  = SUM(( \vSync|vCounter [10] ) + ( GND ) + ( \vSync|Add0~46  ))
// \vSync|Add0~6  = CARRY(( \vSync|vCounter [10] ) + ( GND ) + ( \vSync|Add0~46  ))

	.dataa(gnd),
	.datab(!\vSync|vCounter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vSync|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vSync|Add0~5_sumout ),
	.cout(\vSync|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vSync|Add0~5 .extended_lut = "off";
defparam \vSync|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vSync|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N32
dffeas \vSync|vCounter[10] (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[10] .is_wysiwyg = "true";
defparam \vSync|vCounter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N35
dffeas \vSync|vCounter[11] (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[11] .is_wysiwyg = "true";
defparam \vSync|vCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \vSync|Add0~9 (
// Equation(s):
// \vSync|Add0~9_sumout  = SUM(( \vSync|vCounter [11] ) + ( GND ) + ( \vSync|Add0~6  ))

	.dataa(!\vSync|vCounter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vSync|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vSync|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vSync|Add0~9 .extended_lut = "off";
defparam \vSync|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vSync|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N34
dffeas \vSync|vCounter[11]~DUPLICATE (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \vSync|vCounter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N7
dffeas \vSync|vCounter[2]~DUPLICATE (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vSync|vCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N4
dffeas \vSync|vCounter[1]~DUPLICATE (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vSync|vCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \vSync|Equal0~0 (
// Equation(s):
// \vSync|Equal0~0_combout  = ( !\vSync|vCounter[1]~DUPLICATE_q  & ( !\vSync|vCounter [4] & ( (!\vSync|vCounter[2]~DUPLICATE_q  & (!\vSync|vCounter [3] & !\vSync|vCounter [0])) ) ) )

	.dataa(!\vSync|vCounter[2]~DUPLICATE_q ),
	.datab(!\vSync|vCounter [3]),
	.datac(gnd),
	.datad(!\vSync|vCounter [0]),
	.datae(!\vSync|vCounter[1]~DUPLICATE_q ),
	.dataf(!\vSync|vCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vSync|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vSync|Equal0~0 .extended_lut = "off";
defparam \vSync|Equal0~0 .lut_mask = 64'h8800000000000000;
defparam \vSync|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N28
dffeas \vSync|vCounter[9] (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vSync|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|vCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|vCounter[9] .is_wysiwyg = "true";
defparam \vSync|vCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \vSync|Equal0~1 (
// Equation(s):
// \vSync|Equal0~1_combout  = ( !\vSync|vCounter [6] & ( !\vSync|vCounter [9] & ( (!\vSync|vCounter [7] & \vSync|vCounter [8]) ) ) )

	.dataa(!\vSync|vCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vSync|vCounter [8]),
	.datae(!\vSync|vCounter [6]),
	.dataf(!\vSync|vCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vSync|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vSync|Equal0~1 .extended_lut = "off";
defparam \vSync|Equal0~1 .lut_mask = 64'h00AA000000000000;
defparam \vSync|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \vSync|Equal0~2 (
// Equation(s):
// \vSync|Equal0~2_combout  = ( \vSync|Equal0~1_combout  & ( !\vSync|vCounter [5] & ( (\vSync|vCounter [10] & (!\vSync|vCounter[11]~DUPLICATE_q  & \vSync|Equal0~0_combout )) ) ) )

	.dataa(!\vSync|vCounter [10]),
	.datab(!\vSync|vCounter[11]~DUPLICATE_q ),
	.datac(!\vSync|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\vSync|Equal0~1_combout ),
	.dataf(!\vSync|vCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vSync|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vSync|Equal0~2 .extended_lut = "off";
defparam \vSync|Equal0~2 .lut_mask = 64'h0000040400000000;
defparam \vSync|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N43
dffeas \vSync|pulseReg (
	.clk(\hSync|pulseReg~q ),
	.d(\vSync|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vSync|pulseReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vSync|pulseReg .is_wysiwyg = "true";
defparam \vSync|pulseReg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N27
cyclonev_lcell_comb \dataWrite_module|outputReg[0]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[0]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N29
dffeas \dataWrite_module|outputReg[0] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[0] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N33
cyclonev_lcell_comb \dataWrite_module|outputReg[1]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[1]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N35
dffeas \dataWrite_module|outputReg[1] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[1] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \dataWrite_module|outputReg[2]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[2]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N13
dffeas \dataWrite_module|outputReg[2] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[2] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \dataWrite_module|outputReg[3]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[3]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[3]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[3]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N7
dffeas \dataWrite_module|outputReg[3] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[3] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N0
cyclonev_lcell_comb \dataWrite_module|outputReg[4]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[4]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[4]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N1
dffeas \dataWrite_module|outputReg[4] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[4] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N15
cyclonev_lcell_comb \dataWrite_module|outputReg[5]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[5]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[5]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N17
dffeas \dataWrite_module|outputReg[5] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[5] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N30
cyclonev_lcell_comb \dataWrite_module|outputReg[6]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[6]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[6]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[6]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N32
dffeas \dataWrite_module|outputReg[6] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[6] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \dataWrite_module|outputReg[7]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[7]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[7]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[7]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N37
dffeas \dataWrite_module|outputReg[7] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[7] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N39
cyclonev_lcell_comb \dataWrite_module|outputReg[8]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[8]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N40
dffeas \dataWrite_module|outputReg[8] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[8] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \dataWrite_module|outputReg[9]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[9]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[9]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[9]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N34
dffeas \dataWrite_module|outputReg[9] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[9] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N42
cyclonev_lcell_comb \dataWrite_module|outputReg[10]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[10]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N44
dffeas \dataWrite_module|outputReg[10] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[10] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N36
cyclonev_lcell_comb \dataWrite_module|outputReg[11]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[11]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[11]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[11]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N37
dffeas \dataWrite_module|outputReg[11] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[11] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N48
cyclonev_lcell_comb \dataWrite_module|outputReg[12]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[12]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N49
dffeas \dataWrite_module|outputReg[12] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[12] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N36
cyclonev_lcell_comb \dataWrite_module|outputReg[13]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[13]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[13]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[13]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N38
dffeas \dataWrite_module|outputReg[13] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[13] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N9
cyclonev_lcell_comb \dataWrite_module|outputReg[14]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[14]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N11
dffeas \dataWrite_module|outputReg[14] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[14] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N6
cyclonev_lcell_comb \dataWrite_module|outputReg[15]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[15]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[15]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[15]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N7
dffeas \dataWrite_module|outputReg[15] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[15] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N39
cyclonev_lcell_comb \dataWrite_module|outputReg[16]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[16]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N41
dffeas \dataWrite_module|outputReg[16] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[16] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N0
cyclonev_lcell_comb \dataWrite_module|outputReg[17]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[17]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[17]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[17]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N1
dffeas \dataWrite_module|outputReg[17] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[17] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N0
cyclonev_lcell_comb \dataWrite_module|outputReg[18]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[18]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N1
dffeas \dataWrite_module|outputReg[18] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[18] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N51
cyclonev_lcell_comb \dataWrite_module|outputReg[19]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[19]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[19]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[19]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N53
dffeas \dataWrite_module|outputReg[19] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[19] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N45
cyclonev_lcell_comb \dataWrite_module|outputReg[20]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[20]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N47
dffeas \dataWrite_module|outputReg[20] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[20] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N30
cyclonev_lcell_comb \dataWrite_module|outputReg[21]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[21]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[21]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[21]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N32
dffeas \dataWrite_module|outputReg[21] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[21] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N39
cyclonev_lcell_comb \dataWrite_module|outputReg[22]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[22]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N41
dffeas \dataWrite_module|outputReg[22] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[22] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N9
cyclonev_lcell_comb \dataWrite_module|outputReg[23]~feeder (
// Equation(s):
// \dataWrite_module|outputReg[23]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[23]~feeder .extended_lut = "off";
defparam \dataWrite_module|outputReg[23]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dataWrite_module|outputReg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N11
dffeas \dataWrite_module|outputReg[23] (
	.clk(\pixel|pixelpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dataWrite_module|outputReg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[23] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N24
cyclonev_lcell_comb \i2c|WideOr3 (
// Equation(s):
// \i2c|WideOr3~combout  = ( !\i2c|currentState.i2cShift~q  & ( !\i2c|currentState.i2cStop1~DUPLICATE_q  & ( (!\i2c|currentState.i2cClockLow~DUPLICATE_q  & (!\i2c|currentState.i2cAck4~q  & (!\i2c|currentState.i2cEnable~q  & 
// !\i2c|currentState.i2cAck1~DUPLICATE_q ))) ) ) )

	.dataa(!\i2c|currentState.i2cClockLow~DUPLICATE_q ),
	.datab(!\i2c|currentState.i2cAck4~q ),
	.datac(!\i2c|currentState.i2cEnable~q ),
	.datad(!\i2c|currentState.i2cAck1~DUPLICATE_q ),
	.datae(!\i2c|currentState.i2cShift~q ),
	.dataf(!\i2c|currentState.i2cStop1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|WideOr3 .extended_lut = "off";
defparam \i2c|WideOr3 .lut_mask = 64'h8000000000000000;
defparam \i2c|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N25
dffeas \i2c|SCL (
	.clk(\i2c|clockDivider|clk~q ),
	.d(\i2c|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|SCL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|SCL .is_wysiwyg = "true";
defparam \i2c|SCL .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \key0~input (
	.i(key0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key0~input_o ));
// synopsys translate_off
defparam \key0~input .bus_hold = "false";
defparam \key0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \key1~input (
	.i(key1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key1~input_o ));
// synopsys translate_off
defparam \key1~input .bus_hold = "false";
defparam \key1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \sw[0]~input (
	.i(sw[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[0]~input_o ));
// synopsys translate_off
defparam \sw[0]~input .bus_hold = "false";
defparam \sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \sw[1]~input (
	.i(sw[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[1]~input_o ));
// synopsys translate_off
defparam \sw[1]~input .bus_hold = "false";
defparam \sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \sw[2]~input (
	.i(sw[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[2]~input_o ));
// synopsys translate_off
defparam \sw[2]~input .bus_hold = "false";
defparam \sw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \sw[3]~input (
	.i(sw[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[3]~input_o ));
// synopsys translate_off
defparam \sw[3]~input .bus_hold = "false";
defparam \sw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y36_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
