// Seed: 4244846687
module module_0 (
    input uwire id_0
    , id_5,
    output tri id_1,
    input tri id_2,
    input supply1 id_3
);
  assign id_5 = id_0 && 1'b0;
  wire id_6;
  assign module_1.id_5 = 0;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_16 = 1 ? id_11 : id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input wire id_4,
    input uwire id_5,
    output wand id_6
    , id_17,
    output tri id_7,
    input wand id_8,
    input wand id_9,
    input uwire id_10,
    input tri0 id_11,
    output tri0 id_12,
    output tri id_13,
    inout wor id_14,
    input wor id_15
);
  wire id_18;
  wand id_19 = 1, id_20;
  assign id_14 = 1;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_15,
      id_4
  );
endmodule
