{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 11:26:52 2012 " "Info: Processing started: Thu May 03 11:26:52 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NoCSimp -c rev6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NoCSimp -c rev6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_m.v(37) " "Warning (10268): Verilog HDL information at input_m.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_m.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file input_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 InPort " "Info: Found entity 1: InPort" {  } { { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "output_m.v(37) " "Warning (10268): Verilog HDL information at output_m.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "output_m.v" "" { Text "C:/data/training/NoCSimp_stat/output_m.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_m.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file output_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutPort " "Info: Found entity 1: OutPort" {  } { { "output_m.v" "" { Text "C:/data/training/NoCSimp_stat/output_m.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nocsimp3_m_inout.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file nocsimp3_m_inout.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NoCSimp3_m_inout " "Info: Found entity 1: NoCSimp3_m_inout" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nocsimp3_sw.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file nocsimp3_sw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NoCSimp3_sw " "Info: Found entity 1: NoCSimp3_sw" {  } { { "NoCSimp3_sw.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/NoCSimp3_sw.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4sw_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4sw_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4sw_1 " "Info: Found entity 1: 4sw_1" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "4sw_1 " "Info: Elaborating entity \"4sw_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "dataInL30\[36..0\] " "Warning: Pin \"dataInL30\[36..0\]\" overlaps another pin, block, or symbol" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 608 576 744 624 "dataInL30\[36..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoCSimp3_sw NoCSimp3_sw:sw0 " "Info: Elaborating entity \"NoCSimp3_sw\" for hierarchy \"NoCSimp3_sw:sw0\"" {  } { { "4sw_1.bdf" "sw0" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { -8 176 400 312 "sw0" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InPort NoCSimp3_sw:sw0\|InPort:Input " "Info: Elaborating entity \"InPort\" for hierarchy \"NoCSimp3_sw:sw0\|InPort:Input\"" {  } { { "NoCSimp3_sw.bdf" "Input" { Schematic "C:/data/training/NoCSimp_stat/NoCSimp3_sw.bdf" { { -360 -120 216 -104 "Input" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 input_m.v(57) " "Warning (10230): Verilog HDL assignment warning at input_m.v(57): truncated value with size 32 to match size of target (3)" {  } { { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fifo.v 1 1 " "Warning: Using design file fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Info: Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/data/training/NoCSimp_stat/fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo NoCSimp3_sw:sw0\|fifo:inst " "Info: Elaborating entity \"fifo\" for hierarchy \"NoCSimp3_sw:sw0\|fifo:inst\"" {  } { { "NoCSimp3_sw.bdf" "inst" { Schematic "C:/data/training/NoCSimp_stat/NoCSimp3_sw.bdf" { { -288 376 536 -144 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "scfifo C:/data/training/NoCSimp_stat/megafunctions/scfifo.tdf " "Warning: Entity \"scfifo\" obtained from \"C:/data/training/NoCSimp_stat/megafunctions/scfifo.tdf\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "megafunctions/scfifo.tdf 1 1 " "Warning: Using design file megafunctions/scfifo.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Info: Found entity 1: scfifo" {  } { { "scfifo.tdf" "" { Text "C:/data/training/NoCSimp_stat/megafunctions/scfifo.tdf" 236 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "C:/data/training/NoCSimp_stat/fifo.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bn71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_bn71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bn71 " "Info: Found entity 1: scfifo_bn71" {  } { { "db/scfifo_bn71.tdf" "" { Text "C:/data/training/NoCSimp_stat/db/scfifo_bn71.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bn71 NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated " "Info: Elaborating entity \"scfifo_bn71\" for hierarchy \"NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "C:/data/training/NoCSimp_stat/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_et71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_et71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_et71 " "Info: Found entity 1: a_dpfifo_et71" {  } { { "db/a_dpfifo_et71.tdf" "" { Text "C:/data/training/NoCSimp_stat/db/a_dpfifo_et71.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_et71 NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo " "Info: Elaborating entity \"a_dpfifo_et71\" for hierarchy \"NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\"" {  } { { "db/scfifo_bn71.tdf" "dpfifo" { Text "C:/data/training/NoCSimp_stat/db/scfifo_bn71.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4mf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4mf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4mf1 " "Info: Found entity 1: altsyncram_4mf1" {  } { { "db/altsyncram_4mf1.tdf" "" { Text "C:/data/training/NoCSimp_stat/db/altsyncram_4mf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4mf1 NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\|altsyncram_4mf1:FIFOram " "Info: Elaborating entity \"altsyncram_4mf1\" for hierarchy \"NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\|altsyncram_4mf1:FIFOram\"" {  } { { "db/a_dpfifo_et71.tdf" "FIFOram" { Text "C:/data/training/NoCSimp_stat/db/a_dpfifo_et71.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vn8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_vn8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vn8 " "Info: Found entity 1: cmpr_vn8" {  } { { "db/cmpr_vn8.tdf" "" { Text "C:/data/training/NoCSimp_stat/db/cmpr_vn8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vn8 NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\|cmpr_vn8:almost_full_comparer " "Info: Elaborating entity \"cmpr_vn8\" for hierarchy \"NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\|cmpr_vn8:almost_full_comparer\"" {  } { { "db/a_dpfifo_et71.tdf" "almost_full_comparer" { Text "C:/data/training/NoCSimp_stat/db/a_dpfifo_et71.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vn8 NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\|cmpr_vn8:three_comparison " "Info: Elaborating entity \"cmpr_vn8\" for hierarchy \"NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\|cmpr_vn8:three_comparison\"" {  } { { "db/a_dpfifo_et71.tdf" "three_comparison" { Text "C:/data/training/NoCSimp_stat/db/a_dpfifo_et71.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_cjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjb " "Info: Found entity 1: cntr_cjb" {  } { { "db/cntr_cjb.tdf" "" { Text "C:/data/training/NoCSimp_stat/db/cntr_cjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cjb NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\|cntr_cjb:rd_ptr_msb " "Info: Elaborating entity \"cntr_cjb\" for hierarchy \"NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\|cntr_cjb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_et71.tdf" "rd_ptr_msb" { Text "C:/data/training/NoCSimp_stat/db/a_dpfifo_et71.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_pj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pj7 " "Info: Found entity 1: cntr_pj7" {  } { { "db/cntr_pj7.tdf" "" { Text "C:/data/training/NoCSimp_stat/db/cntr_pj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pj7 NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\|cntr_pj7:usedw_counter " "Info: Elaborating entity \"cntr_pj7\" for hierarchy \"NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\|cntr_pj7:usedw_counter\"" {  } { { "db/a_dpfifo_et71.tdf" "usedw_counter" { Text "C:/data/training/NoCSimp_stat/db/a_dpfifo_et71.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djb " "Info: Found entity 1: cntr_djb" {  } { { "db/cntr_djb.tdf" "" { Text "C:/data/training/NoCSimp_stat/db/cntr_djb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djb NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\|cntr_djb:wr_ptr " "Info: Elaborating entity \"cntr_djb\" for hierarchy \"NoCSimp3_sw:sw0\|fifo:inst\|scfifo:scfifo_component\|scfifo_bn71:auto_generated\|a_dpfifo_et71:dpfifo\|cntr_djb:wr_ptr\"" {  } { { "db/a_dpfifo_et71.tdf" "wr_ptr" { Text "C:/data/training/NoCSimp_stat/db/a_dpfifo_et71.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutPort NoCSimp3_sw:sw0\|OutPort:Output " "Info: Elaborating entity \"OutPort\" for hierarchy \"NoCSimp3_sw:sw0\|OutPort:Output\"" {  } { { "NoCSimp3_sw.bdf" "Output" { Schematic "C:/data/training/NoCSimp_stat/NoCSimp3_sw.bdf" { { -368 888 1240 -144 "Output" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port output_m.v(30) " "Warning (10036): Verilog HDL or VHDL warning at output_m.v(30): object \"port\" assigned a value but never read" {  } { { "output_m.v" "" { Text "C:/data/training/NoCSimp_stat/output_m.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL\[3\] GND " "Warning (13410): Pin \"dataOutL\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 160 400 576 176 "dataOutL\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL\[2\] VCC " "Warning (13410): Pin \"dataOutL\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 160 400 576 176 "dataOutL\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL\[1\] GND " "Warning (13410): Pin \"dataOutL\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 160 400 576 176 "dataOutL\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL\[0\] VCC " "Warning (13410): Pin \"dataOutL\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 160 400 576 176 "dataOutL\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL22\[3\] GND " "Warning (13410): Pin \"dataOutL22\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 608 400 583 624 "dataOutL22\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL22\[2\] VCC " "Warning (13410): Pin \"dataOutL22\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 608 400 583 624 "dataOutL22\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL22\[1\] GND " "Warning (13410): Pin \"dataOutL22\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 608 400 583 624 "dataOutL22\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL22\[0\] VCC " "Warning (13410): Pin \"dataOutL22\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 608 400 583 624 "dataOutL22\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL39\[3\] GND " "Warning (13410): Pin \"dataOutL39\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 608 968 1151 624 "dataOutL39\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL39\[2\] VCC " "Warning (13410): Pin \"dataOutL39\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 608 968 1151 624 "dataOutL39\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL39\[1\] GND " "Warning (13410): Pin \"dataOutL39\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 608 968 1151 624 "dataOutL39\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL39\[0\] VCC " "Warning (13410): Pin \"dataOutL39\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 608 968 1151 624 "dataOutL39\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL9\[3\] GND " "Warning (13410): Pin \"dataOutL9\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 160 968 1145 176 "dataOutL9\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL9\[2\] VCC " "Warning (13410): Pin \"dataOutL9\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 160 968 1145 176 "dataOutL9\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL9\[1\] GND " "Warning (13410): Pin \"dataOutL9\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 160 968 1145 176 "dataOutL9\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL9\[0\] VCC " "Warning (13410): Pin \"dataOutL9\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 160 968 1145 176 "dataOutL9\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/data/training/NoCSimp_stat/rev6.map.smsg " "Info: Generated suppressed messages file C:/data/training/NoCSimp_stat/rev6.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1572 " "Info: Implemented 1572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "158 " "Info: Implemented 158 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "156 " "Info: Implemented 156 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1110 " "Info: Implemented 1110 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "148 " "Info: Implemented 148 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 11:27:14 2012 " "Info: Processing ended: Thu May 03 11:27:14 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
