
---------- Begin Simulation Statistics ----------
final_tick                               109780932000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207399                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714728                       # Number of bytes of host memory used
host_op_rate                                   226354                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   482.16                       # Real time elapsed on the host
host_tick_rate                              227683991                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109781                       # Number of seconds simulated
sim_ticks                                109780932000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.964402                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8063008                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8673221                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88894                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15819004                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551058                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263177                       # Number of indirect misses.
system.cpu.branchPred.lookups                19659392                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050651                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          986                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.097809                       # CPI: cycles per instruction
system.cpu.discardedOps                        430730                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49082835                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17523552                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083700                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3301107                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.910905                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        109780932                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       106479825                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        42723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         89967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          788                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       105850                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            790                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9302                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42218                       # Transaction distribution
system.membus.trans_dist::CleanEvict              505                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37942                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37942                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9302                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       137211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 137211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5725568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5725568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47244                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47244    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47244                       # Request fanout histogram
system.membus.respLayer1.occupancy          255183250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           258839000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             15671                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        90773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          610                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4039                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37960                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37960                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           998                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14673                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       156875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                159481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       102912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6476032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6578944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           43203                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2701952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            96834                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008344                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091192                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  96028     99.17%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    804      0.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              96834                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          204180000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         157899999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2994999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  480                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5905                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6385                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 480                       # number of overall hits
system.l2.overall_hits::.cpu.data                5905                       # number of overall hits
system.l2.overall_hits::total                    6385                       # number of overall hits
system.l2.demand_misses::.cpu.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46728                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47246                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               518                       # number of overall misses
system.l2.overall_misses::.cpu.data             46728                       # number of overall misses
system.l2.overall_misses::total                 47246                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50187000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5051763000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5101950000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50187000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5051763000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5101950000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            52633                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53631                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           52633                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53631                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.519038                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.887808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880946                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.519038                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.887808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880946                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96886.100386                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108109.976888                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107986.919528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96886.100386                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108109.976888                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107986.919528                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               42218                       # number of writebacks
system.l2.writebacks::total                     42218                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47244                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47244                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39773000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4117136000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4156909000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39773000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4117136000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4156909000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.518036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.887789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880908                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.518036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.887789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.880908                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76930.367505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88110.428660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87988.083143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76930.367505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88110.428660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87988.083143                       # average overall mshr miss latency
system.l2.replacements                          43203                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48555                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48555                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          606                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              606                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          606                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          606                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          310                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           310                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37942                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4064262000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4064262000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107117.758684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107117.758684                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3305422000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3305422000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87117.758684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87117.758684                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            480                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                480                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50187000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50187000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.519038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.519038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96886.100386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96886.100386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39773000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39773000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.518036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.518036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76930.367505                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76930.367505                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    987501000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    987501000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.598787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.598787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112394.832688                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112394.832688                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8785                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8785                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    811714000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    811714000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.598719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.598719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92397.723392                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92397.723392                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4054.483116                       # Cycle average of tags in use
system.l2.tags.total_refs                      105524                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47299                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.230999                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.676295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        14.196026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4032.610795                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.984524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989864                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1198                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    893987                       # Number of tag accesses
system.l2.tags.data_accesses                   893987                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2990528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3023616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2701952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2701952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           46727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               47244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        42218                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              42218                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            301400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          27240869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              27542269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       301400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           301400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24612216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24612216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24612216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           301400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         27240869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             52154485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     42218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001429176750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2368                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2368                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              164310                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39860                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47244                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      42218                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47244                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    42218                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2622                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    842753750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  236200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1728503750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17839.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36589.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19220                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27206                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47244                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                42218                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.078279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.491202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   134.663770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24188     56.23%     56.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13468     31.31%     87.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2945      6.85%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1010      2.35%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          589      1.37%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          287      0.67%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          205      0.48%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          127      0.30%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          194      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43013                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.949324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.084254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.548248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2367     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2368                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.822213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.805228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.760826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              311     13.13%     13.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1856     78.38%     91.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              201      8.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2368                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3023360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2700992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3023616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2701952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        27.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     27.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  109778785000                       # Total gap between requests
system.mem_ctrls.avgGap                    1227099.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2990272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2700992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 301400.246811531892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 27238537.198791500181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24603471.211193580180                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        46727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        42218                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13248500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1715255250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2527853025250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25625.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36708.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59876190.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            149447340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             79429350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           164077200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          109291140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8665809360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26076839940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20196433920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55441328250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.017832                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  52252623250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3665740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  53862568750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            157694040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             83804985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           173216400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          111008520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8665809360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27283744830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19180092960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55655371095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.967559                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49596529500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3665740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  56518662500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    109780932000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27000203                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27000203                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27000203                       # number of overall hits
system.cpu.icache.overall_hits::total        27000203                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          998                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            998                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          998                       # number of overall misses
system.cpu.icache.overall_misses::total           998                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     65272000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65272000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     65272000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65272000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27001201                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27001201                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27001201                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27001201                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65402.805611                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65402.805611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65402.805611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65402.805611                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          610                       # number of writebacks
system.cpu.icache.writebacks::total               610                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          998                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          998                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          998                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          998                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63276000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63276000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63402.805611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63402.805611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63402.805611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63402.805611                       # average overall mshr miss latency
system.cpu.icache.replacements                    610                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27000203                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27000203                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          998                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           998                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     65272000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65272000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27001201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27001201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65402.805611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65402.805611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63276000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63276000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63402.805611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63402.805611                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           387.619427                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27001201                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               998                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27055.311623                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   387.619427                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.757069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.757069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54003400                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54003400                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35098514                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35098514                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35101608                       # number of overall hits
system.cpu.dcache.overall_hits::total        35101608                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        72116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          72116                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        72151                       # number of overall misses
system.cpu.dcache.overall_misses::total         72151                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6791453000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6791453000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6791453000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6791453000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170630                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170630                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173759                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173759                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002050                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002050                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002051                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94174.011315                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94174.011315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94128.328090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94128.328090                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48555                       # number of writebacks
system.cpu.dcache.writebacks::total             48555                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19514                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19514                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19514                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19514                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        52602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        52633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52633                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5330939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5330939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5333688000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5333688000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001496                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 101344.796776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 101344.796776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 101337.335892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 101337.335892                       # average overall mshr miss latency
system.cpu.dcache.replacements                  51609                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20886016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20886016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1300926000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1300926000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000843                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000843                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73798.842750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73798.842750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        14642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1152415000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1152415000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78706.119383                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78706.119383                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14212498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14212498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5490527000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5490527000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003819                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003819                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100765.801644                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100765.801644                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4178524000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4178524000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110077.028451                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110077.028451                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3094                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3094                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011186                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011186                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2749000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2749000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009907                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009907                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88677.419355                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88677.419355                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.557800                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35325461                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             52633                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            671.165638                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.557800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996638                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996638                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          700                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70742591                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70742591                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109780932000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
