<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p216" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_216{left:642px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t2_216{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_216{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_216{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_216{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_216{left:359px;bottom:892px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_216{left:69px;bottom:806px;letter-spacing:0.13px;}
#t8_216{left:69px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_216{left:69px;bottom:768px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_216{left:69px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_216{left:69px;bottom:729px;letter-spacing:-0.14px;word-spacing:-1.4px;}
#tc_216{left:69px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_216{left:69px;bottom:675px;letter-spacing:0.13px;}
#te_216{left:69px;bottom:652px;letter-spacing:-0.11px;}
#tf_216{left:69px;bottom:634px;letter-spacing:-0.11px;}
#tg_216{left:69px;bottom:616px;letter-spacing:-0.1px;}
#th_216{left:69px;bottom:597px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_216{left:90px;bottom:579px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tj_216{left:69px;bottom:561px;letter-spacing:-0.15px;}
#tk_216{left:90px;bottom:542px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tl_216{left:69px;bottom:524px;letter-spacing:-0.16px;}
#tm_216{left:69px;bottom:506px;letter-spacing:-0.12px;}
#tn_216{left:69px;bottom:469px;letter-spacing:0.12px;word-spacing:0.03px;}
#to_216{left:69px;bottom:448px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tp_216{left:69px;bottom:431px;letter-spacing:-0.15px;}
#tq_216{left:69px;bottom:394px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tr_216{left:69px;bottom:371px;letter-spacing:-0.12px;}
#ts_216{left:69px;bottom:353px;letter-spacing:-0.12px;}
#tt_216{left:69px;bottom:316px;letter-spacing:0.12px;word-spacing:0.03px;}
#tu_216{left:69px;bottom:295px;letter-spacing:-0.16px;}
#tv_216{left:69px;bottom:258px;letter-spacing:0.13px;word-spacing:0.02px;}
#tw_216{left:69px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_216{left:74px;bottom:1065px;letter-spacing:-0.13px;}
#ty_216{left:264px;bottom:1065px;letter-spacing:-0.08px;}
#tz_216{left:264px;bottom:1048px;letter-spacing:-0.18px;}
#t10_216{left:305px;bottom:1065px;letter-spacing:-0.14px;}
#t11_216{left:305px;bottom:1048px;letter-spacing:-0.08px;}
#t12_216{left:305px;bottom:1031px;letter-spacing:-0.18px;}
#t13_216{left:365px;bottom:1065px;letter-spacing:-0.12px;}
#t14_216{left:365px;bottom:1048px;letter-spacing:-0.12px;}
#t15_216{left:365px;bottom:1031px;letter-spacing:-0.12px;}
#t16_216{left:432px;bottom:1065px;letter-spacing:-0.12px;}
#t17_216{left:74px;bottom:1008px;letter-spacing:-0.13px;}
#t18_216{left:74px;bottom:991px;letter-spacing:-0.13px;}
#t19_216{left:264px;bottom:1008px;letter-spacing:-0.18px;}
#t1a_216{left:305px;bottom:1008px;letter-spacing:-0.1px;}
#t1b_216{left:365px;bottom:1008px;letter-spacing:-0.16px;}
#t1c_216{left:432px;bottom:1008px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1d_216{left:432px;bottom:991px;letter-spacing:-0.12px;}
#t1e_216{left:74px;bottom:969px;letter-spacing:-0.13px;}
#t1f_216{left:74px;bottom:952px;letter-spacing:-0.13px;}
#t1g_216{left:264px;bottom:969px;letter-spacing:-0.18px;}
#t1h_216{left:305px;bottom:969px;letter-spacing:-0.1px;}
#t1i_216{left:365px;bottom:969px;letter-spacing:-0.14px;}
#t1j_216{left:432px;bottom:969px;letter-spacing:-0.11px;}
#t1k_216{left:432px;bottom:952px;letter-spacing:-0.12px;}
#t1l_216{left:86px;bottom:871px;letter-spacing:-0.15px;}
#t1m_216{left:194px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1n_216{left:369px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1o_216{left:549px;bottom:871px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1p_216{left:729px;bottom:871px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1q_216{left:95px;bottom:846px;letter-spacing:-0.19px;}
#t1r_216{left:187px;bottom:846px;letter-spacing:-0.12px;}
#t1s_216{left:360px;bottom:846px;letter-spacing:-0.12px;}
#t1t_216{left:570px;bottom:846px;letter-spacing:-0.12px;}
#t1u_216{left:750px;bottom:846px;letter-spacing:-0.16px;}

.s1_216{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_216{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_216{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_216{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_216{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_216{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_216{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts216" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg216Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg216" style="-webkit-user-select: none;"><object width="935" height="1210" data="216/216.svg" type="image/svg+xml" id="pdf216" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_216" class="t s1_216">BLSMSK—Get Mask Up to Lowest Set Bit </span>
<span id="t2_216" class="t s2_216">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_216" class="t s1_216">3-106 </span><span id="t4_216" class="t s1_216">Vol. 2A </span>
<span id="t5_216" class="t s3_216">BLSMSK—Get Mask Up to Lowest Set Bit </span>
<span id="t6_216" class="t s4_216">Instruction Operand Encoding </span>
<span id="t7_216" class="t s4_216">Description </span>
<span id="t8_216" class="t s5_216">Sets all the lower bits of the destination operand to “1” up to and including lowest set bit (=1) in the source </span>
<span id="t9_216" class="t s5_216">operand. If source operand is zero, BLSMSK sets all bits of the destination operand to 1 and also sets CF to 1. </span>
<span id="ta_216" class="t s5_216">This instruction is not supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in </span>
<span id="tb_216" class="t s5_216">64-bit mode. In 64-bit mode operand size 64 requires VEX.W1. VEX.W1 is ignored in non-64-bit modes. An attempt </span>
<span id="tc_216" class="t s5_216">to execute this instruction with VEX.L not equal to 0 will cause #UD. </span>
<span id="td_216" class="t s4_216">Operation </span>
<span id="te_216" class="t s6_216">temp := (SRC-1) XOR (SRC) ; </span>
<span id="tf_216" class="t s6_216">SF := temp[OperandSize -1]; </span>
<span id="tg_216" class="t s6_216">ZF := 0; </span>
<span id="th_216" class="t s6_216">IF SRC = 0 </span>
<span id="ti_216" class="t s6_216">CF := 1; </span>
<span id="tj_216" class="t s6_216">ELSE </span>
<span id="tk_216" class="t s6_216">CF := 0; </span>
<span id="tl_216" class="t s6_216">FI </span>
<span id="tm_216" class="t s6_216">DEST := temp; </span>
<span id="tn_216" class="t s4_216">Flags Affected </span>
<span id="to_216" class="t s5_216">SF is updated based on the result. CF is set if the source if zero. ZF and OF flags are cleared. AF and PF flag are </span>
<span id="tp_216" class="t s5_216">undefined. </span>
<span id="tq_216" class="t s4_216">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tr_216" class="t s6_216">BLSMSK unsigned __int32 _blsmsk_u32(unsigned __int32 src); </span>
<span id="ts_216" class="t s6_216">BLSMSK unsigned __int64 _blsmsk_u64(unsigned __int64 src); </span>
<span id="tt_216" class="t s4_216">SIMD Floating-Point Exceptions </span>
<span id="tu_216" class="t s5_216">None. </span>
<span id="tv_216" class="t s4_216">Other Exceptions </span>
<span id="tw_216" class="t s5_216">See Table 2-29, “Type 13 Class Exception Conditions.” </span>
<span id="tx_216" class="t s7_216">Opcode/Instruction </span><span id="ty_216" class="t s7_216">Op/ </span>
<span id="tz_216" class="t s7_216">En </span>
<span id="t10_216" class="t s7_216">64/32- </span>
<span id="t11_216" class="t s7_216">bit </span>
<span id="t12_216" class="t s7_216">Mode </span>
<span id="t13_216" class="t s7_216">CPUID </span>
<span id="t14_216" class="t s7_216">Feature </span>
<span id="t15_216" class="t s7_216">Flag </span>
<span id="t16_216" class="t s7_216">Description </span>
<span id="t17_216" class="t s6_216">VEX.LZ.0F38.W0 F3 /2 </span>
<span id="t18_216" class="t s6_216">BLSMSK r32, r/m32 </span>
<span id="t19_216" class="t s6_216">VM </span><span id="t1a_216" class="t s6_216">V/V </span><span id="t1b_216" class="t s6_216">BMI1 </span><span id="t1c_216" class="t s6_216">Set all lower bits in r32 to “1” starting from bit 0 to lowest set bit in </span>
<span id="t1d_216" class="t s6_216">r/m32. </span>
<span id="t1e_216" class="t s6_216">VEX.LZ.0F38.W1 F3 /2 </span>
<span id="t1f_216" class="t s6_216">BLSMSK r64, r/m64 </span>
<span id="t1g_216" class="t s6_216">VM </span><span id="t1h_216" class="t s6_216">V/N.E. </span><span id="t1i_216" class="t s6_216">BMI1 </span><span id="t1j_216" class="t s6_216">Set all lower bits in r64 to “1” starting from bit 0 to lowest set bit in </span>
<span id="t1k_216" class="t s6_216">r/m64. </span>
<span id="t1l_216" class="t s7_216">Op/En </span><span id="t1m_216" class="t s7_216">Operand 1 </span><span id="t1n_216" class="t s7_216">Operand 2 </span><span id="t1o_216" class="t s7_216">Operand 3 </span><span id="t1p_216" class="t s7_216">Operand 4 </span>
<span id="t1q_216" class="t s6_216">VM </span><span id="t1r_216" class="t s6_216">VEX.vvvv (w) </span><span id="t1s_216" class="t s6_216">ModRM:r/m (r) </span><span id="t1t_216" class="t s6_216">N/A </span><span id="t1u_216" class="t s6_216">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
