

================================================================
== Vitis HLS Report for 'cnn_Pipeline_2'
================================================================
* Date:           Tue Jan 28 18:27:02 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.014 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       33|       33|         1|          1|          1|    34|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.01>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arrayinit_curidx8 = alloca i32 1"   --->   Operation 6 'alloca' 'arrayinit_curidx8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln"   --->   Operation 7 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln69_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln69_3"   --->   Operation 8 'read' 'add_ln69_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %arrayinit_curidx8"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %phi_mul"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %phi_urem"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.body7"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%phi_urem_load = load i6 %phi_urem" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 13 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul_load = load i12 %phi_mul" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 14 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arrayinit_curidx8_load = load i6 %arrayinit_curidx8" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 15 'load' 'arrayinit_curidx8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 16 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 34, i64 34, i64 34" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.54ns)   --->   "%add_ln69 = add i12 %phi_mul_load, i12 74" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 18 'add' 'add_ln69' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i12.i32.i32, i12 %phi_mul_load, i32 9, i32 11" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %tmp" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 20 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%add_ln69_2 = add i6 %add_ln69_3_read, i6 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 21 'add' 'add_ln69_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i6 %add_ln69_2" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 22 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i24 %pad_img0, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 23 'getelementptr' 'pad_img0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pad_img0_1_addr = getelementptr i24 %pad_img0_1, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 24 'getelementptr' 'pad_img0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pad_img0_2_addr = getelementptr i24 %pad_img0_2, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 25 'getelementptr' 'pad_img0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pad_img0_3_addr = getelementptr i24 %pad_img0_3, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 26 'getelementptr' 'pad_img0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pad_img0_4_addr = getelementptr i24 %pad_img0_4, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 27 'getelementptr' 'pad_img0_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pad_img0_5_addr = getelementptr i24 %pad_img0_5, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 28 'getelementptr' 'pad_img0_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pad_img0_6_addr = getelementptr i24 %pad_img0_6, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 29 'getelementptr' 'pad_img0_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pad_img0_7_addr = getelementptr i24 %pad_img0_7, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 30 'getelementptr' 'pad_img0_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pad_img0_8_addr = getelementptr i24 %pad_img0_8, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 31 'getelementptr' 'pad_img0_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pad_img0_9_addr = getelementptr i24 %pad_img0_9, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 32 'getelementptr' 'pad_img0_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pad_img0_10_addr = getelementptr i24 %pad_img0_10, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 33 'getelementptr' 'pad_img0_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pad_img0_11_addr = getelementptr i24 %pad_img0_11, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 34 'getelementptr' 'pad_img0_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pad_img0_12_addr = getelementptr i24 %pad_img0_12, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 35 'getelementptr' 'pad_img0_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pad_img0_13_addr = getelementptr i24 %pad_img0_13, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 36 'getelementptr' 'pad_img0_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pad_img0_14_addr = getelementptr i24 %pad_img0_14, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 37 'getelementptr' 'pad_img0_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pad_img0_15_addr = getelementptr i24 %pad_img0_15, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 38 'getelementptr' 'pad_img0_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%pad_img0_16_addr = getelementptr i24 %pad_img0_16, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 39 'getelementptr' 'pad_img0_16_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%pad_img0_17_addr = getelementptr i24 %pad_img0_17, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 40 'getelementptr' 'pad_img0_17_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%pad_img0_18_addr = getelementptr i24 %pad_img0_18, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 41 'getelementptr' 'pad_img0_18_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pad_img0_19_addr = getelementptr i24 %pad_img0_19, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 42 'getelementptr' 'pad_img0_19_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pad_img0_20_addr = getelementptr i24 %pad_img0_20, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 43 'getelementptr' 'pad_img0_20_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pad_img0_21_addr = getelementptr i24 %pad_img0_21, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 44 'getelementptr' 'pad_img0_21_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%pad_img0_22_addr = getelementptr i24 %pad_img0_22, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 45 'getelementptr' 'pad_img0_22_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pad_img0_23_addr = getelementptr i24 %pad_img0_23, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 46 'getelementptr' 'pad_img0_23_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%pad_img0_24_addr = getelementptr i24 %pad_img0_24, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 47 'getelementptr' 'pad_img0_24_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pad_img0_25_addr = getelementptr i24 %pad_img0_25, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 48 'getelementptr' 'pad_img0_25_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%pad_img0_26_addr = getelementptr i24 %pad_img0_26, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 49 'getelementptr' 'pad_img0_26_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pad_img0_27_addr = getelementptr i24 %pad_img0_27, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 50 'getelementptr' 'pad_img0_27_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i6 %phi_urem_load" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 51 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln69_1 = add i6 %arrayinit_curidx8_load, i6 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 52 'add' 'add_ln69_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.86ns)   --->   "%switch_ln0 = switch i2 %trunc_ln_read, void %arrayinit.cur93.case.3, i2 0, void %arrayinit.cur93.case.0, i2 1, void %arrayinit.cur93.case.1, i2 2, void %arrayinit.cur93.case.2"   --->   Operation 53 'switch' 'switch_ln0' <Predicate = true> <Delay = 1.86>
ST_1 : Operation 54 [1/1] (1.87ns)   --->   "%switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur93_2.case.6, i3 0, void %arrayinit.cur93_2.case.0, i3 1, void %arrayinit.cur93_2.case.1, i3 2, void %arrayinit.cur93_2.case.2, i3 3, void %arrayinit.cur93_2.case.3, i3 4, void %arrayinit.cur93_2.case.4, i3 5, void %arrayinit.cur93_2.case.5" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 54 'switch' 'switch_ln69' <Predicate = (trunc_ln_read == 2)> <Delay = 1.87>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_19_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 55 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 56 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 5)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_18_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 57 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 58 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 4)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_17_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 59 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 60 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 3)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_16_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 61 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 62 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 2)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_15_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 63 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 64 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_14_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 65 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 66 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 0)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_20_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 67 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 7) | (trunc_ln_read == 2 & trunc_ln69 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 68 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 7) | (trunc_ln_read == 2 & trunc_ln69 == 6)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93.exit"   --->   Operation 69 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.87ns)   --->   "%switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur93_1.case.6, i3 0, void %arrayinit.cur93_1.case.0, i3 1, void %arrayinit.cur93_1.case.1, i3 2, void %arrayinit.cur93_1.case.2, i3 3, void %arrayinit.cur93_1.case.3, i3 4, void %arrayinit.cur93_1.case.4, i3 5, void %arrayinit.cur93_1.case.5" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 70 'switch' 'switch_ln69' <Predicate = (trunc_ln_read == 1)> <Delay = 1.87>
ST_1 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_12_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 71 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 72 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 5)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_11_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 73 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 74 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 4)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_10_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 75 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 76 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 3)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_9_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 77 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 78 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 2)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_8_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 79 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 80 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 1)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_7_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 81 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 82 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 0)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_13_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 83 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 7) | (trunc_ln_read == 1 & trunc_ln69 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 84 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 7) | (trunc_ln_read == 1 & trunc_ln69 == 6)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93.exit"   --->   Operation 85 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.87ns)   --->   "%switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur93_0.case.6, i3 0, void %arrayinit.cur93_0.case.0, i3 1, void %arrayinit.cur93_0.case.1, i3 2, void %arrayinit.cur93_0.case.2, i3 3, void %arrayinit.cur93_0.case.3, i3 4, void %arrayinit.cur93_0.case.4, i3 5, void %arrayinit.cur93_0.case.5" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 86 'switch' 'switch_ln69' <Predicate = (trunc_ln_read == 0)> <Delay = 1.87>
ST_1 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_5_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 87 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 88 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 5)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_4_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 89 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 90 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 4)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_3_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 91 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 92 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 3)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_2_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 93 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 94 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 2)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_1_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 95 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 1)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 97 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 98 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 0)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_6_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 99 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 7) | (trunc_ln_read == 0 & trunc_ln69 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 100 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 7) | (trunc_ln_read == 0 & trunc_ln69 == 6)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93.exit"   --->   Operation 101 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.87ns)   --->   "%switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur93_3.case.6, i3 0, void %arrayinit.cur93_3.case.0, i3 1, void %arrayinit.cur93_3.case.1, i3 2, void %arrayinit.cur93_3.case.2, i3 3, void %arrayinit.cur93_3.case.3, i3 4, void %arrayinit.cur93_3.case.4, i3 5, void %arrayinit.cur93_3.case.5" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 102 'switch' 'switch_ln69' <Predicate = (trunc_ln_read == 3)> <Delay = 1.87>
ST_1 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_26_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 103 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 104 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 5)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_25_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 105 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 106 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 4)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_24_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 107 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 108 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 3)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_23_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 109 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 110 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 2)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_22_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 111 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 112 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 1)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_21_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 113 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 114 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 0)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_27_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 115 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 7) | (trunc_ln_read == 3 & trunc_ln69 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 116 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 7) | (trunc_ln_read == 3 & trunc_ln69 == 6)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93.exit"   --->   Operation 117 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.82ns)   --->   "%add_ln69_4 = add i6 %phi_urem_load, i6 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 118 'add' 'add_ln69_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.82ns)   --->   "%icmp_ln69 = icmp_ult  i6 %add_ln69_4, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 119 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (1.18ns)   --->   "%select_ln69 = select i1 %icmp_ln69, i6 %add_ln69_4, i6 0" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 120 'select' 'select_ln69' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (1.82ns)   --->   "%icmp_ln69_1 = icmp_eq  i6 %arrayinit_curidx8_load, i6 33" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 121 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln69 = store i6 %add_ln69_1, i6 %arrayinit_curidx8" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 122 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln69 = store i12 %add_ln69, i12 %phi_mul" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 123 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln69 = store i6 %select_ln69, i6 %phi_urem" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 124 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69_1, void %arrayinit.body7, void %arrayinit.end12.exitStub" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 125 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln69_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln69_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pad_img0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem               (alloca           ) [ 01]
phi_mul                (alloca           ) [ 01]
arrayinit_curidx8      (alloca           ) [ 01]
trunc_ln_read          (read             ) [ 01]
add_ln69_3_read        (read             ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
phi_urem_load          (load             ) [ 00]
phi_mul_load           (load             ) [ 00]
arrayinit_curidx8_load (load             ) [ 00]
specpipeline_ln69      (specpipeline     ) [ 00]
speclooptripcount_ln69 (speclooptripcount) [ 00]
add_ln69               (add              ) [ 00]
tmp                    (partselect       ) [ 00]
zext_ln69              (zext             ) [ 00]
add_ln69_2             (add              ) [ 00]
zext_ln69_1            (zext             ) [ 00]
pad_img0_addr          (getelementptr    ) [ 00]
pad_img0_1_addr        (getelementptr    ) [ 00]
pad_img0_2_addr        (getelementptr    ) [ 00]
pad_img0_3_addr        (getelementptr    ) [ 00]
pad_img0_4_addr        (getelementptr    ) [ 00]
pad_img0_5_addr        (getelementptr    ) [ 00]
pad_img0_6_addr        (getelementptr    ) [ 00]
pad_img0_7_addr        (getelementptr    ) [ 00]
pad_img0_8_addr        (getelementptr    ) [ 00]
pad_img0_9_addr        (getelementptr    ) [ 00]
pad_img0_10_addr       (getelementptr    ) [ 00]
pad_img0_11_addr       (getelementptr    ) [ 00]
pad_img0_12_addr       (getelementptr    ) [ 00]
pad_img0_13_addr       (getelementptr    ) [ 00]
pad_img0_14_addr       (getelementptr    ) [ 00]
pad_img0_15_addr       (getelementptr    ) [ 00]
pad_img0_16_addr       (getelementptr    ) [ 00]
pad_img0_17_addr       (getelementptr    ) [ 00]
pad_img0_18_addr       (getelementptr    ) [ 00]
pad_img0_19_addr       (getelementptr    ) [ 00]
pad_img0_20_addr       (getelementptr    ) [ 00]
pad_img0_21_addr       (getelementptr    ) [ 00]
pad_img0_22_addr       (getelementptr    ) [ 00]
pad_img0_23_addr       (getelementptr    ) [ 00]
pad_img0_24_addr       (getelementptr    ) [ 00]
pad_img0_25_addr       (getelementptr    ) [ 00]
pad_img0_26_addr       (getelementptr    ) [ 00]
pad_img0_27_addr       (getelementptr    ) [ 00]
trunc_ln69             (trunc            ) [ 01]
add_ln69_1             (add              ) [ 00]
switch_ln0             (switch           ) [ 00]
switch_ln69            (switch           ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
br_ln0                 (br               ) [ 00]
switch_ln69            (switch           ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
br_ln0                 (br               ) [ 00]
switch_ln69            (switch           ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
br_ln0                 (br               ) [ 00]
switch_ln69            (switch           ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln69             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
br_ln0                 (br               ) [ 00]
add_ln69_4             (add              ) [ 00]
icmp_ln69              (icmp             ) [ 00]
select_ln69            (select           ) [ 00]
icmp_ln69_1            (icmp             ) [ 01]
store_ln69             (store            ) [ 00]
store_ln69             (store            ) [ 00]
store_ln69             (store            ) [ 00]
br_ln69                (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln69_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln69_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pad_img0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pad_img0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pad_img0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pad_img0_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pad_img0_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pad_img0_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pad_img0_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pad_img0_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pad_img0_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pad_img0_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pad_img0_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pad_img0_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_11"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pad_img0_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pad_img0_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pad_img0_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pad_img0_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_15"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pad_img0_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_16"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pad_img0_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_17"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pad_img0_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_18"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pad_img0_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_19"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pad_img0_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_20"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pad_img0_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_21"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pad_img0_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_22"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pad_img0_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_23"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pad_img0_24">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_24"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pad_img0_25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_25"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pad_img0_26">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_26"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="pad_img0_27">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_27"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="trunc_ln">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="phi_urem_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="phi_mul_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arrayinit_curidx8_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayinit_curidx8/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="0" index="1" bw="2" slack="0"/>
<pin id="133" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln69_3_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln69_3_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="pad_img0_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="pad_img0_1_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="24" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_1_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="pad_img0_2_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_2_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="pad_img0_3_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="24" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_3_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="pad_img0_4_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="24" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_4_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="pad_img0_5_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="24" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_5_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="pad_img0_6_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="24" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_6_addr/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="pad_img0_7_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="24" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_7_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="pad_img0_8_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_8_addr/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="pad_img0_9_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="24" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_9_addr/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="pad_img0_10_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="24" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_10_addr/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="pad_img0_11_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="24" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_11_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="pad_img0_12_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_12_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="pad_img0_13_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="24" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_13_addr/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="pad_img0_14_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_14_addr/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="pad_img0_15_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="24" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_15_addr/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="pad_img0_16_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_16_addr/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="pad_img0_17_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="24" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_17_addr/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="pad_img0_18_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="24" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_18_addr/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="pad_img0_19_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="24" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_19_addr/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="pad_img0_20_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_20_addr/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="pad_img0_21_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="24" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_21_addr/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="pad_img0_22_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="24" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_22_addr/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="pad_img0_23_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="24" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="6" slack="0"/>
<pin id="307" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_23_addr/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="pad_img0_24_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="24" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_24_addr/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="pad_img0_25_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="24" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_25_addr/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="pad_img0_26_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="24" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_26_addr/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="pad_img0_27_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="24" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_27_addr/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln69_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="24" slack="0"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln69_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="0" index="1" bw="24" slack="0"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln69_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="24" slack="0"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln69_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="24" slack="0"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln69_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="0" index="1" bw="24" slack="0"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln69_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="24" slack="0"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln69_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="24" slack="0"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln69_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="0" index="1" bw="24" slack="0"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln69_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="24" slack="0"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln69_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="0" index="1" bw="24" slack="0"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln69_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="24" slack="0"/>
<pin id="411" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln69_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="0" index="1" bw="24" slack="0"/>
<pin id="418" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln69_access_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="24" slack="0"/>
<pin id="425" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln69_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="0" index="1" bw="24" slack="0"/>
<pin id="432" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln69_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="24" slack="0"/>
<pin id="439" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln69_access_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="0" index="1" bw="24" slack="0"/>
<pin id="446" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln69_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="24" slack="0"/>
<pin id="453" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln69_access_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="0" index="1" bw="24" slack="0"/>
<pin id="460" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln69_access_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="24" slack="0"/>
<pin id="467" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln69_access_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="0" index="1" bw="24" slack="0"/>
<pin id="474" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln69_access_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="0" index="1" bw="24" slack="0"/>
<pin id="481" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln69_access_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="0" index="1" bw="24" slack="0"/>
<pin id="488" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln69_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="24" slack="0"/>
<pin id="495" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln69_access_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="0" index="1" bw="24" slack="0"/>
<pin id="502" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln69_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="24" slack="0"/>
<pin id="509" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln69_access_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="0"/>
<pin id="515" dir="0" index="1" bw="24" slack="0"/>
<pin id="516" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln69_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="0"/>
<pin id="522" dir="0" index="1" bw="24" slack="0"/>
<pin id="523" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln69_access_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="0" index="1" bw="24" slack="0"/>
<pin id="530" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln0_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="6" slack="0"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln0_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="12" slack="0"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln0_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="6" slack="0"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="phi_urem_load_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="phi_mul_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="12" slack="0"/>
<pin id="554" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="arrayinit_curidx8_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="0"/>
<pin id="557" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayinit_curidx8_load/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln69_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="0"/>
<pin id="566" dir="0" index="1" bw="12" slack="0"/>
<pin id="567" dir="0" index="2" bw="5" slack="0"/>
<pin id="568" dir="0" index="3" bw="5" slack="0"/>
<pin id="569" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln69_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln69_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="0" index="1" bw="3" slack="0"/>
<pin id="581" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_2/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln69_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="trunc_ln69_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="0"/>
<pin id="618" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln69_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_1/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln69_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="6" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_4/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp_ln69_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="0"/>
<pin id="634" dir="0" index="1" bw="4" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="select_ln69_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="6" slack="0"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln69/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln69_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="0" index="1" bw="6" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69_1/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="store_ln69_store_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="0"/>
<pin id="654" dir="0" index="1" bw="6" slack="0"/>
<pin id="655" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="store_ln69_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="12" slack="0"/>
<pin id="659" dir="0" index="1" bw="12" slack="0"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="store_ln69_store_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="6" slack="0"/>
<pin id="665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="phi_urem_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="0"/>
<pin id="669" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="674" class="1005" name="phi_mul_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="0"/>
<pin id="676" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="681" class="1005" name="arrayinit_curidx8_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="arrayinit_curidx8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="60" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="60" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="58" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="90" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="90" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="90" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="90" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="90" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="90" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="90" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="90" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="90" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="90" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="90" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="90" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="90" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="90" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="90" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="90" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="90" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="90" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="90" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="90" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="90" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="90" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="90" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="90" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="90" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="52" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="90" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="54" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="90" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="90" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="112" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="275" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="112" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="268" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="357"><net_src comp="112" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="261" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="364"><net_src comp="112" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="254" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="371"><net_src comp="112" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="247" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="378"><net_src comp="112" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="240" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="385"><net_src comp="112" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="282" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="392"><net_src comp="112" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="226" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="399"><net_src comp="112" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="219" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="406"><net_src comp="112" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="212" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="413"><net_src comp="112" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="205" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="420"><net_src comp="112" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="198" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="427"><net_src comp="112" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="191" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="434"><net_src comp="112" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="435"><net_src comp="233" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="441"><net_src comp="112" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="442"><net_src comp="177" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="448"><net_src comp="112" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="449"><net_src comp="170" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="455"><net_src comp="112" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="163" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="462"><net_src comp="112" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="156" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="469"><net_src comp="112" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="149" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="476"><net_src comp="112" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="142" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="483"><net_src comp="112" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="484"><net_src comp="184" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="490"><net_src comp="112" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="324" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="497"><net_src comp="112" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="317" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="504"><net_src comp="112" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="310" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="511"><net_src comp="112" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="303" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="518"><net_src comp="112" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="296" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="525"><net_src comp="112" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="289" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="532"><net_src comp="112" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="331" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="538"><net_src comp="66" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="68" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="66" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="562"><net_src comp="552" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="82" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="570"><net_src comp="84" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="552" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="86" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="88" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="577"><net_src comp="564" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="136" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="593"><net_src comp="584" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="595"><net_src comp="584" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="596"><net_src comp="584" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="597"><net_src comp="584" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="598"><net_src comp="584" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="599"><net_src comp="584" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="600"><net_src comp="584" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="601"><net_src comp="584" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="602"><net_src comp="584" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="603"><net_src comp="584" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="604"><net_src comp="584" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="605"><net_src comp="584" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="606"><net_src comp="584" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="607"><net_src comp="584" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="608"><net_src comp="584" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="609"><net_src comp="584" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="610"><net_src comp="584" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="611"><net_src comp="584" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="612"><net_src comp="584" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="613"><net_src comp="584" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="614"><net_src comp="584" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="615"><net_src comp="584" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="619"><net_src comp="549" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="555" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="92" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="549" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="92" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="114" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="626" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="66" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="555" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="116" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="620" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="558" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="638" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="118" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="677"><net_src comp="122" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="684"><net_src comp="126" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="652" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pad_img0 | {1 }
	Port: pad_img0_1 | {1 }
	Port: pad_img0_2 | {1 }
	Port: pad_img0_3 | {1 }
	Port: pad_img0_4 | {1 }
	Port: pad_img0_5 | {1 }
	Port: pad_img0_6 | {1 }
	Port: pad_img0_7 | {1 }
	Port: pad_img0_8 | {1 }
	Port: pad_img0_9 | {1 }
	Port: pad_img0_10 | {1 }
	Port: pad_img0_11 | {1 }
	Port: pad_img0_12 | {1 }
	Port: pad_img0_13 | {1 }
	Port: pad_img0_14 | {1 }
	Port: pad_img0_15 | {1 }
	Port: pad_img0_16 | {1 }
	Port: pad_img0_17 | {1 }
	Port: pad_img0_18 | {1 }
	Port: pad_img0_19 | {1 }
	Port: pad_img0_20 | {1 }
	Port: pad_img0_21 | {1 }
	Port: pad_img0_22 | {1 }
	Port: pad_img0_23 | {1 }
	Port: pad_img0_24 | {1 }
	Port: pad_img0_25 | {1 }
	Port: pad_img0_26 | {1 }
	Port: pad_img0_27 | {1 }
 - Input state : 
	Port: cnn_Pipeline_2 : add_ln69_3 | {1 }
	Port: cnn_Pipeline_2 : trunc_ln | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem_load : 1
		phi_mul_load : 1
		arrayinit_curidx8_load : 1
		add_ln69 : 2
		tmp : 2
		zext_ln69 : 3
		add_ln69_2 : 4
		zext_ln69_1 : 5
		pad_img0_addr : 6
		pad_img0_1_addr : 6
		pad_img0_2_addr : 6
		pad_img0_3_addr : 6
		pad_img0_4_addr : 6
		pad_img0_5_addr : 6
		pad_img0_6_addr : 6
		pad_img0_7_addr : 6
		pad_img0_8_addr : 6
		pad_img0_9_addr : 6
		pad_img0_10_addr : 6
		pad_img0_11_addr : 6
		pad_img0_12_addr : 6
		pad_img0_13_addr : 6
		pad_img0_14_addr : 6
		pad_img0_15_addr : 6
		pad_img0_16_addr : 6
		pad_img0_17_addr : 6
		pad_img0_18_addr : 6
		pad_img0_19_addr : 6
		pad_img0_20_addr : 6
		pad_img0_21_addr : 6
		pad_img0_22_addr : 6
		pad_img0_23_addr : 6
		pad_img0_24_addr : 6
		pad_img0_25_addr : 6
		pad_img0_26_addr : 6
		pad_img0_27_addr : 6
		trunc_ln69 : 2
		add_ln69_1 : 2
		switch_ln69 : 3
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		switch_ln69 : 3
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		switch_ln69 : 3
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		switch_ln69 : 3
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		store_ln69 : 7
		add_ln69_4 : 2
		icmp_ln69 : 3
		select_ln69 : 4
		icmp_ln69_1 : 2
		store_ln69 : 3
		store_ln69 : 3
		store_ln69 : 5
		br_ln69 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln69_fu_558       |    0    |    12   |
|    add   |      add_ln69_2_fu_578      |    0    |    14   |
|          |      add_ln69_1_fu_620      |    0    |    14   |
|          |      add_ln69_4_fu_626      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln69_fu_632      |    0    |    14   |
|          |      icmp_ln69_1_fu_646     |    0    |    14   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln69_fu_638     |    0    |    6    |
|----------|-----------------------------|---------|---------|
|   read   |  trunc_ln_read_read_fu_130  |    0    |    0    |
|          | add_ln69_3_read_read_fu_136 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          tmp_fu_564         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln69_fu_574      |    0    |    0    |
|          |      zext_ln69_1_fu_584     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln69_fu_616      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    88   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|arrayinit_curidx8_reg_681|    6   |
|     phi_mul_reg_674     |   12   |
|     phi_urem_reg_667    |    6   |
+-------------------------+--------+
|          Total          |   24   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   88   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   24   |    -   |
+-----------+--------+--------+
|   Total   |   24   |   88   |
+-----------+--------+--------+
