#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Oct 12 10:17:51 2019
# Process ID: 17044
# Current directory: B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19408 B:\COLLEGE\19_20\Fall_19\Compe_475\ASS_4\MultiCycle\MultiCycle.xpr
# Log file: B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_4/vivado.log
# Journal file: B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx.1/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 711.852 ; gain = 108.152
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parta.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parte.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/data_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/inst_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21f4414294a84a868dff2dacbcd6ee8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RT' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:374]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RD' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dout' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:377]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'mux3sel' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RFWA' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:576]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" Line 53 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and0
Compiling module xil_defaultlib.control_unit(SRLV=6'b010)
Compiling module xil_defaultlib.data_register
Compiling module xil_defaultlib.inst_register
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.or0
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.reg0
Compiling module xil_defaultlib.reg1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 730.734 ; gain = 18.883
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parta.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parte.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/data_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/inst_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21f4414294a84a868dff2dacbcd6ee8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RT' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:374]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RD' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dout' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:377]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'mux3sel' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RFWA' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:576]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" Line 53 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and0
Compiling module xil_defaultlib.control_unit(SRLV=6'b010)
Compiling module xil_defaultlib.data_register
Compiling module xil_defaultlib.inst_register
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.or0
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.reg0
Compiling module xil_defaultlib.reg1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 738.293 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parta.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parte.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/data_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/inst_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21f4414294a84a868dff2dacbcd6ee8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RT' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:374]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RD' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dout' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:377]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'mux3sel' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RFWA' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:576]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" Line 53 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and0
Compiling module xil_defaultlib.control_unit(SRLV=6'b010)
Compiling module xil_defaultlib.data_register
Compiling module xil_defaultlib.inst_register
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.or0
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.reg0
Compiling module xil_defaultlib.reg1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 744.004 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parta.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parte.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/data_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/inst_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21f4414294a84a868dff2dacbcd6ee8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RT' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:374]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RD' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dout' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RFWA' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:576]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" Line 53 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and0
Compiling module xil_defaultlib.control_unit(SRLV=6'b010)
Compiling module xil_defaultlib.data_register
Compiling module xil_defaultlib.inst_register
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.or0
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.reg0
Compiling module xil_defaultlib.reg1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 756.410 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parta.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parte.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/data_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/inst_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21f4414294a84a868dff2dacbcd6ee8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RT' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:374]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RD' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dout' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RFWA' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:576]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" Line 53 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and0
Compiling module xil_defaultlib.control_unit(SRLV=6'b010)
Compiling module xil_defaultlib.data_register
Compiling module xil_defaultlib.inst_register
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.or0
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.reg0
Compiling module xil_defaultlib.reg1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 763.063 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parta.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parte.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/data_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/inst_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21f4414294a84a868dff2dacbcd6ee8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RT' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:374]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RD' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dout' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RFWA' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:576]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" Line 53 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and0
Compiling module xil_defaultlib.control_unit(SRLV=6'b010)
Compiling module xil_defaultlib.data_register
Compiling module xil_defaultlib.inst_register
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.or0
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.reg0
Compiling module xil_defaultlib.reg1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 775.152 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parta.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parte.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21f4414294a84a868dff2dacbcd6ee8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RT' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:374]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RD' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dout' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RFWA' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:576]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 821.730 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parta.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parte.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/data_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/inst_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21f4414294a84a868dff2dacbcd6ee8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RT' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:374]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RD' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dout' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RFWA' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:576]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" Line 53 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and0
Compiling module xil_defaultlib.control_unit(SRLV=6'b010)
Compiling module xil_defaultlib.data_register
Compiling module xil_defaultlib.inst_register
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.or0
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.reg0
Compiling module xil_defaultlib.reg1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1068.691 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parta.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parte.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/data_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/inst_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21f4414294a84a868dff2dacbcd6ee8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RT' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:374]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RD' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dout' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RFWA' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:576]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" Line 53 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and0
Compiling module xil_defaultlib.control_unit(SRLV=6'b010)
Compiling module xil_defaultlib.data_register
Compiling module xil_defaultlib.inst_register
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.or0
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.reg0
Compiling module xil_defaultlib.reg1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.691 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 12 11:25:55 2019...
