{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 00:20:10 2009 " "Info: Processing started: Fri Nov 13 00:20:10 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLL_Inst -c PLL_Inst " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PLL_Inst -c PLL_Inst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "clock_enbale PLL_Inst.v(77) " "Warning (10236): Verilog HDL Implicit Net warning at PLL_Inst.v(77): created implicit net for \"clock_enbale\"" {  } { { "RTL/PLL_Inst.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/PLL_Inst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/PLL_Inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Inst " "Info: Found entity 1: PLL_Inst" {  } { { "RTL/PLL_Inst.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "PLL_Inst " "Info: Elaborating entity \"PLL_Inst\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk_100M_tmp PLL_Inst.v(52) " "Warning (10858): Verilog HDL warning at PLL_Inst.v(52): object clk_100M_tmp used but never assigned" {  } { { "RTL/PLL_Inst.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk_80M_tmp PLL_Inst.v(53) " "Warning (10858): Verilog HDL warning at PLL_Inst.v(53): object clk_80M_tmp used but never assigned" {  } { { "RTL/PLL_Inst.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk_20M_tmp PLL_Inst.v(54) " "Warning (10858): Verilog HDL warning at PLL_Inst.v(54): object clk_20M_tmp used but never assigned" {  } { { "RTL/PLL_Inst.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk_100M_tmp 0 PLL_Inst.v(52) " "Warning (10030): Net \"clk_100M_tmp\" at PLL_Inst.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/PLL_Inst.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk_80M_tmp 0 PLL_Inst.v(53) " "Warning (10030): Net \"clk_80M_tmp\" at PLL_Inst.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/PLL_Inst.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk_20M_tmp 0 PLL_Inst.v(54) " "Warning (10030): Net \"clk_20M_tmp\" at PLL_Inst.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/PLL_Inst.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "PLL.v 1 1 " "Warning: Using design file PLL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_U0 " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_U0\"" {  } { { "RTL/PLL_Inst.v" "PLL_U0" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_U0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_U0\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_U0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:PLL_U0\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL.v" 102 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk_100M~0 clk_100M " "Error: Net \"clk_100M~0\", which fans out to \"clk_100M\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Error: Net is fed by \"GND\"" {  } {  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PLL:PLL_U0\|c0 " "Error: Net is fed by \"PLL:PLL_U0\|c0\"" {  } { { "PLL.v" "c0" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL.v" 49 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0}  } { { "RTL/PLL_Inst.v" "clk_100M~0" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 43 -1 0 } } { "RTL/PLL_Inst.v" "clk_100M" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 43 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk_20M~0 clk_20M " "Error: Net \"clk_20M~0\", which fans out to \"clk_20M\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Error: Net is fed by \"GND\"" {  } {  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PLL:PLL_U0\|c1 " "Error: Net is fed by \"PLL:PLL_U0\|c1\"" {  } { { "PLL.v" "c1" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL.v" 50 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0}  } { { "RTL/PLL_Inst.v" "clk_20M~0" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 44 -1 0 } } { "RTL/PLL_Inst.v" "clk_20M" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 44 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk_80M~0 clk_80M " "Error: Net \"clk_80M~0\", which fans out to \"clk_80M\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Error: Net is fed by \"GND\"" {  } {  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PLL:PLL_U0\|c2 " "Error: Net is fed by \"PLL:PLL_U0\|c2\"" {  } { { "PLL.v" "c2" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL.v" 51 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0}  } { { "RTL/PLL_Inst.v" "clk_80M~0" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 45 -1 0 } } { "RTL/PLL_Inst.v" "clk_80M" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/RTL/PLL_Inst.v" 45 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL_Inst.map.smsg " "Info: Generated suppressed messages file D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/PLL/PLL_Inst.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 7 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 9 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Allocated 139 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 13 00:20:11 2009 " "Error: Processing ended: Fri Nov 13 00:20:11 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
