<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/mm/tlb.c</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">arch/x86/mm</a> - tlb.c<span style="font-size: 80%;"> (source / <a href="tlb.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">270</td>
            <td class="headerCovTableEntry">358</td>
            <td class="headerCovTableEntryMed">75.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">27</td>
            <td class="headerCovTableEntry">37</td>
            <td class="headerCovTableEntryLo">73.0 %</td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0-only</a>
<a name="2"><span class="lineNum">       2 </span>            : #include &lt;linux/init.h&gt;</a>
<a name="3"><span class="lineNum">       3 </span>            : </a>
<a name="4"><span class="lineNum">       4 </span>            : #include &lt;linux/mm.h&gt;</a>
<a name="5"><span class="lineNum">       5 </span>            : #include &lt;linux/spinlock.h&gt;</a>
<a name="6"><span class="lineNum">       6 </span>            : #include &lt;linux/smp.h&gt;</a>
<a name="7"><span class="lineNum">       7 </span>            : #include &lt;linux/interrupt.h&gt;</a>
<a name="8"><span class="lineNum">       8 </span>            : #include &lt;linux/export.h&gt;</a>
<a name="9"><span class="lineNum">       9 </span>            : #include &lt;linux/cpu.h&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            : #include &lt;linux/debugfs.h&gt;</a>
<a name="11"><span class="lineNum">      11 </span>            : </a>
<a name="12"><span class="lineNum">      12 </span>            : #include &lt;asm/tlbflush.h&gt;</a>
<a name="13"><span class="lineNum">      13 </span>            : #include &lt;asm/mmu_context.h&gt;</a>
<a name="14"><span class="lineNum">      14 </span>            : #include &lt;asm/nospec-branch.h&gt;</a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;asm/cache.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;asm/apic.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : </a>
<a name="18"><span class="lineNum">      18 </span>            : #include &quot;mm_internal.h&quot;</a>
<a name="19"><span class="lineNum">      19 </span>            : </a>
<a name="20"><span class="lineNum">      20 </span>            : #ifdef CONFIG_PARAVIRT</a>
<a name="21"><span class="lineNum">      21 </span>            : # define STATIC_NOPV</a>
<a name="22"><span class="lineNum">      22 </span>            : #else</a>
<a name="23"><span class="lineNum">      23 </span>            : # define STATIC_NOPV                    static</a>
<a name="24"><span class="lineNum">      24 </span>            : # define __flush_tlb_local              native_flush_tlb_local</a>
<a name="25"><span class="lineNum">      25 </span>            : # define __flush_tlb_global             native_flush_tlb_global</a>
<a name="26"><span class="lineNum">      26 </span>            : # define __flush_tlb_one_user(addr)     native_flush_tlb_one_user(addr)</a>
<a name="27"><span class="lineNum">      27 </span>            : # define __flush_tlb_others(msk, info)  native_flush_tlb_others(msk, info)</a>
<a name="28"><span class="lineNum">      28 </span>            : #endif</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : /*</a>
<a name="31"><span class="lineNum">      31 </span>            :  *      TLB flushing, formerly SMP-only</a>
<a name="32"><span class="lineNum">      32 </span>            :  *              c/o Linus Torvalds.</a>
<a name="33"><span class="lineNum">      33 </span>            :  *</a>
<a name="34"><span class="lineNum">      34 </span>            :  *      These mean you can really definitely utterly forget about</a>
<a name="35"><span class="lineNum">      35 </span>            :  *      writing to user space from interrupts. (Its not allowed anyway).</a>
<a name="36"><span class="lineNum">      36 </span>            :  *</a>
<a name="37"><span class="lineNum">      37 </span>            :  *      Optimizations Manfred Spraul &lt;manfred@colorfullife.com&gt;</a>
<a name="38"><span class="lineNum">      38 </span>            :  *</a>
<a name="39"><span class="lineNum">      39 </span>            :  *      More scalable flush, from Andi Kleen</a>
<a name="40"><span class="lineNum">      40 </span>            :  *</a>
<a name="41"><span class="lineNum">      41 </span>            :  *      Implement flush IPI by CALL_FUNCTION_VECTOR, Alex Shi</a>
<a name="42"><span class="lineNum">      42 </span>            :  */</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : /*</a>
<a name="45"><span class="lineNum">      45 </span>            :  * Use bit 0 to mangle the TIF_SPEC_IB state into the mm pointer which is</a>
<a name="46"><span class="lineNum">      46 </span>            :  * stored in cpu_tlb_state.last_user_mm_ibpb.</a>
<a name="47"><span class="lineNum">      47 </span>            :  */</a>
<a name="48"><span class="lineNum">      48 </span>            : #define LAST_USER_MM_IBPB       0x1UL</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span>            : /*</a>
<a name="51"><span class="lineNum">      51 </span>            :  * The x86 feature is called PCID (Process Context IDentifier). It is similar</a>
<a name="52"><span class="lineNum">      52 </span>            :  * to what is traditionally called ASID on the RISC processors.</a>
<a name="53"><span class="lineNum">      53 </span>            :  *</a>
<a name="54"><span class="lineNum">      54 </span>            :  * We don't use the traditional ASID implementation, where each process/mm gets</a>
<a name="55"><span class="lineNum">      55 </span>            :  * its own ASID and flush/restart when we run out of ASID space.</a>
<a name="56"><span class="lineNum">      56 </span>            :  *</a>
<a name="57"><span class="lineNum">      57 </span>            :  * Instead we have a small per-cpu array of ASIDs and cache the last few mm's</a>
<a name="58"><span class="lineNum">      58 </span>            :  * that came by on this CPU, allowing cheaper switch_mm between processes on</a>
<a name="59"><span class="lineNum">      59 </span>            :  * this CPU.</a>
<a name="60"><span class="lineNum">      60 </span>            :  *</a>
<a name="61"><span class="lineNum">      61 </span>            :  * We end up with different spaces for different things. To avoid confusion we</a>
<a name="62"><span class="lineNum">      62 </span>            :  * use different names for each of them:</a>
<a name="63"><span class="lineNum">      63 </span>            :  *</a>
<a name="64"><span class="lineNum">      64 </span>            :  * ASID  - [0, TLB_NR_DYN_ASIDS-1]</a>
<a name="65"><span class="lineNum">      65 </span>            :  *         the canonical identifier for an mm</a>
<a name="66"><span class="lineNum">      66 </span>            :  *</a>
<a name="67"><span class="lineNum">      67 </span>            :  * kPCID - [1, TLB_NR_DYN_ASIDS]</a>
<a name="68"><span class="lineNum">      68 </span>            :  *         the value we write into the PCID part of CR3; corresponds to the</a>
<a name="69"><span class="lineNum">      69 </span>            :  *         ASID+1, because PCID 0 is special.</a>
<a name="70"><span class="lineNum">      70 </span>            :  *</a>
<a name="71"><span class="lineNum">      71 </span>            :  * uPCID - [2048 + 1, 2048 + TLB_NR_DYN_ASIDS]</a>
<a name="72"><span class="lineNum">      72 </span>            :  *         for KPTI each mm has two address spaces and thus needs two</a>
<a name="73"><span class="lineNum">      73 </span>            :  *         PCID values, but we can still do with a single ASID denomination</a>
<a name="74"><span class="lineNum">      74 </span>            :  *         for each mm. Corresponds to kPCID + 2048.</a>
<a name="75"><span class="lineNum">      75 </span>            :  *</a>
<a name="76"><span class="lineNum">      76 </span>            :  */</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            : /* There are 12 bits of space for ASIDS in CR3 */</a>
<a name="79"><span class="lineNum">      79 </span>            : #define CR3_HW_ASID_BITS                12</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            : /*</a>
<a name="82"><span class="lineNum">      82 </span>            :  * When enabled, PAGE_TABLE_ISOLATION consumes a single bit for</a>
<a name="83"><span class="lineNum">      83 </span>            :  * user/kernel switches</a>
<a name="84"><span class="lineNum">      84 </span>            :  */</a>
<a name="85"><span class="lineNum">      85 </span>            : #ifdef CONFIG_PAGE_TABLE_ISOLATION</a>
<a name="86"><span class="lineNum">      86 </span>            : # define PTI_CONSUMED_PCID_BITS 1</a>
<a name="87"><span class="lineNum">      87 </span>            : #else</a>
<a name="88"><span class="lineNum">      88 </span>            : # define PTI_CONSUMED_PCID_BITS 0</a>
<a name="89"><span class="lineNum">      89 </span>            : #endif</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            : #define CR3_AVAIL_PCID_BITS (X86_CR3_PCID_BITS - PTI_CONSUMED_PCID_BITS)</a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span>            : /*</a>
<a name="94"><span class="lineNum">      94 </span>            :  * ASIDs are zero-based: 0-&gt;MAX_AVAIL_ASID are valid.  -1 below to account</a>
<a name="95"><span class="lineNum">      95 </span>            :  * for them being zero-based.  Another -1 is because PCID 0 is reserved for</a>
<a name="96"><span class="lineNum">      96 </span>            :  * use by non-PCID-aware users.</a>
<a name="97"><span class="lineNum">      97 </span>            :  */</a>
<a name="98"><span class="lineNum">      98 </span>            : #define MAX_ASID_AVAILABLE ((1 &lt;&lt; CR3_AVAIL_PCID_BITS) - 2)</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            : /*</a>
<a name="101"><span class="lineNum">     101 </span>            :  * Given @asid, compute kPCID</a>
<a name="102"><span class="lineNum">     102 </span>            :  */</a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">      34890 : static inline u16 kern_pcid(u16 asid)</span></a>
<a name="104"><span class="lineNum">     104 </span>            : {</a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :         VM_WARN_ON_ONCE(asid &gt; MAX_ASID_AVAILABLE);</span></a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span>            : #ifdef CONFIG_PAGE_TABLE_ISOLATION</a>
<a name="108"><span class="lineNum">     108 </span>            :         /*</a>
<a name="109"><span class="lineNum">     109 </span>            :          * Make sure that the dynamic ASID space does not confict with the</a>
<a name="110"><span class="lineNum">     110 </span>            :          * bit we are using to switch between user and kernel ASIDs.</a>
<a name="111"><span class="lineNum">     111 </span>            :          */</a>
<a name="112"><span class="lineNum">     112 </span>            :         BUILD_BUG_ON(TLB_NR_DYN_ASIDS &gt;= (1 &lt;&lt; X86_CR3_PTI_PCID_USER_BIT));</a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span>            :         /*</a>
<a name="115"><span class="lineNum">     115 </span>            :          * The ASID being passed in here should have respected the</a>
<a name="116"><span class="lineNum">     116 </span>            :          * MAX_ASID_AVAILABLE and thus never have the switch bit set.</a>
<a name="117"><span class="lineNum">     117 </span>            :          */</a>
<a name="118"><span class="lineNum">     118 </span>            :         VM_WARN_ON_ONCE(asid &amp; (1 &lt;&lt; X86_CR3_PTI_PCID_USER_BIT));</a>
<a name="119"><span class="lineNum">     119 </span>            : #endif</a>
<a name="120"><span class="lineNum">     120 </span>            :         /*</a>
<a name="121"><span class="lineNum">     121 </span>            :          * The dynamically-assigned ASIDs that get passed in are small</a>
<a name="122"><span class="lineNum">     122 </span>            :          * (&lt;TLB_NR_DYN_ASIDS).  They never have the high switch bit set,</a>
<a name="123"><span class="lineNum">     123 </span>            :          * so do not bother to clear it.</a>
<a name="124"><span class="lineNum">     124 </span>            :          *</a>
<a name="125"><span class="lineNum">     125 </span>            :          * If PCID is on, ASID-aware code paths put the ASID+1 into the</a>
<a name="126"><span class="lineNum">     126 </span>            :          * PCID bits.  This serves two purposes.  It prevents a nasty</a>
<a name="127"><span class="lineNum">     127 </span>            :          * situation in which PCID-unaware code saves CR3, loads some other</a>
<a name="128"><span class="lineNum">     128 </span>            :          * value (with PCID == 0), and then restores CR3, thus corrupting</a>
<a name="129"><span class="lineNum">     129 </span>            :          * the TLB for ASID 0 if the saved ASID was nonzero.  It also means</a>
<a name="130"><span class="lineNum">     130 </span>            :          * that any bugs involving loading a PCID-enabled CR3 with</a>
<a name="131"><span class="lineNum">     131 </span>            :          * CR4.PCIDE off will trigger deterministically.</a>
<a name="132"><span class="lineNum">     132 </span>            :          */</a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">      34890 :         return asid + 1;</span></a>
<a name="134"><span class="lineNum">     134 </span>            : }</a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span>            : /*</a>
<a name="137"><span class="lineNum">     137 </span>            :  * Given @asid, compute uPCID</a>
<a name="138"><span class="lineNum">     138 </span>            :  */</a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 : static inline u16 user_pcid(u16 asid)</span></a>
<a name="140"><span class="lineNum">     140 </span>            : {</a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :         u16 ret = kern_pcid(asid);</span></a>
<a name="142"><span class="lineNum">     142 </span>            : #ifdef CONFIG_PAGE_TABLE_ISOLATION</a>
<a name="143"><span class="lineNum">     143 </span>            :         ret |= 1 &lt;&lt; X86_CR3_PTI_PCID_USER_BIT;</a>
<a name="144"><span class="lineNum">     144 </span>            : #endif</a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="146"><span class="lineNum">     146 </span>            : }</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">      29289 : static inline unsigned long build_cr3(pgd_t *pgd, u16 asid)</span></a>
<a name="149"><span class="lineNum">     149 </span>            : {</a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">      29289 :         if (static_cpu_has(X86_FEATURE_PCID)) {</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">      33177 :                 return __sme_pa(pgd) | kern_pcid(asid);</span></a>
<a name="152"><span class="lineNum">     152 </span>            :         } else {</a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :                 VM_WARN_ON_ONCE(asid != 0);</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :                 return __sme_pa(pgd);</span></a>
<a name="155"><span class="lineNum">     155 </span>            :         }</a>
<a name="156"><span class="lineNum">     156 </span>            : }</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">       5601 : static inline unsigned long build_cr3_noflush(pgd_t *pgd, u16 asid)</span></a>
<a name="159"><span class="lineNum">     159 </span>            : {</a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">       5601 :         VM_WARN_ON_ONCE(asid &gt; MAX_ASID_AVAILABLE);</span></a>
<a name="161"><span class="lineNum">     161 </span>            :         /*</a>
<a name="162"><span class="lineNum">     162 </span>            :          * Use boot_cpu_has() instead of this_cpu_has() as this function</a>
<a name="163"><span class="lineNum">     163 </span>            :          * might be called during early boot. This should work even after</a>
<a name="164"><span class="lineNum">     164 </span>            :          * boot because all CPU's the have same capabilities:</a>
<a name="165"><span class="lineNum">     165 </span>            :          */</a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">       5601 :         VM_WARN_ON_ONCE(!boot_cpu_has(X86_FEATURE_PCID));</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">       7581 :         return __sme_pa(pgd) | kern_pcid(asid) | CR3_NOFLUSH;</span></a>
<a name="168"><span class="lineNum">     168 </span>            : }</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            : /*</a>
<a name="171"><span class="lineNum">     171 </span>            :  * We get here when we do something requiring a TLB invalidation</a>
<a name="172"><span class="lineNum">     172 </span>            :  * but could not go invalidate all of the contexts.  We do the</a>
<a name="173"><span class="lineNum">     173 </span>            :  * necessary invalidation by clearing out the 'ctx_id' which</a>
<a name="174"><span class="lineNum">     174 </span>            :  * forces a TLB flush when the context is loaded.</a>
<a name="175"><span class="lineNum">     175 </span>            :  */</a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 : static void clear_asid_other(void)</span></a>
<a name="177"><span class="lineNum">     177 </span>            : {</a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :         u16 asid;</span></a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span>            :         /*</a>
<a name="181"><span class="lineNum">     181 </span>            :          * This is only expected to be set if we have disabled</a>
<a name="182"><span class="lineNum">     182 </span>            :          * kernel _PAGE_GLOBAL pages.</a>
<a name="183"><span class="lineNum">     183 </span>            :          */</a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         if (!static_cpu_has(X86_FEATURE_PTI)) {</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :                 WARN_ON_ONCE(1);</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="187"><span class="lineNum">     187 </span>            :         }</a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :         for (asid = 0; asid &lt; TLB_NR_DYN_ASIDS; asid++) {</span></a>
<a name="190"><span class="lineNum">     190 </span>            :                 /* Do not need to flush the current asid */</a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :                 if (asid == this_cpu_read(cpu_tlbstate.loaded_mm_asid))</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="193"><span class="lineNum">     193 </span>            :                 /*</a>
<a name="194"><span class="lineNum">     194 </span>            :                  * Make sure the next time we go to switch to</a>
<a name="195"><span class="lineNum">     195 </span>            :                  * this asid, we do a flush:</a>
<a name="196"><span class="lineNum">     196 </span>            :                  */</a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 this_cpu_write(cpu_tlbstate.ctxs[asid].ctx_id, 0);</span></a>
<a name="198"><span class="lineNum">     198 </span>            :         }</a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :         this_cpu_write(cpu_tlbstate.invalidate_other, false);</span></a>
<a name="200"><span class="lineNum">     200 </span>            : }</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            : atomic64_t last_mm_ctx_id = ATOMIC64_INIT(1);</a>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span><span class="lineCov">      13306 : static void choose_new_asid(struct mm_struct *next, u64 next_tlb_gen,</span></a>
<a name="206"><span class="lineNum">     206 </span>            :                             u16 *new_asid, bool *need_flush)</a>
<a name="207"><span class="lineNum">     207 </span>            : {</a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">      13306 :         u16 asid;</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">      13306 :         if (!static_cpu_has(X86_FEATURE_PCID)) {</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 *new_asid = 0;</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :                 *need_flush = true;</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="214"><span class="lineNum">     214 </span>            :         }</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span><span class="lineCov">      13306 :         if (this_cpu_read(cpu_tlbstate.invalidate_other))</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 clear_asid_other();</span></a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">      72731 :         for (asid = 0; asid &lt; TLB_NR_DYN_ASIDS; asid++) {</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">      65164 :                 if (this_cpu_read(cpu_tlbstate.ctxs[asid].ctx_id) !=</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineCov">      65165 :                     next-&gt;context.ctx_id)</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineCov">      59425 :                         continue;</span></a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span><span class="lineCov">       5740 :                 *new_asid = asid;</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">       5740 :                 *need_flush = (this_cpu_read(cpu_tlbstate.ctxs[asid].tlb_gen) &lt;</span></a>
<a name="226"><span class="lineNum">     226 </span>            :                                next_tlb_gen);</a>
<a name="227"><span class="lineNum">     227 </span><span class="lineCov">       5740 :                 return;</span></a>
<a name="228"><span class="lineNum">     228 </span>            :         }</a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span>            :         /*</a>
<a name="231"><span class="lineNum">     231 </span>            :          * We don't currently own an ASID slot on this CPU.</a>
<a name="232"><span class="lineNum">     232 </span>            :          * Allocate a slot.</a>
<a name="233"><span class="lineNum">     233 </span>            :          */</a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">       7567 :         *new_asid = this_cpu_add_return(cpu_tlbstate.next_asid, 1) - 1;</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineCov">       7567 :         if (*new_asid &gt;= TLB_NR_DYN_ASIDS) {</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">       1259 :                 *new_asid = 0;</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">       7567 :                 this_cpu_write(cpu_tlbstate.next_asid, 1);</span></a>
<a name="238"><span class="lineNum">     238 </span>            :         }</a>
<a name="239"><span class="lineNum">     239 </span><span class="lineCov">       7567 :         *need_flush = true;</span></a>
<a name="240"><span class="lineNum">     240 </span>            : }</a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span>            : /*</a>
<a name="243"><span class="lineNum">     243 </span>            :  * Given an ASID, flush the corresponding user ASID.  We can delay this</a>
<a name="244"><span class="lineNum">     244 </span>            :  * until the next time we switch to it.</a>
<a name="245"><span class="lineNum">     245 </span>            :  *</a>
<a name="246"><span class="lineNum">     246 </span>            :  * See SWITCH_TO_USER_CR3.</a>
<a name="247"><span class="lineNum">     247 </span>            :  */</a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">      12918 : static inline void invalidate_user_asid(u16 asid)</span></a>
<a name="249"><span class="lineNum">     249 </span>            : {</a>
<a name="250"><span class="lineNum">     250 </span>            :         /* There is no user ASID if address space separation is off */</a>
<a name="251"><span class="lineNum">     251 </span><span class="lineCov">      12918 :         if (!IS_ENABLED(CONFIG_PAGE_TABLE_ISOLATION))</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineCov">      12918 :                 return;</span></a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            :         /*</a>
<a name="255"><span class="lineNum">     255 </span>            :          * We only have a single ASID if PCID is off and the CR3</a>
<a name="256"><span class="lineNum">     256 </span>            :          * write will have flushed it.</a>
<a name="257"><span class="lineNum">     257 </span>            :          */</a>
<a name="258"><span class="lineNum">     258 </span>            :         if (!cpu_feature_enabled(X86_FEATURE_PCID))</a>
<a name="259"><span class="lineNum">     259 </span>            :                 return;</a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span>            :         if (!static_cpu_has(X86_FEATURE_PTI))</a>
<a name="262"><span class="lineNum">     262 </span>            :                 return;</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            :         __set_bit(kern_pcid(asid),</a>
<a name="265"><span class="lineNum">     265 </span>            :                   (unsigned long *)this_cpu_ptr(&amp;cpu_tlbstate.user_pcid_flush_mask));</a>
<a name="266"><span class="lineNum">     266 </span>            : }</a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">      13313 : static void load_new_mm_cr3(pgd_t *pgdir, u16 new_asid, bool need_flush)</span></a>
<a name="269"><span class="lineNum">     269 </span>            : {</a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">      13313 :         unsigned long new_mm_cr3;</span></a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span><span class="lineCov">      13313 :         if (need_flush) {</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">       7712 :                 invalidate_user_asid(new_asid);</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineCov">       7712 :                 new_mm_cr3 = build_cr3(pgdir, new_asid);</span></a>
<a name="275"><span class="lineNum">     275 </span>            :         } else {</a>
<a name="276"><span class="lineNum">     276 </span><span class="lineCov">       5601 :                 new_mm_cr3 = build_cr3_noflush(pgdir, new_asid);</span></a>
<a name="277"><span class="lineNum">     277 </span>            :         }</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            :         /*</a>
<a name="280"><span class="lineNum">     280 </span>            :          * Caution: many callers of this function expect</a>
<a name="281"><span class="lineNum">     281 </span>            :          * that load_cr3() is serializing and orders TLB</a>
<a name="282"><span class="lineNum">     282 </span>            :          * fills with respect to the mm_cpumask writes.</a>
<a name="283"><span class="lineNum">     283 </span>            :          */</a>
<a name="284"><span class="lineNum">     284 </span><span class="lineCov">      13313 :         write_cr3(new_mm_cr3);</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineCov">      13313 : }</span></a>
<a name="286"><span class="lineNum">     286 </span>            : </a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 : void leave_mm(int cpu)</span></a>
<a name="288"><span class="lineNum">     288 </span>            : {</a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :         struct mm_struct *loaded_mm = this_cpu_read(cpu_tlbstate.loaded_mm);</span></a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            :         /*</a>
<a name="292"><span class="lineNum">     292 </span>            :          * It's plausible that we're in lazy TLB mode while our mm is init_mm.</a>
<a name="293"><span class="lineNum">     293 </span>            :          * If so, our callers still expect us to flush the TLB, but there</a>
<a name="294"><span class="lineNum">     294 </span>            :          * aren't any user TLB entries in init_mm to worry about.</a>
<a name="295"><span class="lineNum">     295 </span>            :          *</a>
<a name="296"><span class="lineNum">     296 </span>            :          * This needs to happen before any other sanity checks due to</a>
<a name="297"><span class="lineNum">     297 </span>            :          * intel_idle's shenanigans.</a>
<a name="298"><span class="lineNum">     298 </span>            :          */</a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :         if (loaded_mm == &amp;init_mm)</span></a>
<a name="300"><span class="lineNum">     300 </span>            :                 return;</a>
<a name="301"><span class="lineNum">     301 </span>            : </a>
<a name="302"><span class="lineNum">     302 </span>            :         /* Warn if we're not lazy. */</a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :         WARN_ON(!this_cpu_read(cpu_tlbstate.is_lazy));</span></a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :         switch_mm(NULL, &amp;init_mm, NULL);</span></a>
<a name="306"><span class="lineNum">     306 </span>            : }</a>
<a name="307"><span class="lineNum">     307 </span>            : EXPORT_SYMBOL_GPL(leave_mm);</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span><span class="lineCov">       2405 : void switch_mm(struct mm_struct *prev, struct mm_struct *next,</span></a>
<a name="310"><span class="lineNum">     310 </span>            :                struct task_struct *tsk)</a>
<a name="311"><span class="lineNum">     311 </span>            : {</a>
<a name="312"><span class="lineNum">     312 </span><span class="lineCov">       2405 :         unsigned long flags;</span></a>
<a name="313"><span class="lineNum">     313 </span>            : </a>
<a name="314"><span class="lineNum">     314 </span><span class="lineCov">       4810 :         local_irq_save(flags);</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineCov">       2405 :         switch_mm_irqs_off(prev, next, tsk);</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineCov">       2405 :         local_irq_restore(flags);</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineCov">       2405 : }</span></a>
<a name="318"><span class="lineNum">     318 </span>            : </a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 : static inline unsigned long mm_mangle_tif_spec_ib(struct task_struct *next)</span></a>
<a name="320"><span class="lineNum">     320 </span>            : {</a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :         unsigned long next_tif = task_thread_info(next)-&gt;flags;</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :         unsigned long ibpb = (next_tif &gt;&gt; TIF_SPEC_IB) &amp; LAST_USER_MM_IBPB;</span></a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         return (unsigned long)next-&gt;mm | ibpb;</span></a>
<a name="325"><span class="lineNum">     325 </span>            : }</a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span><span class="lineCov">      13305 : static void cond_ibpb(struct task_struct *next)</span></a>
<a name="328"><span class="lineNum">     328 </span>            : {</a>
<a name="329"><span class="lineNum">     329 </span><span class="lineCov">      13305 :         if (!next || !next-&gt;mm)</span></a>
<a name="330"><span class="lineNum">     330 </span>            :                 return;</a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span>            :         /*</a>
<a name="333"><span class="lineNum">     333 </span>            :          * Both, the conditional and the always IBPB mode use the mm</a>
<a name="334"><span class="lineNum">     334 </span>            :          * pointer to avoid the IBPB when switching between tasks of the</a>
<a name="335"><span class="lineNum">     335 </span>            :          * same process. Using the mm pointer instead of mm-&gt;context.ctx_id</a>
<a name="336"><span class="lineNum">     336 </span>            :          * opens a hypothetical hole vs. mm_struct reuse, which is more or</a>
<a name="337"><span class="lineNum">     337 </span>            :          * less impossible to control by an attacker. Aside of that it</a>
<a name="338"><span class="lineNum">     338 </span>            :          * would only affect the first schedule so the theoretically</a>
<a name="339"><span class="lineNum">     339 </span>            :          * exposed data is not really interesting.</a>
<a name="340"><span class="lineNum">     340 </span>            :          */</a>
<a name="341"><span class="lineNum">     341 </span><span class="lineCov">       7855 :         if (static_branch_likely(&amp;switch_mm_cond_ibpb)) {</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 unsigned long prev_mm, next_mm;</span></a>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<a name="344"><span class="lineNum">     344 </span>            :                 /*</a>
<a name="345"><span class="lineNum">     345 </span>            :                  * This is a bit more complex than the always mode because</a>
<a name="346"><span class="lineNum">     346 </span>            :                  * it has to handle two cases:</a>
<a name="347"><span class="lineNum">     347 </span>            :                  *</a>
<a name="348"><span class="lineNum">     348 </span>            :                  * 1) Switch from a user space task (potential attacker)</a>
<a name="349"><span class="lineNum">     349 </span>            :                  *    which has TIF_SPEC_IB set to a user space task</a>
<a name="350"><span class="lineNum">     350 </span>            :                  *    (potential victim) which has TIF_SPEC_IB not set.</a>
<a name="351"><span class="lineNum">     351 </span>            :                  *</a>
<a name="352"><span class="lineNum">     352 </span>            :                  * 2) Switch from a user space task (potential attacker)</a>
<a name="353"><span class="lineNum">     353 </span>            :                  *    which has TIF_SPEC_IB not set to a user space task</a>
<a name="354"><span class="lineNum">     354 </span>            :                  *    (potential victim) which has TIF_SPEC_IB set.</a>
<a name="355"><span class="lineNum">     355 </span>            :                  *</a>
<a name="356"><span class="lineNum">     356 </span>            :                  * This could be done by unconditionally issuing IBPB when</a>
<a name="357"><span class="lineNum">     357 </span>            :                  * a task which has TIF_SPEC_IB set is either scheduled in</a>
<a name="358"><span class="lineNum">     358 </span>            :                  * or out. Though that results in two flushes when:</a>
<a name="359"><span class="lineNum">     359 </span>            :                  *</a>
<a name="360"><span class="lineNum">     360 </span>            :                  * - the same user space task is scheduled out and later</a>
<a name="361"><span class="lineNum">     361 </span>            :                  *   scheduled in again and only a kernel thread ran in</a>
<a name="362"><span class="lineNum">     362 </span>            :                  *   between.</a>
<a name="363"><span class="lineNum">     363 </span>            :                  *</a>
<a name="364"><span class="lineNum">     364 </span>            :                  * - a user space task belonging to the same process is</a>
<a name="365"><span class="lineNum">     365 </span>            :                  *   scheduled in after a kernel thread ran in between</a>
<a name="366"><span class="lineNum">     366 </span>            :                  *</a>
<a name="367"><span class="lineNum">     367 </span>            :                  * - a user space task belonging to the same process is</a>
<a name="368"><span class="lineNum">     368 </span>            :                  *   scheduled in immediately.</a>
<a name="369"><span class="lineNum">     369 </span>            :                  *</a>
<a name="370"><span class="lineNum">     370 </span>            :                  * Optimize this with reasonably small overhead for the</a>
<a name="371"><span class="lineNum">     371 </span>            :                  * above cases. Mangle the TIF_SPEC_IB bit into the mm</a>
<a name="372"><span class="lineNum">     372 </span>            :                  * pointer of the incoming task which is stored in</a>
<a name="373"><span class="lineNum">     373 </span>            :                  * cpu_tlbstate.last_user_mm_ibpb for comparison.</a>
<a name="374"><span class="lineNum">     374 </span>            :                  */</a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 next_mm = mm_mangle_tif_spec_ib(next);</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 prev_mm = this_cpu_read(cpu_tlbstate.last_user_mm_ibpb);</span></a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span>            :                 /*</a>
<a name="379"><span class="lineNum">     379 </span>            :                  * Issue IBPB only if the mm's are different and one or</a>
<a name="380"><span class="lineNum">     380 </span>            :                  * both have the IBPB bit set.</a>
<a name="381"><span class="lineNum">     381 </span>            :                  */</a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :                 if (next_mm != prev_mm &amp;&amp;</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :                     (next_mm | prev_mm) &amp; LAST_USER_MM_IBPB)</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :                         indirect_branch_prediction_barrier();</span></a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span><span class="lineCov">       7855 :                 this_cpu_write(cpu_tlbstate.last_user_mm_ibpb, next_mm);</span></a>
<a name="387"><span class="lineNum">     387 </span>            :         }</a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span><span class="lineCov">       7855 :         if (static_branch_unlikely(&amp;switch_mm_always_ibpb)) {</span></a>
<a name="390"><span class="lineNum">     390 </span>            :                 /*</a>
<a name="391"><span class="lineNum">     391 </span>            :                  * Only flush when switching to a user space task with a</a>
<a name="392"><span class="lineNum">     392 </span>            :                  * different context than the user space task which ran</a>
<a name="393"><span class="lineNum">     393 </span>            :                  * last on this CPU.</a>
<a name="394"><span class="lineNum">     394 </span>            :                  */</a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :                 if (this_cpu_read(cpu_tlbstate.last_user_mm) != next-&gt;mm) {</span></a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :                         indirect_branch_prediction_barrier();</span></a>
<a name="397"><span class="lineNum">     397 </span><span class="lineCov">       7855 :                         this_cpu_write(cpu_tlbstate.last_user_mm, next-&gt;mm);</span></a>
<a name="398"><span class="lineNum">     398 </span>            :                 }</a>
<a name="399"><span class="lineNum">     399 </span>            :         }</a>
<a name="400"><span class="lineNum">     400 </span>            : }</a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span>            : #ifdef CONFIG_PERF_EVENTS</a>
<a name="403"><span class="lineNum">     403 </span><span class="lineCov">      13305 : static inline void cr4_update_pce_mm(struct mm_struct *mm)</span></a>
<a name="404"><span class="lineNum">     404 </span>            : {</a>
<a name="405"><span class="lineNum">     405 </span><span class="lineCov">      13305 :         if (static_branch_unlikely(&amp;rdpmc_always_available_key) ||</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineCov">      13307 :             (!static_branch_unlikely(&amp;rdpmc_never_available_key) &amp;&amp;</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineCov">      13307 :              atomic_read(&amp;mm-&gt;context.perf_rdpmc_allowed)))</span></a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :                 cr4_set_bits_irqsoff(X86_CR4_PCE);</span></a>
<a name="409"><span class="lineNum">     409 </span>            :         else</a>
<a name="410"><span class="lineNum">     410 </span><span class="lineCov">      13306 :                 cr4_clear_bits_irqsoff(X86_CR4_PCE);</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineCov">      13307 : }</span></a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 : void cr4_update_pce(void *ignored)</span></a>
<a name="414"><span class="lineNum">     414 </span>            : {</a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :         cr4_update_pce_mm(this_cpu_read(cpu_tlbstate.loaded_mm));</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 : }</span></a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span>            : #else</a>
<a name="419"><span class="lineNum">     419 </span>            : static inline void cr4_update_pce_mm(struct mm_struct *mm) { }</a>
<a name="420"><span class="lineNum">     420 </span>            : #endif</a>
<a name="421"><span class="lineNum">     421 </span>            : </a>
<a name="422"><span class="lineNum">     422 </span><span class="lineCov">      21570 : void switch_mm_irqs_off(struct mm_struct *prev, struct mm_struct *next,</span></a>
<a name="423"><span class="lineNum">     423 </span>            :                         struct task_struct *tsk)</a>
<a name="424"><span class="lineNum">     424 </span>            : {</a>
<a name="425"><span class="lineNum">     425 </span><span class="lineCov">      21570 :         struct mm_struct *real_prev = this_cpu_read(cpu_tlbstate.loaded_mm);</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineCov">      21572 :         u16 prev_asid = this_cpu_read(cpu_tlbstate.loaded_mm_asid);</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineCov">      21574 :         bool was_lazy = this_cpu_read(cpu_tlbstate.is_lazy);</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineCov">      21574 :         unsigned cpu = smp_processor_id();</span></a>
<a name="429"><span class="lineNum">     429 </span><span class="lineCov">      21574 :         u64 next_tlb_gen;</span></a>
<a name="430"><span class="lineNum">     430 </span><span class="lineCov">      21574 :         bool need_flush;</span></a>
<a name="431"><span class="lineNum">     431 </span><span class="lineCov">      21574 :         u16 new_asid;</span></a>
<a name="432"><span class="lineNum">     432 </span>            : </a>
<a name="433"><span class="lineNum">     433 </span>            :         /*</a>
<a name="434"><span class="lineNum">     434 </span>            :          * NB: The scheduler will call us with prev == next when switching</a>
<a name="435"><span class="lineNum">     435 </span>            :          * from lazy TLB mode to normal mode if active_mm isn't changing.</a>
<a name="436"><span class="lineNum">     436 </span>            :          * When this happens, we don't assume that CR3 (and hence</a>
<a name="437"><span class="lineNum">     437 </span>            :          * cpu_tlbstate.loaded_mm) matches next.</a>
<a name="438"><span class="lineNum">     438 </span>            :          *</a>
<a name="439"><span class="lineNum">     439 </span>            :          * NB: leave_mm() calls us with prev == NULL and tsk == NULL.</a>
<a name="440"><span class="lineNum">     440 </span>            :          */</a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            :         /* We don't want flush_tlb_func_* to run concurrently with us. */</a>
<a name="443"><span class="lineNum">     443 </span><span class="lineCov">      21574 :         if (IS_ENABLED(CONFIG_PROVE_LOCKING))</span></a>
<a name="444"><span class="lineNum">     444 </span><span class="lineCov">      21574 :                 WARN_ON_ONCE(!irqs_disabled());</span></a>
<a name="445"><span class="lineNum">     445 </span>            : </a>
<a name="446"><span class="lineNum">     446 </span>            :         /*</a>
<a name="447"><span class="lineNum">     447 </span>            :          * Verify that CR3 is what we think it is.  This will catch</a>
<a name="448"><span class="lineNum">     448 </span>            :          * hypothetical buggy code that directly switches to swapper_pg_dir</a>
<a name="449"><span class="lineNum">     449 </span>            :          * without going through leave_mm() / switch_mm_irqs_off() or that</a>
<a name="450"><span class="lineNum">     450 </span>            :          * does something like write_cr3(read_cr3_pa()).</a>
<a name="451"><span class="lineNum">     451 </span>            :          *</a>
<a name="452"><span class="lineNum">     452 </span>            :          * Only do this check if CONFIG_DEBUG_VM=y because __read_cr3()</a>
<a name="453"><span class="lineNum">     453 </span>            :          * isn't free.</a>
<a name="454"><span class="lineNum">     454 </span>            :          */</a>
<a name="455"><span class="lineNum">     455 </span>            : #ifdef CONFIG_DEBUG_VM</a>
<a name="456"><span class="lineNum">     456 </span><span class="lineCov">      21573 :         if (WARN_ON_ONCE(__read_cr3() != build_cr3(real_prev-&gt;pgd, prev_asid))) {</span></a>
<a name="457"><span class="lineNum">     457 </span>            :                 /*</a>
<a name="458"><span class="lineNum">     458 </span>            :                  * If we were to BUG here, we'd be very likely to kill</a>
<a name="459"><span class="lineNum">     459 </span>            :                  * the system so hard that we don't see the call trace.</a>
<a name="460"><span class="lineNum">     460 </span>            :                  * Try to recover instead by ignoring the error and doing</a>
<a name="461"><span class="lineNum">     461 </span>            :                  * a global flush to minimize the chance of corruption.</a>
<a name="462"><span class="lineNum">     462 </span>            :                  *</a>
<a name="463"><span class="lineNum">     463 </span>            :                  * (This is far from being a fully correct recovery.</a>
<a name="464"><span class="lineNum">     464 </span>            :                  *  Architecturally, the CPU could prefetch something</a>
<a name="465"><span class="lineNum">     465 </span>            :                  *  back into an incorrect ASID slot and leave it there</a>
<a name="466"><span class="lineNum">     466 </span>            :                  *  to cause trouble down the road.  It's better than</a>
<a name="467"><span class="lineNum">     467 </span>            :                  *  nothing, though.)</a>
<a name="468"><span class="lineNum">     468 </span>            :                  */</a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :                 __flush_tlb_all();</span></a>
<a name="470"><span class="lineNum">     470 </span>            :         }</a>
<a name="471"><span class="lineNum">     471 </span>            : #endif</a>
<a name="472"><span class="lineNum">     472 </span><span class="lineCov">      21572 :         this_cpu_write(cpu_tlbstate.is_lazy, false);</span></a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span>            :         /*</a>
<a name="475"><span class="lineNum">     475 </span>            :          * The membarrier system call requires a full memory barrier and</a>
<a name="476"><span class="lineNum">     476 </span>            :          * core serialization before returning to user-space, after</a>
<a name="477"><span class="lineNum">     477 </span>            :          * storing to rq-&gt;curr, when changing mm.  This is because</a>
<a name="478"><span class="lineNum">     478 </span>            :          * membarrier() sends IPIs to all CPUs that are in the target mm</a>
<a name="479"><span class="lineNum">     479 </span>            :          * to make them issue memory barriers.  However, if another CPU</a>
<a name="480"><span class="lineNum">     480 </span>            :          * switches to/from the target mm concurrently with</a>
<a name="481"><span class="lineNum">     481 </span>            :          * membarrier(), it can cause that CPU not to receive an IPI</a>
<a name="482"><span class="lineNum">     482 </span>            :          * when it really should issue a memory barrier.  Writing to CR3</a>
<a name="483"><span class="lineNum">     483 </span>            :          * provides that full memory barrier and core serializing</a>
<a name="484"><span class="lineNum">     484 </span>            :          * instruction.</a>
<a name="485"><span class="lineNum">     485 </span>            :          */</a>
<a name="486"><span class="lineNum">     486 </span><span class="lineCov">      21572 :         if (real_prev == next) {</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineCov">       8267 :                 VM_WARN_ON(this_cpu_read(cpu_tlbstate.ctxs[prev_asid].ctx_id) !=</span></a>
<a name="488"><span class="lineNum">     488 </span>            :                            next-&gt;context.ctx_id);</a>
<a name="489"><span class="lineNum">     489 </span>            : </a>
<a name="490"><span class="lineNum">     490 </span>            :                 /*</a>
<a name="491"><span class="lineNum">     491 </span>            :                  * Even in lazy TLB mode, the CPU should stay set in the</a>
<a name="492"><span class="lineNum">     492 </span>            :                  * mm_cpumask. The TLB shootdown code can figure out from</a>
<a name="493"><span class="lineNum">     493 </span>            :                  * from cpu_tlbstate.is_lazy whether or not to send an IPI.</a>
<a name="494"><span class="lineNum">     494 </span>            :                  */</a>
<a name="495"><span class="lineNum">     495 </span><span class="lineCov">      16534 :                 if (WARN_ON_ONCE(real_prev != &amp;init_mm &amp;&amp;</span></a>
<a name="496"><span class="lineNum">     496 </span>            :                                  !cpumask_test_cpu(cpu, mm_cpumask(next))))</a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :                         cpumask_set_cpu(cpu, mm_cpumask(next));</span></a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span>            :                 /*</a>
<a name="500"><span class="lineNum">     500 </span>            :                  * If the CPU is not in lazy TLB mode, we are just switching</a>
<a name="501"><span class="lineNum">     501 </span>            :                  * from one thread in a process to another thread in the same</a>
<a name="502"><span class="lineNum">     502 </span>            :                  * process. No TLB flush required.</a>
<a name="503"><span class="lineNum">     503 </span>            :                  */</a>
<a name="504"><span class="lineNum">     504 </span><span class="lineCov">       8267 :                 if (!was_lazy)</span></a>
<a name="505"><span class="lineNum">     505 </span><span class="lineCov">       8262 :                         return;</span></a>
<a name="506"><span class="lineNum">     506 </span>            : </a>
<a name="507"><span class="lineNum">     507 </span>            :                 /*</a>
<a name="508"><span class="lineNum">     508 </span>            :                  * Read the tlb_gen to check whether a flush is needed.</a>
<a name="509"><span class="lineNum">     509 </span>            :                  * If the TLB is up to date, just use it.</a>
<a name="510"><span class="lineNum">     510 </span>            :                  * The barrier synchronizes with the tlb_gen increment in</a>
<a name="511"><span class="lineNum">     511 </span>            :                  * the TLB shootdown code.</a>
<a name="512"><span class="lineNum">     512 </span>            :                  */</a>
<a name="513"><span class="lineNum">     513 </span><span class="lineCov">       8135 :                 smp_mb();</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineCov">       8136 :                 next_tlb_gen = atomic64_read(&amp;next-&gt;context.tlb_gen);</span></a>
<a name="515"><span class="lineNum">     515 </span><span class="lineCov">       8136 :                 if (this_cpu_read(cpu_tlbstate.ctxs[prev_asid].tlb_gen) ==</span></a>
<a name="516"><span class="lineNum">     516 </span>            :                                 next_tlb_gen)</a>
<a name="517"><span class="lineNum">     517 </span>            :                         return;</a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span>            :                 /*</a>
<a name="520"><span class="lineNum">     520 </span>            :                  * TLB contents went out of date while we were in lazy</a>
<a name="521"><span class="lineNum">     521 </span>            :                  * mode. Fall through to the TLB switching code below.</a>
<a name="522"><span class="lineNum">     522 </span>            :                  */</a>
<a name="523"><span class="lineNum">     523 </span><span class="lineCov">          6 :                 new_asid = prev_asid;</span></a>
<a name="524"><span class="lineNum">     524 </span><span class="lineCov">          6 :                 need_flush = true;</span></a>
<a name="525"><span class="lineNum">     525 </span>            :         } else {</a>
<a name="526"><span class="lineNum">     526 </span>            :                 /*</a>
<a name="527"><span class="lineNum">     527 </span>            :                  * Avoid user/user BTB poisoning by flushing the branch</a>
<a name="528"><span class="lineNum">     528 </span>            :                  * predictor when switching between processes. This stops</a>
<a name="529"><span class="lineNum">     529 </span>            :                  * one process from doing Spectre-v2 attacks on another.</a>
<a name="530"><span class="lineNum">     530 </span>            :                  */</a>
<a name="531"><span class="lineNum">     531 </span><span class="lineCov">      13305 :                 cond_ibpb(tsk);</span></a>
<a name="532"><span class="lineNum">     532 </span>            : </a>
<a name="533"><span class="lineNum">     533 </span>            :                 /*</a>
<a name="534"><span class="lineNum">     534 </span>            :                  * Stop remote flushes for the previous mm.</a>
<a name="535"><span class="lineNum">     535 </span>            :                  * Skip kernel threads; we never send init_mm TLB flushing IPIs,</a>
<a name="536"><span class="lineNum">     536 </span>            :                  * but the bitmap manipulation can cause cache line contention.</a>
<a name="537"><span class="lineNum">     537 </span>            :                  */</a>
<a name="538"><span class="lineNum">     538 </span><span class="lineCov">      13305 :                 if (real_prev != &amp;init_mm) {</span></a>
<a name="539"><span class="lineNum">     539 </span><span class="lineCov">      10371 :                         VM_WARN_ON_ONCE(!cpumask_test_cpu(cpu,</span></a>
<a name="540"><span class="lineNum">     540 </span>            :                                                 mm_cpumask(real_prev)));</a>
<a name="541"><span class="lineNum">     541 </span><span class="lineCov">      10373 :                         cpumask_clear_cpu(cpu, mm_cpumask(real_prev));</span></a>
<a name="542"><span class="lineNum">     542 </span>            :                 }</a>
<a name="543"><span class="lineNum">     543 </span>            : </a>
<a name="544"><span class="lineNum">     544 </span>            :                 /*</a>
<a name="545"><span class="lineNum">     545 </span>            :                  * Start remote flushes and then read tlb_gen.</a>
<a name="546"><span class="lineNum">     546 </span>            :                  */</a>
<a name="547"><span class="lineNum">     547 </span><span class="lineCov">      13307 :                 if (next != &amp;init_mm)</span></a>
<a name="548"><span class="lineNum">     548 </span><span class="lineCov">      10376 :                         cpumask_set_cpu(cpu, mm_cpumask(next));</span></a>
<a name="549"><span class="lineNum">     549 </span><span class="lineCov">      13307 :                 next_tlb_gen = atomic64_read(&amp;next-&gt;context.tlb_gen);</span></a>
<a name="550"><span class="lineNum">     550 </span>            : </a>
<a name="551"><span class="lineNum">     551 </span><span class="lineCov">      13306 :                 choose_new_asid(next, next_tlb_gen, &amp;new_asid, &amp;need_flush);</span></a>
<a name="552"><span class="lineNum">     552 </span>            : </a>
<a name="553"><span class="lineNum">     553 </span>            :                 /* Let nmi_uaccess_okay() know that we're changing CR3. */</a>
<a name="554"><span class="lineNum">     554 </span><span class="lineCov">      13307 :                 this_cpu_write(cpu_tlbstate.loaded_mm, LOADED_MM_SWITCHING);</span></a>
<a name="555"><span class="lineNum">     555 </span><span class="lineCov">      13306 :                 barrier();</span></a>
<a name="556"><span class="lineNum">     556 </span>            :         }</a>
<a name="557"><span class="lineNum">     557 </span>            : </a>
<a name="558"><span class="lineNum">     558 </span><span class="lineCov">      13312 :         if (need_flush) {</span></a>
<a name="559"><span class="lineNum">     559 </span><span class="lineCov">       7711 :                 this_cpu_write(cpu_tlbstate.ctxs[new_asid].ctx_id, next-&gt;context.ctx_id);</span></a>
<a name="560"><span class="lineNum">     560 </span><span class="lineCov">       7712 :                 this_cpu_write(cpu_tlbstate.ctxs[new_asid].tlb_gen, next_tlb_gen);</span></a>
<a name="561"><span class="lineNum">     561 </span><span class="lineCov">       7712 :                 load_new_mm_cr3(next-&gt;pgd, new_asid, true);</span></a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span><span class="lineCov">       7712 :                 trace_tlb_flush(TLB_FLUSH_ON_TASK_SWITCH, TLB_FLUSH_ALL);</span></a>
<a name="564"><span class="lineNum">     564 </span>            :         } else {</a>
<a name="565"><span class="lineNum">     565 </span>            :                 /* The new ASID is already up to date. */</a>
<a name="566"><span class="lineNum">     566 </span><span class="lineCov">       5601 :                 load_new_mm_cr3(next-&gt;pgd, new_asid, false);</span></a>
<a name="567"><span class="lineNum">     567 </span>            : </a>
<a name="568"><span class="lineNum">     568 </span><span class="lineCov">       5601 :                 trace_tlb_flush(TLB_FLUSH_ON_TASK_SWITCH, 0);</span></a>
<a name="569"><span class="lineNum">     569 </span>            :         }</a>
<a name="570"><span class="lineNum">     570 </span>            : </a>
<a name="571"><span class="lineNum">     571 </span>            :         /* Make sure we write CR3 before loaded_mm. */</a>
<a name="572"><span class="lineNum">     572 </span><span class="lineCov">      13311 :         barrier();</span></a>
<a name="573"><span class="lineNum">     573 </span>            : </a>
<a name="574"><span class="lineNum">     574 </span><span class="lineCov">      13311 :         this_cpu_write(cpu_tlbstate.loaded_mm, next);</span></a>
<a name="575"><span class="lineNum">     575 </span><span class="lineCov">      13311 :         this_cpu_write(cpu_tlbstate.loaded_mm_asid, new_asid);</span></a>
<a name="576"><span class="lineNum">     576 </span>            : </a>
<a name="577"><span class="lineNum">     577 </span><span class="lineCov">      13311 :         if (next != real_prev) {</span></a>
<a name="578"><span class="lineNum">     578 </span><span class="lineCov">      13305 :                 cr4_update_pce_mm(next);</span></a>
<a name="579"><span class="lineNum">     579 </span><span class="lineCov">      13306 :                 switch_ldt(real_prev, next);</span></a>
<a name="580"><span class="lineNum">     580 </span>            :         }</a>
<a name="581"><span class="lineNum">     581 </span>            : }</a>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<a name="583"><span class="lineNum">     583 </span>            : /*</a>
<a name="584"><span class="lineNum">     584 </span>            :  * Please ignore the name of this function.  It should be called</a>
<a name="585"><span class="lineNum">     585 </span>            :  * switch_to_kernel_thread().</a>
<a name="586"><span class="lineNum">     586 </span>            :  *</a>
<a name="587"><span class="lineNum">     587 </span>            :  * enter_lazy_tlb() is a hint from the scheduler that we are entering a</a>
<a name="588"><span class="lineNum">     588 </span>            :  * kernel thread or other context without an mm.  Acceptable implementations</a>
<a name="589"><span class="lineNum">     589 </span>            :  * include doing nothing whatsoever, switching to init_mm, or various clever</a>
<a name="590"><span class="lineNum">     590 </span>            :  * lazy tricks to try to minimize TLB flushes.</a>
<a name="591"><span class="lineNum">     591 </span>            :  *</a>
<a name="592"><span class="lineNum">     592 </span>            :  * The scheduler reserves the right to call enter_lazy_tlb() several times</a>
<a name="593"><span class="lineNum">     593 </span>            :  * in a row.  It will notify us that we're going back to a real mm by</a>
<a name="594"><span class="lineNum">     594 </span>            :  * calling switch_mm_irqs_off().</a>
<a name="595"><span class="lineNum">     595 </span>            :  */</a>
<a name="596"><span class="lineNum">     596 </span><span class="lineCov">      43731 : void enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk)</span></a>
<a name="597"><span class="lineNum">     597 </span>            : {</a>
<a name="598"><span class="lineNum">     598 </span><span class="lineCov">      43731 :         if (this_cpu_read(cpu_tlbstate.loaded_mm) == &amp;init_mm)</span></a>
<a name="599"><span class="lineNum">     599 </span>            :                 return;</a>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<a name="601"><span class="lineNum">     601 </span><span class="lineCov">      26524 :         this_cpu_write(cpu_tlbstate.is_lazy, true);</span></a>
<a name="602"><span class="lineNum">     602 </span>            : }</a>
<a name="603"><span class="lineNum">     603 </span>            : </a>
<a name="604"><span class="lineNum">     604 </span>            : /*</a>
<a name="605"><span class="lineNum">     605 </span>            :  * Call this when reinitializing a CPU.  It fixes the following potential</a>
<a name="606"><span class="lineNum">     606 </span>            :  * problems:</a>
<a name="607"><span class="lineNum">     607 </span>            :  *</a>
<a name="608"><span class="lineNum">     608 </span>            :  * - The ASID changed from what cpu_tlbstate thinks it is (most likely</a>
<a name="609"><span class="lineNum">     609 </span>            :  *   because the CPU was taken down and came back up with CR3's PCID</a>
<a name="610"><span class="lineNum">     610 </span>            :  *   bits clear.  CPU hotplug can do this.</a>
<a name="611"><span class="lineNum">     611 </span>            :  *</a>
<a name="612"><span class="lineNum">     612 </span>            :  * - The TLB contains junk in slots corresponding to inactive ASIDs.</a>
<a name="613"><span class="lineNum">     613 </span>            :  *</a>
<a name="614"><span class="lineNum">     614 </span>            :  * - The CPU went so far out to lunch that it may have missed a TLB</a>
<a name="615"><span class="lineNum">     615 </span>            :  *   flush.</a>
<a name="616"><span class="lineNum">     616 </span>            :  */</a>
<a name="617"><span class="lineNum">     617 </span><span class="lineCov">          4 : void initialize_tlbstate_and_flush(void)</span></a>
<a name="618"><span class="lineNum">     618 </span>            : {</a>
<a name="619"><span class="lineNum">     619 </span><span class="lineCov">          4 :         int i;</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineCov">          4 :         struct mm_struct *mm = this_cpu_read(cpu_tlbstate.loaded_mm);</span></a>
<a name="621"><span class="lineNum">     621 </span><span class="lineCov">          4 :         u64 tlb_gen = atomic64_read(&amp;init_mm.context.tlb_gen);</span></a>
<a name="622"><span class="lineNum">     622 </span><span class="lineCov">          4 :         unsigned long cr3 = __read_cr3();</span></a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span>            :         /* Assert that CR3 already references the right mm. */</a>
<a name="625"><span class="lineNum">     625 </span><span class="lineCov">          8 :         WARN_ON((cr3 &amp; CR3_ADDR_MASK) != __pa(mm-&gt;pgd));</span></a>
<a name="626"><span class="lineNum">     626 </span>            : </a>
<a name="627"><span class="lineNum">     627 </span>            :         /*</a>
<a name="628"><span class="lineNum">     628 </span>            :          * Assert that CR4.PCIDE is set if needed.  (CR4.PCIDE initialization</a>
<a name="629"><span class="lineNum">     629 </span>            :          * doesn't work like other CR4 bits because it can only be set from</a>
<a name="630"><span class="lineNum">     630 </span>            :          * long mode.)</a>
<a name="631"><span class="lineNum">     631 </span>            :          */</a>
<a name="632"><span class="lineNum">     632 </span><span class="lineCov">          8 :         WARN_ON(boot_cpu_has(X86_FEATURE_PCID) &amp;&amp;</span></a>
<a name="633"><span class="lineNum">     633 </span>            :                 !(cr4_read_shadow() &amp; X86_CR4_PCIDE));</a>
<a name="634"><span class="lineNum">     634 </span>            : </a>
<a name="635"><span class="lineNum">     635 </span>            :         /* Force ASID 0 and force a TLB flush. */</a>
<a name="636"><span class="lineNum">     636 </span><span class="lineCov">          4 :         write_cr3(build_cr3(mm-&gt;pgd, 0));</span></a>
<a name="637"><span class="lineNum">     637 </span>            : </a>
<a name="638"><span class="lineNum">     638 </span>            :         /* Reinitialize tlbstate. */</a>
<a name="639"><span class="lineNum">     639 </span><span class="lineCov">          4 :         this_cpu_write(cpu_tlbstate.last_user_mm_ibpb, LAST_USER_MM_IBPB);</span></a>
<a name="640"><span class="lineNum">     640 </span><span class="lineCov">          4 :         this_cpu_write(cpu_tlbstate.loaded_mm_asid, 0);</span></a>
<a name="641"><span class="lineNum">     641 </span><span class="lineCov">          4 :         this_cpu_write(cpu_tlbstate.next_asid, 1);</span></a>
<a name="642"><span class="lineNum">     642 </span><span class="lineCov">          4 :         this_cpu_write(cpu_tlbstate.ctxs[0].ctx_id, mm-&gt;context.ctx_id);</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineCov">          4 :         this_cpu_write(cpu_tlbstate.ctxs[0].tlb_gen, tlb_gen);</span></a>
<a name="644"><span class="lineNum">     644 </span>            : </a>
<a name="645"><span class="lineNum">     645 </span><span class="lineCov">         28 :         for (i = 1; i &lt; TLB_NR_DYN_ASIDS; i++)</span></a>
<a name="646"><span class="lineNum">     646 </span><span class="lineCov">         20 :                 this_cpu_write(cpu_tlbstate.ctxs[i].ctx_id, 0);</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineCov">          4 : }</span></a>
<a name="648"><span class="lineNum">     648 </span>            : </a>
<a name="649"><span class="lineNum">     649 </span>            : /*</a>
<a name="650"><span class="lineNum">     650 </span>            :  * flush_tlb_func_common()'s memory ordering requirement is that any</a>
<a name="651"><span class="lineNum">     651 </span>            :  * TLB fills that happen after we flush the TLB are ordered after we</a>
<a name="652"><span class="lineNum">     652 </span>            :  * read active_mm's tlb_gen.  We don't need any explicit barriers</a>
<a name="653"><span class="lineNum">     653 </span>            :  * because all x86 flush operations are serializing and the</a>
<a name="654"><span class="lineNum">     654 </span>            :  * atomic64_read operation won't be reordered by the compiler.</a>
<a name="655"><span class="lineNum">     655 </span>            :  */</a>
<a name="656"><span class="lineNum">     656 </span><span class="lineCov">      78789 : static void flush_tlb_func_common(const struct flush_tlb_info *f,</span></a>
<a name="657"><span class="lineNum">     657 </span>            :                                   bool local, enum tlb_flush_reason reason)</a>
<a name="658"><span class="lineNum">     658 </span>            : {</a>
<a name="659"><span class="lineNum">     659 </span>            :         /*</a>
<a name="660"><span class="lineNum">     660 </span>            :          * We have three different tlb_gen values in here.  They are:</a>
<a name="661"><span class="lineNum">     661 </span>            :          *</a>
<a name="662"><span class="lineNum">     662 </span>            :          * - mm_tlb_gen:     the latest generation.</a>
<a name="663"><span class="lineNum">     663 </span>            :          * - local_tlb_gen:  the generation that this CPU has already caught</a>
<a name="664"><span class="lineNum">     664 </span>            :          *                   up to.</a>
<a name="665"><span class="lineNum">     665 </span>            :          * - f-&gt;new_tlb_gen: the generation that the requester of the flush</a>
<a name="666"><span class="lineNum">     666 </span>            :          *                   wants us to catch up to.</a>
<a name="667"><span class="lineNum">     667 </span>            :          */</a>
<a name="668"><span class="lineNum">     668 </span><span class="lineCov">      78789 :         struct mm_struct *loaded_mm = this_cpu_read(cpu_tlbstate.loaded_mm);</span></a>
<a name="669"><span class="lineNum">     669 </span><span class="lineCov">      78789 :         u32 loaded_mm_asid = this_cpu_read(cpu_tlbstate.loaded_mm_asid);</span></a>
<a name="670"><span class="lineNum">     670 </span><span class="lineCov">      78789 :         u64 mm_tlb_gen = atomic64_read(&amp;loaded_mm-&gt;context.tlb_gen);</span></a>
<a name="671"><span class="lineNum">     671 </span><span class="lineCov">      78790 :         u64 local_tlb_gen = this_cpu_read(cpu_tlbstate.ctxs[loaded_mm_asid].tlb_gen);</span></a>
<a name="672"><span class="lineNum">     672 </span>            : </a>
<a name="673"><span class="lineNum">     673 </span>            :         /* This code cannot presently handle being reentered. */</a>
<a name="674"><span class="lineNum">     674 </span><span class="lineCov">      78789 :         VM_WARN_ON(!irqs_disabled());</span></a>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<a name="676"><span class="lineNum">     676 </span><span class="lineCov">      78792 :         if (unlikely(loaded_mm == &amp;init_mm))</span></a>
<a name="677"><span class="lineNum">     677 </span>            :                 return;</a>
<a name="678"><span class="lineNum">     678 </span>            : </a>
<a name="679"><span class="lineNum">     679 </span><span class="lineCov">      78791 :         VM_WARN_ON(this_cpu_read(cpu_tlbstate.ctxs[loaded_mm_asid].ctx_id) !=</span></a>
<a name="680"><span class="lineNum">     680 </span>            :                    loaded_mm-&gt;context.ctx_id);</a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span><span class="lineCov">      78792 :         if (this_cpu_read(cpu_tlbstate.is_lazy)) {</span></a>
<a name="683"><span class="lineNum">     683 </span>            :                 /*</a>
<a name="684"><span class="lineNum">     684 </span>            :                  * We're in lazy mode.  We need to at least flush our</a>
<a name="685"><span class="lineNum">     685 </span>            :                  * paging-structure cache to avoid speculatively reading</a>
<a name="686"><span class="lineNum">     686 </span>            :                  * garbage into our TLB.  Since switching to init_mm is barely</a>
<a name="687"><span class="lineNum">     687 </span>            :                  * slower than a minimal flush, just switch to init_mm.</a>
<a name="688"><span class="lineNum">     688 </span>            :                  *</a>
<a name="689"><span class="lineNum">     689 </span>            :                  * This should be rare, with native_flush_tlb_others skipping</a>
<a name="690"><span class="lineNum">     690 </span>            :                  * IPIs to lazy TLB mode CPUs.</a>
<a name="691"><span class="lineNum">     691 </span>            :                  */</a>
<a name="692"><span class="lineNum">     692 </span><span class="lineCov">       2817 :                 switch_mm_irqs_off(NULL, &amp;init_mm, NULL);</span></a>
<a name="693"><span class="lineNum">     693 </span><span class="lineCov">       2817 :                 return;</span></a>
<a name="694"><span class="lineNum">     694 </span>            :         }</a>
<a name="695"><span class="lineNum">     695 </span>            : </a>
<a name="696"><span class="lineNum">     696 </span><span class="lineCov">      75975 :         if (unlikely(local_tlb_gen == mm_tlb_gen)) {</span></a>
<a name="697"><span class="lineNum">     697 </span>            :                 /*</a>
<a name="698"><span class="lineNum">     698 </span>            :                  * There's nothing to do: we're already up to date.  This can</a>
<a name="699"><span class="lineNum">     699 </span>            :                  * happen if two concurrent flushes happen -- the first flush to</a>
<a name="700"><span class="lineNum">     700 </span>            :                  * be handled can catch us all the way up, leaving no work for</a>
<a name="701"><span class="lineNum">     701 </span>            :                  * the second flush.</a>
<a name="702"><span class="lineNum">     702 </span>            :                  */</a>
<a name="703"><span class="lineNum">     703 </span><span class="lineCov">       2579 :                 trace_tlb_flush(reason, 0);</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineCov">       2579 :                 return;</span></a>
<a name="705"><span class="lineNum">     705 </span>            :         }</a>
<a name="706"><span class="lineNum">     706 </span>            : </a>
<a name="707"><span class="lineNum">     707 </span><span class="lineCov">      73396 :         WARN_ON_ONCE(local_tlb_gen &gt; mm_tlb_gen);</span></a>
<a name="708"><span class="lineNum">     708 </span><span class="lineCov">      73396 :         WARN_ON_ONCE(f-&gt;new_tlb_gen &gt; mm_tlb_gen);</span></a>
<a name="709"><span class="lineNum">     709 </span>            : </a>
<a name="710"><span class="lineNum">     710 </span>            :         /*</a>
<a name="711"><span class="lineNum">     711 </span>            :          * If we get to this point, we know that our TLB is out of date.</a>
<a name="712"><span class="lineNum">     712 </span>            :          * This does not strictly imply that we need to flush (it's</a>
<a name="713"><span class="lineNum">     713 </span>            :          * possible that f-&gt;new_tlb_gen &lt;= local_tlb_gen), but we're</a>
<a name="714"><span class="lineNum">     714 </span>            :          * going to need to flush in the very near future, so we might</a>
<a name="715"><span class="lineNum">     715 </span>            :          * as well get it over with.</a>
<a name="716"><span class="lineNum">     716 </span>            :          *</a>
<a name="717"><span class="lineNum">     717 </span>            :          * The only question is whether to do a full or partial flush.</a>
<a name="718"><span class="lineNum">     718 </span>            :          *</a>
<a name="719"><span class="lineNum">     719 </span>            :          * We do a partial flush if requested and two extra conditions</a>
<a name="720"><span class="lineNum">     720 </span>            :          * are met:</a>
<a name="721"><span class="lineNum">     721 </span>            :          *</a>
<a name="722"><span class="lineNum">     722 </span>            :          * 1. f-&gt;new_tlb_gen == local_tlb_gen + 1.  We have an invariant that</a>
<a name="723"><span class="lineNum">     723 </span>            :          *    we've always done all needed flushes to catch up to</a>
<a name="724"><span class="lineNum">     724 </span>            :          *    local_tlb_gen.  If, for example, local_tlb_gen == 2 and</a>
<a name="725"><span class="lineNum">     725 </span>            :          *    f-&gt;new_tlb_gen == 3, then we know that the flush needed to bring</a>
<a name="726"><span class="lineNum">     726 </span>            :          *    us up to date for tlb_gen 3 is the partial flush we're</a>
<a name="727"><span class="lineNum">     727 </span>            :          *    processing.</a>
<a name="728"><span class="lineNum">     728 </span>            :          *</a>
<a name="729"><span class="lineNum">     729 </span>            :          *    As an example of why this check is needed, suppose that there</a>
<a name="730"><span class="lineNum">     730 </span>            :          *    are two concurrent flushes.  The first is a full flush that</a>
<a name="731"><span class="lineNum">     731 </span>            :          *    changes context.tlb_gen from 1 to 2.  The second is a partial</a>
<a name="732"><span class="lineNum">     732 </span>            :          *    flush that changes context.tlb_gen from 2 to 3.  If they get</a>
<a name="733"><span class="lineNum">     733 </span>            :          *    processed on this CPU in reverse order, we'll see</a>
<a name="734"><span class="lineNum">     734 </span>            :          *     local_tlb_gen == 1, mm_tlb_gen == 3, and end != TLB_FLUSH_ALL.</a>
<a name="735"><span class="lineNum">     735 </span>            :          *    If we were to use __flush_tlb_one_user() and set local_tlb_gen to</a>
<a name="736"><span class="lineNum">     736 </span>            :          *    3, we'd be break the invariant: we'd update local_tlb_gen above</a>
<a name="737"><span class="lineNum">     737 </span>            :          *    1 without the full flush that's needed for tlb_gen 2.</a>
<a name="738"><span class="lineNum">     738 </span>            :          *</a>
<a name="739"><span class="lineNum">     739 </span>            :          * 2. f-&gt;new_tlb_gen == mm_tlb_gen.  This is purely an optimiation.</a>
<a name="740"><span class="lineNum">     740 </span>            :          *    Partial TLB flushes are not all that much cheaper than full TLB</a>
<a name="741"><span class="lineNum">     741 </span>            :          *    flushes, so it seems unlikely that it would be a performance win</a>
<a name="742"><span class="lineNum">     742 </span>            :          *    to do a partial flush if that won't bring our TLB fully up to</a>
<a name="743"><span class="lineNum">     743 </span>            :          *    date.  By doing a full flush instead, we can increase</a>
<a name="744"><span class="lineNum">     744 </span>            :          *    local_tlb_gen all the way to mm_tlb_gen and we can probably</a>
<a name="745"><span class="lineNum">     745 </span>            :          *    avoid another flush in the very near future.</a>
<a name="746"><span class="lineNum">     746 </span>            :          */</a>
<a name="747"><span class="lineNum">     747 </span><span class="lineCov">      73396 :         if (f-&gt;end != TLB_FLUSH_ALL &amp;&amp;</span></a>
<a name="748"><span class="lineNum">     748 </span><span class="lineCov">      68190 :             f-&gt;new_tlb_gen == local_tlb_gen + 1 &amp;&amp;</span></a>
<a name="749"><span class="lineNum">     749 </span><span class="lineCov">      68193 :             f-&gt;new_tlb_gen == mm_tlb_gen) {</span></a>
<a name="750"><span class="lineNum">     750 </span>            :                 /* Partial flush */</a>
<a name="751"><span class="lineNum">     751 </span><span class="lineCov">      68190 :                 unsigned long nr_invalidate = (f-&gt;end - f-&gt;start) &gt;&gt; f-&gt;stride_shift;</span></a>
<a name="752"><span class="lineNum">     752 </span><span class="lineCov">      68190 :                 unsigned long addr = f-&gt;start;</span></a>
<a name="753"><span class="lineNum">     753 </span>            : </a>
<a name="754"><span class="lineNum">     754 </span><span class="lineCov">     169036 :                 while (addr &lt; f-&gt;end) {</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineCov">     201687 :                         flush_tlb_one_user(addr);</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineCov">     100846 :                         addr += 1UL &lt;&lt; f-&gt;stride_shift;</span></a>
<a name="757"><span class="lineNum">     757 </span>            :                 }</a>
<a name="758"><span class="lineNum">     758 </span><span class="lineCov">      68195 :                 if (local)</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineCov">      68195 :                         count_vm_tlb_events(NR_TLB_LOCAL_FLUSH_ONE, nr_invalidate);</span></a>
<a name="760"><span class="lineNum">     760 </span><span class="lineCov">      68195 :                 trace_tlb_flush(reason, nr_invalidate);</span></a>
<a name="761"><span class="lineNum">     761 </span>            :         } else {</a>
<a name="762"><span class="lineNum">     762 </span>            :                 /* Full flush. */</a>
<a name="763"><span class="lineNum">     763 </span><span class="lineCov">       5206 :                 flush_tlb_local();</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineCov">       5206 :                 if (local)</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineCov">       5206 :                         count_vm_tlb_event(NR_TLB_LOCAL_FLUSH_ALL);</span></a>
<a name="766"><span class="lineNum">     766 </span><span class="lineCov">       5206 :                 trace_tlb_flush(reason, TLB_FLUSH_ALL);</span></a>
<a name="767"><span class="lineNum">     767 </span>            :         }</a>
<a name="768"><span class="lineNum">     768 </span>            : </a>
<a name="769"><span class="lineNum">     769 </span>            :         /* Both paths above update our state to mm_tlb_gen. */</a>
<a name="770"><span class="lineNum">     770 </span><span class="lineCov">      73399 :         this_cpu_write(cpu_tlbstate.ctxs[loaded_mm_asid].tlb_gen, mm_tlb_gen);</span></a>
<a name="771"><span class="lineNum">     771 </span>            : }</a>
<a name="772"><span class="lineNum">     772 </span>            : </a>
<a name="773"><span class="lineNum">     773 </span><span class="lineCov">      76068 : static void flush_tlb_func_local(const void *info, enum tlb_flush_reason reason)</span></a>
<a name="774"><span class="lineNum">     774 </span>            : {</a>
<a name="775"><span class="lineNum">     775 </span><span class="lineCov">      76068 :         const struct flush_tlb_info *f = info;</span></a>
<a name="776"><span class="lineNum">     776 </span>            : </a>
<a name="777"><span class="lineNum">     777 </span><span class="lineCov">      76068 :         flush_tlb_func_common(f, true, reason);</span></a>
<a name="778"><span class="lineNum">     778 </span>            : }</a>
<a name="779"><span class="lineNum">     779 </span>            : </a>
<a name="780"><span class="lineNum">     780 </span><span class="lineCov">       2724 : static void flush_tlb_func_remote(void *info)</span></a>
<a name="781"><span class="lineNum">     781 </span>            : {</a>
<a name="782"><span class="lineNum">     782 </span><span class="lineCov">       2724 :         const struct flush_tlb_info *f = info;</span></a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span><span class="lineCov">       2724 :         inc_irq_stat(irq_tlb_count);</span></a>
<a name="785"><span class="lineNum">     785 </span>            : </a>
<a name="786"><span class="lineNum">     786 </span><span class="lineCov">       2724 :         if (f-&gt;mm &amp;&amp; f-&gt;mm != this_cpu_read(cpu_tlbstate.loaded_mm))</span></a>
<a name="787"><span class="lineNum">     787 </span>            :                 return;</a>
<a name="788"><span class="lineNum">     788 </span>            : </a>
<a name="789"><span class="lineNum">     789 </span><span class="lineCov">       2722 :         count_vm_tlb_event(NR_TLB_REMOTE_FLUSH_RECEIVED);</span></a>
<a name="790"><span class="lineNum">     790 </span><span class="lineCov">       2722 :         flush_tlb_func_common(f, false, TLB_REMOTE_SHOOTDOWN);</span></a>
<a name="791"><span class="lineNum">     791 </span>            : }</a>
<a name="792"><span class="lineNum">     792 </span>            : </a>
<a name="793"><span class="lineNum">     793 </span><span class="lineCov">       3104 : static bool tlb_is_not_lazy(int cpu, void *data)</span></a>
<a name="794"><span class="lineNum">     794 </span>            : {</a>
<a name="795"><span class="lineNum">     795 </span><span class="lineCov">       3104 :         return !per_cpu(cpu_tlbstate.is_lazy, cpu);</span></a>
<a name="796"><span class="lineNum">     796 </span>            : }</a>
<a name="797"><span class="lineNum">     797 </span>            : </a>
<a name="798"><span class="lineNum">     798 </span><span class="lineCov">       3287 : STATIC_NOPV void native_flush_tlb_others(const struct cpumask *cpumask,</span></a>
<a name="799"><span class="lineNum">     799 </span>            :                                          const struct flush_tlb_info *info)</a>
<a name="800"><span class="lineNum">     800 </span>            : {</a>
<a name="801"><span class="lineNum">     801 </span><span class="lineCov">       3287 :         count_vm_tlb_event(NR_TLB_REMOTE_FLUSH);</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineCov">       3287 :         if (info-&gt;end == TLB_FLUSH_ALL)</span></a>
<a name="803"><span class="lineNum">     803 </span><span class="lineCov">        703 :                 trace_tlb_flush(TLB_REMOTE_SEND_IPI, TLB_FLUSH_ALL);</span></a>
<a name="804"><span class="lineNum">     804 </span>            :         else</a>
<a name="805"><span class="lineNum">     805 </span><span class="lineCov">       2584 :                 trace_tlb_flush(TLB_REMOTE_SEND_IPI,</span></a>
<a name="806"><span class="lineNum">     806 </span><span class="lineCov">       2584 :                                 (info-&gt;end - info-&gt;start) &gt;&gt; PAGE_SHIFT);</span></a>
<a name="807"><span class="lineNum">     807 </span>            : </a>
<a name="808"><span class="lineNum">     808 </span>            :         /*</a>
<a name="809"><span class="lineNum">     809 </span>            :          * If no page tables were freed, we can skip sending IPIs to</a>
<a name="810"><span class="lineNum">     810 </span>            :          * CPUs in lazy TLB mode. They will flush the CPU themselves</a>
<a name="811"><span class="lineNum">     811 </span>            :          * at the next context switch.</a>
<a name="812"><span class="lineNum">     812 </span>            :          *</a>
<a name="813"><span class="lineNum">     813 </span>            :          * However, if page tables are getting freed, we need to send the</a>
<a name="814"><span class="lineNum">     814 </span>            :          * IPI everywhere, to prevent CPUs in lazy TLB mode from tripping</a>
<a name="815"><span class="lineNum">     815 </span>            :          * up on the new contents of what used to be page tables, while</a>
<a name="816"><span class="lineNum">     816 </span>            :          * doing a speculative memory access.</a>
<a name="817"><span class="lineNum">     817 </span>            :          */</a>
<a name="818"><span class="lineNum">     818 </span><span class="lineCov">       3287 :         if (info-&gt;freed_tables)</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineCov">        707 :                 smp_call_function_many(cpumask, flush_tlb_func_remote,</span></a>
<a name="820"><span class="lineNum">     820 </span>            :                                (void *)info, 1);</a>
<a name="821"><span class="lineNum">     821 </span>            :         else</a>
<a name="822"><span class="lineNum">     822 </span><span class="lineCov">       2580 :                 on_each_cpu_cond_mask(tlb_is_not_lazy, flush_tlb_func_remote,</span></a>
<a name="823"><span class="lineNum">     823 </span>            :                                 (void *)info, 1, cpumask);</a>
<a name="824"><span class="lineNum">     824 </span><span class="lineCov">       3287 : }</span></a>
<a name="825"><span class="lineNum">     825 </span>            : </a>
<a name="826"><span class="lineNum">     826 </span><span class="lineCov">       3287 : void flush_tlb_others(const struct cpumask *cpumask,</span></a>
<a name="827"><span class="lineNum">     827 </span>            :                       const struct flush_tlb_info *info)</a>
<a name="828"><span class="lineNum">     828 </span>            : {</a>
<a name="829"><span class="lineNum">     829 </span><span class="lineCov">       3287 :         __flush_tlb_others(cpumask, info);</span></a>
<a name="830"><span class="lineNum">     830 </span><span class="lineCov">       3287 : }</span></a>
<a name="831"><span class="lineNum">     831 </span>            : </a>
<a name="832"><span class="lineNum">     832 </span>            : /*</a>
<a name="833"><span class="lineNum">     833 </span>            :  * See Documentation/x86/tlb.rst for details.  We choose 33</a>
<a name="834"><span class="lineNum">     834 </span>            :  * because it is large enough to cover the vast majority (at</a>
<a name="835"><span class="lineNum">     835 </span>            :  * least 95%) of allocations, and is small enough that we are</a>
<a name="836"><span class="lineNum">     836 </span>            :  * confident it will not cause too much overhead.  Each single</a>
<a name="837"><span class="lineNum">     837 </span>            :  * flush is about 100 ns, so this caps the maximum overhead at</a>
<a name="838"><span class="lineNum">     838 </span>            :  * _about_ 3,000 ns.</a>
<a name="839"><span class="lineNum">     839 </span>            :  *</a>
<a name="840"><span class="lineNum">     840 </span>            :  * This is in units of pages.</a>
<a name="841"><span class="lineNum">     841 </span>            :  */</a>
<a name="842"><span class="lineNum">     842 </span>            : unsigned long tlb_single_page_flush_ceiling __read_mostly = 33;</a>
<a name="843"><span class="lineNum">     843 </span>            : </a>
<a name="844"><span class="lineNum">     844 </span>            : static DEFINE_PER_CPU_SHARED_ALIGNED(struct flush_tlb_info, flush_tlb_info);</a>
<a name="845"><span class="lineNum">     845 </span>            : </a>
<a name="846"><span class="lineNum">     846 </span>            : #ifdef CONFIG_DEBUG_VM</a>
<a name="847"><span class="lineNum">     847 </span>            : static DEFINE_PER_CPU(unsigned int, flush_tlb_info_idx);</a>
<a name="848"><span class="lineNum">     848 </span>            : #endif</a>
<a name="849"><span class="lineNum">     849 </span>            : </a>
<a name="850"><span class="lineNum">     850 </span><span class="lineCov">      83857 : static inline struct flush_tlb_info *get_flush_tlb_info(struct mm_struct *mm,</span></a>
<a name="851"><span class="lineNum">     851 </span>            :                         unsigned long start, unsigned long end,</a>
<a name="852"><span class="lineNum">     852 </span>            :                         unsigned int stride_shift, bool freed_tables,</a>
<a name="853"><span class="lineNum">     853 </span>            :                         u64 new_tlb_gen)</a>
<a name="854"><span class="lineNum">     854 </span>            : {</a>
<a name="855"><span class="lineNum">     855 </span><span class="lineCov">      83857 :         struct flush_tlb_info *info = this_cpu_ptr(&amp;flush_tlb_info);</span></a>
<a name="856"><span class="lineNum">     856 </span>            : </a>
<a name="857"><span class="lineNum">     857 </span>            : #ifdef CONFIG_DEBUG_VM</a>
<a name="858"><span class="lineNum">     858 </span>            :         /*</a>
<a name="859"><span class="lineNum">     859 </span>            :          * Ensure that the following code is non-reentrant and flush_tlb_info</a>
<a name="860"><span class="lineNum">     860 </span>            :          * is not overwritten. This means no TLB flushing is initiated by</a>
<a name="861"><span class="lineNum">     861 </span>            :          * interrupt handlers and machine-check exception handlers.</a>
<a name="862"><span class="lineNum">     862 </span>            :          */</a>
<a name="863"><span class="lineNum">     863 </span><span class="lineCov">      83857 :         BUG_ON(this_cpu_inc_return(flush_tlb_info_idx) != 1);</span></a>
<a name="864"><span class="lineNum">     864 </span>            : #endif</a>
<a name="865"><span class="lineNum">     865 </span>            : </a>
<a name="866"><span class="lineNum">     866 </span><span class="lineCov">      83858 :         info-&gt;start          = start;</span></a>
<a name="867"><span class="lineNum">     867 </span><span class="lineCov">      83858 :         info-&gt;end            = end;</span></a>
<a name="868"><span class="lineNum">     868 </span><span class="lineCov">      83858 :         info-&gt;mm             = mm;</span></a>
<a name="869"><span class="lineNum">     869 </span><span class="lineCov">      83858 :         info-&gt;stride_shift   = stride_shift;</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineCov">      83858 :         info-&gt;freed_tables   = freed_tables;</span></a>
<a name="871"><span class="lineNum">     871 </span><span class="lineCov">      83858 :         info-&gt;new_tlb_gen    = new_tlb_gen;</span></a>
<a name="872"><span class="lineNum">     872 </span>            : </a>
<a name="873"><span class="lineNum">     873 </span><span class="lineCov">      83858 :         return info;</span></a>
<a name="874"><span class="lineNum">     874 </span>            : }</a>
<a name="875"><span class="lineNum">     875 </span>            : </a>
<a name="876"><span class="lineNum">     876 </span><span class="lineCov">      83857 : static inline void put_flush_tlb_info(void)</span></a>
<a name="877"><span class="lineNum">     877 </span>            : {</a>
<a name="878"><span class="lineNum">     878 </span>            : #ifdef CONFIG_DEBUG_VM</a>
<a name="879"><span class="lineNum">     879 </span>            :         /* Complete reentrency prevention checks */</a>
<a name="880"><span class="lineNum">     880 </span><span class="lineCov">      83857 :         barrier();</span></a>
<a name="881"><span class="lineNum">     881 </span><span class="lineCov">      83857 :         this_cpu_dec(flush_tlb_info_idx);</span></a>
<a name="882"><span class="lineNum">     882 </span>            : #endif</a>
<a name="883"><span class="lineNum">     883 </span>            : }</a>
<a name="884"><span class="lineNum">     884 </span>            : </a>
<a name="885"><span class="lineNum">     885 </span><span class="lineCov">      83844 : void flush_tlb_mm_range(struct mm_struct *mm, unsigned long start,</span></a>
<a name="886"><span class="lineNum">     886 </span>            :                                 unsigned long end, unsigned int stride_shift,</a>
<a name="887"><span class="lineNum">     887 </span>            :                                 bool freed_tables)</a>
<a name="888"><span class="lineNum">     888 </span>            : {</a>
<a name="889"><span class="lineNum">     889 </span><span class="lineCov">      83844 :         struct flush_tlb_info *info;</span></a>
<a name="890"><span class="lineNum">     890 </span><span class="lineCov">      83844 :         u64 new_tlb_gen;</span></a>
<a name="891"><span class="lineNum">     891 </span><span class="lineCov">      83844 :         int cpu;</span></a>
<a name="892"><span class="lineNum">     892 </span>            : </a>
<a name="893"><span class="lineNum">     893 </span><span class="lineCov">      83844 :         cpu = get_cpu();</span></a>
<a name="894"><span class="lineNum">     894 </span>            : </a>
<a name="895"><span class="lineNum">     895 </span>            :         /* Should we flush just the requested range? */</a>
<a name="896"><span class="lineNum">     896 </span><span class="lineCov">      83845 :         if ((end == TLB_FLUSH_ALL) ||</span></a>
<a name="897"><span class="lineNum">     897 </span><span class="lineCov">      70803 :             ((end - start) &gt;&gt; stride_shift) &gt; tlb_single_page_flush_ceiling) {</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineCov">      15540 :                 start = 0;</span></a>
<a name="899"><span class="lineNum">     899 </span><span class="lineCov">      15540 :                 end = TLB_FLUSH_ALL;</span></a>
<a name="900"><span class="lineNum">     900 </span>            :         }</a>
<a name="901"><span class="lineNum">     901 </span>            : </a>
<a name="902"><span class="lineNum">     902 </span>            :         /* This is also a barrier that synchronizes with switch_mm(). */</a>
<a name="903"><span class="lineNum">     903 </span><span class="lineCov">      83845 :         new_tlb_gen = inc_mm_tlb_gen(mm);</span></a>
<a name="904"><span class="lineNum">     904 </span>            : </a>
<a name="905"><span class="lineNum">     905 </span><span class="lineCov">      83845 :         info = get_flush_tlb_info(mm, start, end, stride_shift, freed_tables,</span></a>
<a name="906"><span class="lineNum">     906 </span>            :                                   new_tlb_gen);</a>
<a name="907"><span class="lineNum">     907 </span>            : </a>
<a name="908"><span class="lineNum">     908 </span><span class="lineCov">      83846 :         if (mm == this_cpu_read(cpu_tlbstate.loaded_mm)) {</span></a>
<a name="909"><span class="lineNum">     909 </span><span class="lineCov">     152151 :                 lockdep_assert_irqs_enabled();</span></a>
<a name="910"><span class="lineNum">     910 </span><span class="lineCov">      76076 :                 local_irq_disable();</span></a>
<a name="911"><span class="lineNum">     911 </span><span class="lineCov">      76068 :                 flush_tlb_func_local(info, TLB_LOCAL_MM_SHOOTDOWN);</span></a>
<a name="912"><span class="lineNum">     912 </span><span class="lineCov">      76074 :                 local_irq_enable();</span></a>
<a name="913"><span class="lineNum">     913 </span>            :         }</a>
<a name="914"><span class="lineNum">     914 </span>            : </a>
<a name="915"><span class="lineNum">     915 </span><span class="lineCov">      83839 :         if (cpumask_any_but(mm_cpumask(mm), cpu) &lt; nr_cpu_ids)</span></a>
<a name="916"><span class="lineNum">     916 </span><span class="lineCov">       3287 :                 flush_tlb_others(mm_cpumask(mm), info);</span></a>
<a name="917"><span class="lineNum">     917 </span>            : </a>
<a name="918"><span class="lineNum">     918 </span><span class="lineCov">      83845 :         put_flush_tlb_info();</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineCov">      83845 :         put_cpu();</span></a>
<a name="920"><span class="lineNum">     920 </span><span class="lineCov">      83844 : }</span></a>
<a name="921"><span class="lineNum">     921 </span>            : </a>
<a name="922"><span class="lineNum">     922 </span>            : </a>
<a name="923"><span class="lineNum">     923 </span><span class="lineCov">        129 : static void do_flush_tlb_all(void *info)</span></a>
<a name="924"><span class="lineNum">     924 </span>            : {</a>
<a name="925"><span class="lineNum">     925 </span><span class="lineCov">        129 :         count_vm_tlb_event(NR_TLB_REMOTE_FLUSH_RECEIVED);</span></a>
<a name="926"><span class="lineNum">     926 </span><span class="lineCov">        129 :         __flush_tlb_all();</span></a>
<a name="927"><span class="lineNum">     927 </span><span class="lineCov">        139 : }</span></a>
<a name="928"><span class="lineNum">     928 </span>            : </a>
<a name="929"><span class="lineNum">     929 </span><span class="lineCov">         27 : void flush_tlb_all(void)</span></a>
<a name="930"><span class="lineNum">     930 </span>            : {</a>
<a name="931"><span class="lineNum">     931 </span><span class="lineCov">         27 :         count_vm_tlb_event(NR_TLB_REMOTE_FLUSH);</span></a>
<a name="932"><span class="lineNum">     932 </span><span class="lineCov">         27 :         on_each_cpu(do_flush_tlb_all, NULL, 1);</span></a>
<a name="933"><span class="lineNum">     933 </span><span class="lineCov">         27 : }</span></a>
<a name="934"><span class="lineNum">     934 </span>            : </a>
<a name="935"><span class="lineNum">     935 </span><span class="lineCov">         41 : static void do_kernel_range_flush(void *info)</span></a>
<a name="936"><span class="lineNum">     936 </span>            : {</a>
<a name="937"><span class="lineNum">     937 </span><span class="lineCov">         41 :         struct flush_tlb_info *f = info;</span></a>
<a name="938"><span class="lineNum">     938 </span><span class="lineCov">         41 :         unsigned long addr;</span></a>
<a name="939"><span class="lineNum">     939 </span>            : </a>
<a name="940"><span class="lineNum">     940 </span>            :         /* flush range by one by one 'invlpg' */</a>
<a name="941"><span class="lineNum">     941 </span><span class="lineCov">        417 :         for (addr = f-&gt;start; addr &lt; f-&gt;end; addr += PAGE_SIZE)</span></a>
<a name="942"><span class="lineNum">     942 </span><span class="lineCov">        369 :                 flush_tlb_one_kernel(addr);</span></a>
<a name="943"><span class="lineNum">     943 </span><span class="lineCov">         48 : }</span></a>
<a name="944"><span class="lineNum">     944 </span>            : </a>
<a name="945"><span class="lineNum">     945 </span><span class="lineCov">         22 : void flush_tlb_kernel_range(unsigned long start, unsigned long end)</span></a>
<a name="946"><span class="lineNum">     946 </span>            : {</a>
<a name="947"><span class="lineNum">     947 </span>            :         /* Balance as user space task's flush, a bit conservative */</a>
<a name="948"><span class="lineNum">     948 </span><span class="lineCov">         22 :         if (end == TLB_FLUSH_ALL ||</span></a>
<a name="949"><span class="lineNum">     949 </span><span class="lineCov">         22 :             (end - start) &gt; tlb_single_page_flush_ceiling &lt;&lt; PAGE_SHIFT) {</span></a>
<a name="950"><span class="lineNum">     950 </span><span class="lineCov">         10 :                 on_each_cpu(do_flush_tlb_all, NULL, 1);</span></a>
<a name="951"><span class="lineNum">     951 </span>            :         } else {</a>
<a name="952"><span class="lineNum">     952 </span><span class="lineCov">         12 :                 struct flush_tlb_info *info;</span></a>
<a name="953"><span class="lineNum">     953 </span>            : </a>
<a name="954"><span class="lineNum">     954 </span><span class="lineCov">         12 :                 preempt_disable();</span></a>
<a name="955"><span class="lineNum">     955 </span><span class="lineCov">         12 :                 info = get_flush_tlb_info(NULL, start, end, 0, false, 0);</span></a>
<a name="956"><span class="lineNum">     956 </span>            : </a>
<a name="957"><span class="lineNum">     957 </span><span class="lineCov">         12 :                 on_each_cpu(do_kernel_range_flush, info, 1);</span></a>
<a name="958"><span class="lineNum">     958 </span>            : </a>
<a name="959"><span class="lineNum">     959 </span><span class="lineCov">         12 :                 put_flush_tlb_info();</span></a>
<a name="960"><span class="lineNum">     960 </span><span class="lineCov">         12 :                 preempt_enable();</span></a>
<a name="961"><span class="lineNum">     961 </span>            :         }</a>
<a name="962"><span class="lineNum">     962 </span><span class="lineCov">         22 : }</span></a>
<a name="963"><span class="lineNum">     963 </span>            : </a>
<a name="964"><span class="lineNum">     964 </span>            : /*</a>
<a name="965"><span class="lineNum">     965 </span>            :  * This can be used from process context to figure out what the value of</a>
<a name="966"><span class="lineNum">     966 </span>            :  * CR3 is without needing to do a (slow) __read_cr3().</a>
<a name="967"><span class="lineNum">     967 </span>            :  *</a>
<a name="968"><span class="lineNum">     968 </span>            :  * It's intended to be used for code like KVM that sneakily changes CR3</a>
<a name="969"><span class="lineNum">     969 </span>            :  * and needs to restore it.  It needs to be used very carefully.</a>
<a name="970"><span class="lineNum">     970 </span>            :  */</a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 : unsigned long __get_current_cr3_fast(void)</span></a>
<a name="972"><span class="lineNum">     972 </span>            : {</a>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 :         unsigned long cr3 = build_cr3(this_cpu_read(cpu_tlbstate.loaded_mm)-&gt;pgd,</span></a>
<a name="974"><span class="lineNum">     974 </span><span class="lineNoCov">          0 :                 this_cpu_read(cpu_tlbstate.loaded_mm_asid));</span></a>
<a name="975"><span class="lineNum">     975 </span>            : </a>
<a name="976"><span class="lineNum">     976 </span>            :         /* For now, be very restrictive about when this can be called. */</a>
<a name="977"><span class="lineNum">     977 </span><span class="lineNoCov">          0 :         VM_WARN_ON(in_nmi() || preemptible());</span></a>
<a name="978"><span class="lineNum">     978 </span>            : </a>
<a name="979"><span class="lineNum">     979 </span><span class="lineNoCov">          0 :         VM_BUG_ON(cr3 != __read_cr3());</span></a>
<a name="980"><span class="lineNum">     980 </span><span class="lineNoCov">          0 :         return cr3;</span></a>
<a name="981"><span class="lineNum">     981 </span>            : }</a>
<a name="982"><span class="lineNum">     982 </span>            : EXPORT_SYMBOL_GPL(__get_current_cr3_fast);</a>
<a name="983"><span class="lineNum">     983 </span>            : </a>
<a name="984"><span class="lineNum">     984 </span>            : /*</a>
<a name="985"><span class="lineNum">     985 </span>            :  * Flush one page in the kernel mapping</a>
<a name="986"><span class="lineNum">     986 </span>            :  */</a>
<a name="987"><span class="lineNum">     987 </span><span class="lineCov">        714 : void flush_tlb_one_kernel(unsigned long addr)</span></a>
<a name="988"><span class="lineNum">     988 </span>            : {</a>
<a name="989"><span class="lineNum">     989 </span><span class="lineCov">        714 :         count_vm_tlb_event(NR_TLB_LOCAL_FLUSH_ONE);</span></a>
<a name="990"><span class="lineNum">     990 </span>            : </a>
<a name="991"><span class="lineNum">     991 </span>            :         /*</a>
<a name="992"><span class="lineNum">     992 </span>            :          * If PTI is off, then __flush_tlb_one_user() is just INVLPG or its</a>
<a name="993"><span class="lineNum">     993 </span>            :          * paravirt equivalent.  Even with PCID, this is sufficient: we only</a>
<a name="994"><span class="lineNum">     994 </span>            :          * use PCID if we also use global PTEs for the kernel mapping, and</a>
<a name="995"><span class="lineNum">     995 </span>            :          * INVLPG flushes global translations across all address spaces.</a>
<a name="996"><span class="lineNum">     996 </span>            :          *</a>
<a name="997"><span class="lineNum">     997 </span>            :          * If PTI is on, then the kernel is mapped with non-global PTEs, and</a>
<a name="998"><span class="lineNum">     998 </span>            :          * __flush_tlb_one_user() will flush the given address for the current</a>
<a name="999"><span class="lineNum">     999 </span>            :          * kernel address space and for its usermode counterpart, but it does</a>
<a name="1000"><span class="lineNum">    1000 </span>            :          * not flush it for other address spaces.</a>
<a name="1001"><span class="lineNum">    1001 </span>            :          */</a>
<a name="1002"><span class="lineNum">    1002 </span><span class="lineCov">       1433 :         flush_tlb_one_user(addr);</span></a>
<a name="1003"><span class="lineNum">    1003 </span>            : </a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineCov">        719 :         if (!static_cpu_has(X86_FEATURE_PTI))</span></a>
<a name="1005"><span class="lineNum">    1005 </span>            :                 return;</a>
<a name="1006"><span class="lineNum">    1006 </span>            : </a>
<a name="1007"><span class="lineNum">    1007 </span>            :         /*</a>
<a name="1008"><span class="lineNum">    1008 </span>            :          * See above.  We need to propagate the flush to all other address</a>
<a name="1009"><span class="lineNum">    1009 </span>            :          * spaces.  In principle, we only need to propagate it to kernelmode</a>
<a name="1010"><span class="lineNum">    1010 </span>            :          * address spaces, but the extra bookkeeping we would need is not</a>
<a name="1011"><span class="lineNum">    1011 </span>            :          * worth it.</a>
<a name="1012"><span class="lineNum">    1012 </span>            :          */</a>
<a name="1013"><span class="lineNum">    1013 </span><span class="lineNoCov">          0 :         this_cpu_write(cpu_tlbstate.invalidate_other, true);</span></a>
<a name="1014"><span class="lineNum">    1014 </span>            : }</a>
<a name="1015"><span class="lineNum">    1015 </span>            : </a>
<a name="1016"><span class="lineNum">    1016 </span>            : /*</a>
<a name="1017"><span class="lineNum">    1017 </span>            :  * Flush one page in the user mapping</a>
<a name="1018"><span class="lineNum">    1018 </span>            :  */</a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineCov">     101550 : STATIC_NOPV void native_flush_tlb_one_user(unsigned long addr)</span></a>
<a name="1020"><span class="lineNum">    1020 </span>            : {</a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineCov">     101550 :         u32 loaded_mm_asid = this_cpu_read(cpu_tlbstate.loaded_mm_asid);</span></a>
<a name="1022"><span class="lineNum">    1022 </span>            : </a>
<a name="1023"><span class="lineNum">    1023 </span><span class="lineCov">     101553 :         asm volatile(&quot;invlpg (%0)&quot; ::&quot;r&quot; (addr) : &quot;memory&quot;);</span></a>
<a name="1024"><span class="lineNum">    1024 </span>            : </a>
<a name="1025"><span class="lineNum">    1025 </span><span class="lineCov">     101567 :         if (!static_cpu_has(X86_FEATURE_PTI))</span></a>
<a name="1026"><span class="lineNum">    1026 </span>            :                 return;</a>
<a name="1027"><span class="lineNum">    1027 </span>            : </a>
<a name="1028"><span class="lineNum">    1028 </span>            :         /*</a>
<a name="1029"><span class="lineNum">    1029 </span>            :          * Some platforms #GP if we call invpcid(type=1/2) before CR4.PCIDE=1.</a>
<a name="1030"><span class="lineNum">    1030 </span>            :          * Just use invalidate_user_asid() in case we are called early.</a>
<a name="1031"><span class="lineNum">    1031 </span>            :          */</a>
<a name="1032"><span class="lineNum">    1032 </span><span class="lineNoCov">          0 :         if (!this_cpu_has(X86_FEATURE_INVPCID_SINGLE))</span></a>
<a name="1033"><span class="lineNum">    1033 </span><span class="lineCov">     101567 :                 invalidate_user_asid(loaded_mm_asid);</span></a>
<a name="1034"><span class="lineNum">    1034 </span>            :         else</a>
<a name="1035"><span class="lineNum">    1035 </span><span class="lineNoCov">          0 :                 invpcid_flush_one(user_pcid(loaded_mm_asid), addr);</span></a>
<a name="1036"><span class="lineNum">    1036 </span>            : }</a>
<a name="1037"><span class="lineNum">    1037 </span>            : </a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineCov">     101555 : void flush_tlb_one_user(unsigned long addr)</span></a>
<a name="1039"><span class="lineNum">    1039 </span>            : {</a>
<a name="1040"><span class="lineNum">    1040 </span><span class="lineCov">     101555 :         __flush_tlb_one_user(addr);</span></a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1042"><span class="lineNum">    1042 </span>            : </a>
<a name="1043"><span class="lineNum">    1043 </span>            : /*</a>
<a name="1044"><span class="lineNum">    1044 </span>            :  * Flush everything</a>
<a name="1045"><span class="lineNum">    1045 </span>            :  */</a>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineCov">        130 : STATIC_NOPV void native_flush_tlb_global(void)</span></a>
<a name="1047"><span class="lineNum">    1047 </span>            : {</a>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineCov">        130 :         unsigned long cr4, flags;</span></a>
<a name="1049"><span class="lineNum">    1049 </span>            : </a>
<a name="1050"><span class="lineNum">    1050 </span><span class="lineCov">        130 :         if (static_cpu_has(X86_FEATURE_INVPCID)) {</span></a>
<a name="1051"><span class="lineNum">    1051 </span>            :                 /*</a>
<a name="1052"><span class="lineNum">    1052 </span>            :                  * Using INVPCID is considerably faster than a pair of writes</a>
<a name="1053"><span class="lineNum">    1053 </span>            :                  * to CR4 sandwiched inside an IRQ flag save/restore.</a>
<a name="1054"><span class="lineNum">    1054 </span>            :                  *</a>
<a name="1055"><span class="lineNum">    1055 </span>            :                  * Note, this works with CR4.PCIDE=0 or 1.</a>
<a name="1056"><span class="lineNum">    1056 </span>            :                  */</a>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineCov">        131 :                 invpcid_flush_all();</span></a>
<a name="1058"><span class="lineNum">    1058 </span><span class="lineCov">        143 :                 return;</span></a>
<a name="1059"><span class="lineNum">    1059 </span>            :         }</a>
<a name="1060"><span class="lineNum">    1060 </span>            : </a>
<a name="1061"><span class="lineNum">    1061 </span>            :         /*</a>
<a name="1062"><span class="lineNum">    1062 </span>            :          * Read-modify-write to CR4 - protect it from preemption and</a>
<a name="1063"><span class="lineNum">    1063 </span>            :          * from interrupts. (Use the raw variant because this code can</a>
<a name="1064"><span class="lineNum">    1064 </span>            :          * be called from deep inside debugging code.)</a>
<a name="1065"><span class="lineNum">    1065 </span>            :          */</a>
<a name="1066"><span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         raw_local_irq_save(flags);</span></a>
<a name="1067"><span class="lineNum">    1067 </span>            : </a>
<a name="1068"><span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         cr4 = this_cpu_read(cpu_tlbstate.cr4);</span></a>
<a name="1069"><span class="lineNum">    1069 </span>            :         /* toggle PGE */</a>
<a name="1070"><span class="lineNum">    1070 </span><span class="lineNoCov">          0 :         native_write_cr4(cr4 ^ X86_CR4_PGE);</span></a>
<a name="1071"><span class="lineNum">    1071 </span>            :         /* write old PGE again and flush TLBs */</a>
<a name="1072"><span class="lineNum">    1072 </span><span class="lineNoCov">          0 :         native_write_cr4(cr4);</span></a>
<a name="1073"><span class="lineNum">    1073 </span>            : </a>
<a name="1074"><span class="lineNum">    1074 </span><span class="lineNoCov">          0 :         raw_local_irq_restore(flags);</span></a>
<a name="1075"><span class="lineNum">    1075 </span>            : }</a>
<a name="1076"><span class="lineNum">    1076 </span>            : </a>
<a name="1077"><span class="lineNum">    1077 </span>            : /*</a>
<a name="1078"><span class="lineNum">    1078 </span>            :  * Flush the entire current user mapping</a>
<a name="1079"><span class="lineNum">    1079 </span>            :  */</a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineCov">       5206 : STATIC_NOPV void native_flush_tlb_local(void)</span></a>
<a name="1081"><span class="lineNum">    1081 </span>            : {</a>
<a name="1082"><span class="lineNum">    1082 </span>            :         /*</a>
<a name="1083"><span class="lineNum">    1083 </span>            :          * Preemption or interrupts must be disabled to protect the access</a>
<a name="1084"><span class="lineNum">    1084 </span>            :          * to the per CPU variable and to prevent being preempted between</a>
<a name="1085"><span class="lineNum">    1085 </span>            :          * read_cr3() and write_cr3().</a>
<a name="1086"><span class="lineNum">    1086 </span>            :          */</a>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineCov">       5206 :         WARN_ON_ONCE(preemptible());</span></a>
<a name="1088"><span class="lineNum">    1088 </span>            : </a>
<a name="1089"><span class="lineNum">    1089 </span><span class="lineCov">       5206 :         invalidate_user_asid(this_cpu_read(cpu_tlbstate.loaded_mm_asid));</span></a>
<a name="1090"><span class="lineNum">    1090 </span>            : </a>
<a name="1091"><span class="lineNum">    1091 </span>            :         /* If current-&gt;mm == NULL then the read_cr3() &quot;borrows&quot; an mm */</a>
<a name="1092"><span class="lineNum">    1092 </span><span class="lineCov">       5206 :         native_write_cr3(__native_read_cr3());</span></a>
<a name="1093"><span class="lineNum">    1093 </span><span class="lineCov">       5206 : }</span></a>
<a name="1094"><span class="lineNum">    1094 </span>            : </a>
<a name="1095"><span class="lineNum">    1095 </span><span class="lineCov">       5206 : void flush_tlb_local(void)</span></a>
<a name="1096"><span class="lineNum">    1096 </span>            : {</a>
<a name="1097"><span class="lineNum">    1097 </span><span class="lineCov">       5206 :         __flush_tlb_local();</span></a>
<a name="1098"><span class="lineNum">    1098 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1099"><span class="lineNum">    1099 </span>            : </a>
<a name="1100"><span class="lineNum">    1100 </span>            : /*</a>
<a name="1101"><span class="lineNum">    1101 </span>            :  * Flush everything</a>
<a name="1102"><span class="lineNum">    1102 </span>            :  */</a>
<a name="1103"><span class="lineNum">    1103 </span><span class="lineCov">        132 : void __flush_tlb_all(void)</span></a>
<a name="1104"><span class="lineNum">    1104 </span>            : {</a>
<a name="1105"><span class="lineNum">    1105 </span>            :         /*</a>
<a name="1106"><span class="lineNum">    1106 </span>            :          * This is to catch users with enabled preemption and the PGE feature</a>
<a name="1107"><span class="lineNum">    1107 </span>            :          * and don't trigger the warning in __native_flush_tlb().</a>
<a name="1108"><span class="lineNum">    1108 </span>            :          */</a>
<a name="1109"><span class="lineNum">    1109 </span><span class="lineCov">        132 :         VM_WARN_ON_ONCE(preemptible());</span></a>
<a name="1110"><span class="lineNum">    1110 </span>            : </a>
<a name="1111"><span class="lineNum">    1111 </span><span class="lineCov">        132 :         if (boot_cpu_has(X86_FEATURE_PGE)) {</span></a>
<a name="1112"><span class="lineNum">    1112 </span><span class="lineCov">        133 :                 __flush_tlb_global();</span></a>
<a name="1113"><span class="lineNum">    1113 </span>            :         } else {</a>
<a name="1114"><span class="lineNum">    1114 </span>            :                 /*</a>
<a name="1115"><span class="lineNum">    1115 </span>            :                  * !PGE -&gt; !PCID (setup_pcid()), thus every flush is total.</a>
<a name="1116"><span class="lineNum">    1116 </span>            :                  */</a>
<a name="1117"><span class="lineNum">    1117 </span><span class="lineNoCov">          0 :                 flush_tlb_local();</span></a>
<a name="1118"><span class="lineNum">    1118 </span>            :         }</a>
<a name="1119"><span class="lineNum">    1119 </span><span class="lineCov">        143 : }</span></a>
<a name="1120"><span class="lineNum">    1120 </span>            : EXPORT_SYMBOL_GPL(__flush_tlb_all);</a>
<a name="1121"><span class="lineNum">    1121 </span>            : </a>
<a name="1122"><span class="lineNum">    1122 </span>            : /*</a>
<a name="1123"><span class="lineNum">    1123 </span>            :  * arch_tlbbatch_flush() performs a full TLB flush regardless of the active mm.</a>
<a name="1124"><span class="lineNum">    1124 </span>            :  * This means that the 'struct flush_tlb_info' that describes which mappings to</a>
<a name="1125"><span class="lineNum">    1125 </span>            :  * flush is actually fixed. We therefore set a single fixed struct and use it in</a>
<a name="1126"><span class="lineNum">    1126 </span>            :  * arch_tlbbatch_flush().</a>
<a name="1127"><span class="lineNum">    1127 </span>            :  */</a>
<a name="1128"><span class="lineNum">    1128 </span>            : static const struct flush_tlb_info full_flush_tlb_info = {</a>
<a name="1129"><span class="lineNum">    1129 </span>            :         .mm = NULL,</a>
<a name="1130"><span class="lineNum">    1130 </span>            :         .start = 0,</a>
<a name="1131"><span class="lineNum">    1131 </span>            :         .end = TLB_FLUSH_ALL,</a>
<a name="1132"><span class="lineNum">    1132 </span>            : };</a>
<a name="1133"><span class="lineNum">    1133 </span>            : </a>
<a name="1134"><span class="lineNum">    1134 </span><span class="lineNoCov">          0 : void arch_tlbbatch_flush(struct arch_tlbflush_unmap_batch *batch)</span></a>
<a name="1135"><span class="lineNum">    1135 </span>            : {</a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 :         int cpu = get_cpu();</span></a>
<a name="1137"><span class="lineNum">    1137 </span>            : </a>
<a name="1138"><span class="lineNum">    1138 </span><span class="lineNoCov">          0 :         if (cpumask_test_cpu(cpu, &amp;batch-&gt;cpumask)) {</span></a>
<a name="1139"><span class="lineNum">    1139 </span><span class="lineNoCov">          0 :                 lockdep_assert_irqs_enabled();</span></a>
<a name="1140"><span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                 local_irq_disable();</span></a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                 flush_tlb_func_local(&amp;full_flush_tlb_info, TLB_LOCAL_SHOOTDOWN);</span></a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                 local_irq_enable();</span></a>
<a name="1143"><span class="lineNum">    1143 </span>            :         }</a>
<a name="1144"><span class="lineNum">    1144 </span>            : </a>
<a name="1145"><span class="lineNum">    1145 </span><span class="lineNoCov">          0 :         if (cpumask_any_but(&amp;batch-&gt;cpumask, cpu) &lt; nr_cpu_ids)</span></a>
<a name="1146"><span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                 flush_tlb_others(&amp;batch-&gt;cpumask, &amp;full_flush_tlb_info);</span></a>
<a name="1147"><span class="lineNum">    1147 </span>            : </a>
<a name="1148"><span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         cpumask_clear(&amp;batch-&gt;cpumask);</span></a>
<a name="1149"><span class="lineNum">    1149 </span>            : </a>
<a name="1150"><span class="lineNum">    1150 </span><span class="lineNoCov">          0 :         put_cpu();</span></a>
<a name="1151"><span class="lineNum">    1151 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1152"><span class="lineNum">    1152 </span>            : </a>
<a name="1153"><span class="lineNum">    1153 </span>            : /*</a>
<a name="1154"><span class="lineNum">    1154 </span>            :  * Blindly accessing user memory from NMI context can be dangerous</a>
<a name="1155"><span class="lineNum">    1155 </span>            :  * if we're in the middle of switching the current user task or</a>
<a name="1156"><span class="lineNum">    1156 </span>            :  * switching the loaded mm.  It can also be dangerous if we</a>
<a name="1157"><span class="lineNum">    1157 </span>            :  * interrupted some kernel code that was temporarily using a</a>
<a name="1158"><span class="lineNum">    1158 </span>            :  * different mm.</a>
<a name="1159"><span class="lineNum">    1159 </span>            :  */</a>
<a name="1160"><span class="lineNum">    1160 </span><span class="lineCov">          1 : bool nmi_uaccess_okay(void)</span></a>
<a name="1161"><span class="lineNum">    1161 </span>            : {</a>
<a name="1162"><span class="lineNum">    1162 </span><span class="lineCov">          1 :         struct mm_struct *loaded_mm = this_cpu_read(cpu_tlbstate.loaded_mm);</span></a>
<a name="1163"><span class="lineNum">    1163 </span><span class="lineCov">          1 :         struct mm_struct *current_mm = current-&gt;mm;</span></a>
<a name="1164"><span class="lineNum">    1164 </span>            : </a>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineCov">          1 :         VM_WARN_ON_ONCE(!loaded_mm);</span></a>
<a name="1166"><span class="lineNum">    1166 </span>            : </a>
<a name="1167"><span class="lineNum">    1167 </span>            :         /*</a>
<a name="1168"><span class="lineNum">    1168 </span>            :          * The condition we want to check is</a>
<a name="1169"><span class="lineNum">    1169 </span>            :          * current_mm-&gt;pgd == __va(read_cr3_pa()).  This may be slow, though,</a>
<a name="1170"><span class="lineNum">    1170 </span>            :          * if we're running in a VM with shadow paging, and nmi_uaccess_okay()</a>
<a name="1171"><span class="lineNum">    1171 </span>            :          * is supposed to be reasonably fast.</a>
<a name="1172"><span class="lineNum">    1172 </span>            :          *</a>
<a name="1173"><span class="lineNum">    1173 </span>            :          * Instead, we check the almost equivalent but somewhat conservative</a>
<a name="1174"><span class="lineNum">    1174 </span>            :          * condition below, and we rely on the fact that switch_mm_irqs_off()</a>
<a name="1175"><span class="lineNum">    1175 </span>            :          * sets loaded_mm to LOADED_MM_SWITCHING before writing to CR3.</a>
<a name="1176"><span class="lineNum">    1176 </span>            :          */</a>
<a name="1177"><span class="lineNum">    1177 </span><span class="lineCov">          1 :         if (loaded_mm != current_mm)</span></a>
<a name="1178"><span class="lineNum">    1178 </span>            :                 return false;</a>
<a name="1179"><span class="lineNum">    1179 </span>            : </a>
<a name="1180"><span class="lineNum">    1180 </span><span class="lineCov">          1 :         VM_WARN_ON_ONCE(current_mm-&gt;pgd != __va(read_cr3_pa()));</span></a>
<a name="1181"><span class="lineNum">    1181 </span>            : </a>
<a name="1182"><span class="lineNum">    1182 </span>            :         return true;</a>
<a name="1183"><span class="lineNum">    1183 </span>            : }</a>
<a name="1184"><span class="lineNum">    1184 </span>            : </a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineNoCov">          0 : static ssize_t tlbflush_read_file(struct file *file, char __user *user_buf,</span></a>
<a name="1186"><span class="lineNum">    1186 </span>            :                              size_t count, loff_t *ppos)</a>
<a name="1187"><span class="lineNum">    1187 </span>            : {</a>
<a name="1188"><span class="lineNum">    1188 </span><span class="lineNoCov">          0 :         char buf[32];</span></a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         unsigned int len;</span></a>
<a name="1190"><span class="lineNum">    1190 </span>            : </a>
<a name="1191"><span class="lineNum">    1191 </span><span class="lineNoCov">          0 :         len = sprintf(buf, &quot;%ld\n&quot;, tlb_single_page_flush_ceiling);</span></a>
<a name="1192"><span class="lineNum">    1192 </span><span class="lineNoCov">          0 :         return simple_read_from_buffer(user_buf, count, ppos, buf, len);</span></a>
<a name="1193"><span class="lineNum">    1193 </span>            : }</a>
<a name="1194"><span class="lineNum">    1194 </span>            : </a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineNoCov">          0 : static ssize_t tlbflush_write_file(struct file *file,</span></a>
<a name="1196"><span class="lineNum">    1196 </span>            :                  const char __user *user_buf, size_t count, loff_t *ppos)</a>
<a name="1197"><span class="lineNum">    1197 </span>            : {</a>
<a name="1198"><span class="lineNum">    1198 </span><span class="lineNoCov">          0 :         char buf[32];</span></a>
<a name="1199"><span class="lineNum">    1199 </span><span class="lineNoCov">          0 :         ssize_t len;</span></a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 :         int ceiling;</span></a>
<a name="1201"><span class="lineNum">    1201 </span>            : </a>
<a name="1202"><span class="lineNum">    1202 </span><span class="lineNoCov">          0 :         len = min(count, sizeof(buf) - 1);</span></a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineNoCov">          0 :         if (copy_from_user(buf, user_buf, len))</span></a>
<a name="1204"><span class="lineNum">    1204 </span>            :                 return -EFAULT;</a>
<a name="1205"><span class="lineNum">    1205 </span>            : </a>
<a name="1206"><span class="lineNum">    1206 </span><span class="lineNoCov">          0 :         buf[len] = '\0';</span></a>
<a name="1207"><span class="lineNum">    1207 </span><span class="lineNoCov">          0 :         if (kstrtoint(buf, 0, &amp;ceiling))</span></a>
<a name="1208"><span class="lineNum">    1208 </span>            :                 return -EINVAL;</a>
<a name="1209"><span class="lineNum">    1209 </span>            : </a>
<a name="1210"><span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         if (ceiling &lt; 0)</span></a>
<a name="1211"><span class="lineNum">    1211 </span>            :                 return -EINVAL;</a>
<a name="1212"><span class="lineNum">    1212 </span>            : </a>
<a name="1213"><span class="lineNum">    1213 </span><span class="lineNoCov">          0 :         tlb_single_page_flush_ceiling = ceiling;</span></a>
<a name="1214"><span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         return count;</span></a>
<a name="1215"><span class="lineNum">    1215 </span>            : }</a>
<a name="1216"><span class="lineNum">    1216 </span>            : </a>
<a name="1217"><span class="lineNum">    1217 </span>            : static const struct file_operations fops_tlbflush = {</a>
<a name="1218"><span class="lineNum">    1218 </span>            :         .read = tlbflush_read_file,</a>
<a name="1219"><span class="lineNum">    1219 </span>            :         .write = tlbflush_write_file,</a>
<a name="1220"><span class="lineNum">    1220 </span>            :         .llseek = default_llseek,</a>
<a name="1221"><span class="lineNum">    1221 </span>            : };</a>
<a name="1222"><span class="lineNum">    1222 </span>            : </a>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineCov">          1 : static int __init create_tlb_single_page_flush_ceiling(void)</span></a>
<a name="1224"><span class="lineNum">    1224 </span>            : {</a>
<a name="1225"><span class="lineNum">    1225 </span><span class="lineCov">          1 :         debugfs_create_file(&quot;tlb_single_page_flush_ceiling&quot;, S_IRUSR | S_IWUSR,</span></a>
<a name="1226"><span class="lineNum">    1226 </span>            :                             arch_debugfs_dir, NULL, &amp;fops_tlbflush);</a>
<a name="1227"><span class="lineNum">    1227 </span><span class="lineCov">          1 :         return 0;</span></a>
<a name="1228"><span class="lineNum">    1228 </span>            : }</a>
<a name="1229"><span class="lineNum">    1229 </span>            : late_initcall(create_tlb_single_page_flush_ceiling);</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
