============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Sep 24 2016  11:00:35 am
  Module:                 GCM3LP_256
  Technology library:     <suppressed>
  Operating conditions:   <suppressed>
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[0]/CP                                                                100             0 R 
T_reg[0]/Q                    SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[0]                          out port                                            +1      84 R 
(iodelay.tcl_line_32_999_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[0]/CP
End-point    : T[0]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   2:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[1]/CP                                                                100             0 R 
T_reg[1]/Q                    SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[1]                          out port                                            +1      84 R 
(iodelay.tcl_line_32_998_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[1]/CP
End-point    : T[1]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   3:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[2]/CP                                                                100             0 R 
T_reg[2]/Q                    SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[2]                          out port                                            +1      84 R 
(iodelay.tcl_line_32_997_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[2]/CP
End-point    : T[2]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   4:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[3]/CP                                                                100             0 R 
T_reg[3]/Q                    SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[3]                          out port                                            +1      84 R 
(iodelay.tcl_line_32_996_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[3]/CP
End-point    : T[3]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   5:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[4]/CP                                                                100             0 R 
T_reg[4]/Q                    SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[4]                          out port                                            +1      84 R 
(iodelay.tcl_line_32_995_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[4]/CP
End-point    : T[4]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   6:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[5]/CP                                                                100             0 R 
T_reg[5]/Q                    SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[5]                          out port                                            +1      84 R 
(iodelay.tcl_line_32_994_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[5]/CP
End-point    : T[5]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   7:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[6]/CP                                                                100             0 R 
T_reg[6]/Q                    SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[6]                          out port                                            +1      84 R 
(iodelay.tcl_line_32_993_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[6]/CP
End-point    : T[6]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   8:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[7]/CP                                                                100             0 R 
T_reg[7]/Q                    SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[7]                          out port                                            +1      84 R 
(iodelay.tcl_line_32_992_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[7]/CP
End-point    : T[7]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   9:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[8]/CP                                                                100             0 R 
T_reg[8]/Q                    SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[8]                          out port                                            +1      84 R 
(iodelay.tcl_line_32_991_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[8]/CP
End-point    : T[8]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  10:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[9]/CP                                                                100             0 R 
T_reg[9]/Q                    SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[9]                          out port                                            +1      84 R 
(iodelay.tcl_line_32_990_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[9]/CP
End-point    : T[9]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  11:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[10]/CP                                                               100             0 R 
T_reg[10]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[10]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_989_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[10]/CP
End-point    : T[10]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  12:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[11]/CP                                                               100             0 R 
T_reg[11]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[11]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_988_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[11]/CP
End-point    : T[11]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  13:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[12]/CP                                                               100             0 R 
T_reg[12]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[12]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_987_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[12]/CP
End-point    : T[12]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  14:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[13]/CP                                                               100             0 R 
T_reg[13]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[13]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_986_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[13]/CP
End-point    : T[13]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  15:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[14]/CP                                                               100             0 R 
T_reg[14]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[14]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_985_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[14]/CP
End-point    : T[14]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  16:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[15]/CP                                                               100             0 R 
T_reg[15]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[15]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_984_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[15]/CP
End-point    : T[15]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  17:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[16]/CP                                                               100             0 R 
T_reg[16]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[16]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_983_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[16]/CP
End-point    : T[16]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  18:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[17]/CP                                                               100             0 R 
T_reg[17]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[17]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_982_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[17]/CP
End-point    : T[17]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  19:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[18]/CP                                                               100             0 R 
T_reg[18]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[18]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_981_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[18]/CP
End-point    : T[18]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  20:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[19]/CP                                                               100             0 R 
T_reg[19]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[19]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_980_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[19]/CP
End-point    : T[19]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  21:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[20]/CP                                                               100             0 R 
T_reg[20]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[20]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_979_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[20]/CP
End-point    : T[20]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  22:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[21]/CP                                                               100             0 R 
T_reg[21]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[21]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_978_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[21]/CP
End-point    : T[21]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  23:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[22]/CP                                                               100             0 R 
T_reg[22]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[22]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_977_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[22]/CP
End-point    : T[22]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  24:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[23]/CP                                                               100             0 R 
T_reg[23]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[23]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_976_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[23]/CP
End-point    : T[23]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  25:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[24]/CP                                                               100             0 R 
T_reg[24]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[24]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_975_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[24]/CP
End-point    : T[24]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  26:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[25]/CP                                                               100             0 R 
T_reg[25]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[25]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_974_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[25]/CP
End-point    : T[25]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  27:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[26]/CP                                                               100             0 R 
T_reg[26]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[26]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_973_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[26]/CP
End-point    : T[26]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  28:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[27]/CP                                                               100             0 R 
T_reg[27]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[27]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_972_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[27]/CP
End-point    : T[27]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  29:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[28]/CP                                                               100             0 R 
T_reg[28]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[28]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_971_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[28]/CP
End-point    : T[28]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  30:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[29]/CP                                                               100             0 R 
T_reg[29]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[29]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_970_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[29]/CP
End-point    : T[29]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  31:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[30]/CP                                                               100             0 R 
T_reg[30]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[30]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_969_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[30]/CP
End-point    : T[30]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  32:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[31]/CP                                                               100             0 R 
T_reg[31]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[31]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_968_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[31]/CP
End-point    : T[31]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  33:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[32]/CP                                                               100             0 R 
T_reg[32]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[32]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_967_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[32]/CP
End-point    : T[32]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  34:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[33]/CP                                                               100             0 R 
T_reg[33]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[33]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_966_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[33]/CP
End-point    : T[33]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  35:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[34]/CP                                                               100             0 R 
T_reg[34]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[34]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_965_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[34]/CP
End-point    : T[34]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  36:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[35]/CP                                                               100             0 R 
T_reg[35]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[35]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_964_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[35]/CP
End-point    : T[35]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  37:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[36]/CP                                                               100             0 R 
T_reg[36]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[36]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_963_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[36]/CP
End-point    : T[36]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  38:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[37]/CP                                                               100             0 R 
T_reg[37]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[37]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_962_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[37]/CP
End-point    : T[37]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  39:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[38]/CP                                                               100             0 R 
T_reg[38]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[38]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_961_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[38]/CP
End-point    : T[38]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  40:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[39]/CP                                                               100             0 R 
T_reg[39]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[39]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_960_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[39]/CP
End-point    : T[39]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  41:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[40]/CP                                                               100             0 R 
T_reg[40]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[40]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_959_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[40]/CP
End-point    : T[40]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  42:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[41]/CP                                                               100             0 R 
T_reg[41]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[41]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_958_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[41]/CP
End-point    : T[41]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  43:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[42]/CP                                                               100             0 R 
T_reg[42]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[42]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_957_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[42]/CP
End-point    : T[42]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  44:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[43]/CP                                                               100             0 R 
T_reg[43]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[43]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_956_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[43]/CP
End-point    : T[43]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  45:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[44]/CP                                                               100             0 R 
T_reg[44]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[44]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_955_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[44]/CP
End-point    : T[44]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  46:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[45]/CP                                                               100             0 R 
T_reg[45]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[45]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_954_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[45]/CP
End-point    : T[45]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  47:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[46]/CP                                                               100             0 R 
T_reg[46]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[46]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_953_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[46]/CP
End-point    : T[46]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  48:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[47]/CP                                                               100             0 R 
T_reg[47]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[47]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_952_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[47]/CP
End-point    : T[47]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  49:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[48]/CP                                                               100             0 R 
T_reg[48]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[48]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_951_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[48]/CP
End-point    : T[48]

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  50:

           Pin                          Type                  Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock CLK)                   launch                                                       0 R 
T_reg[49]/CP                                                               100             0 R 
T_reg[49]/Q                   SDFCNQD4BWP7D5T16P96CPDULVT (m)      2 31.3   38   +83      83 R 
T[49]                         out port                                            +1      84 R 
(iodelay.tcl_line_32_950_1)   ext delay                                        +1000    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)               capture                                                   1350 R 
                              adjustments                                       -330    1020   
-----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : T_reg[49]/CP
End-point    : T[49]

(m) : Attribute cell_delay_multiplier is modified for this library cell.
