14:59:39 INFO  : Registering command handlers for SDK TCF services
14:59:40 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/temp_xsdb_launch_script.tcl
14:59:44 INFO  : XSCT server has started successfully.
14:59:45 INFO  : Successfully done setting XSCT server connection channel  
14:59:45 INFO  : Successfully done setting SDK workspace  
14:59:45 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf.
14:59:45 INFO  : Checking for hwspec changes in the project lidar_arm_control_wrapper_hw_platform_0.
15:03:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:13 INFO  : 'jtag frequency' command is executed.
15:03:13 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:13 INFO  : Context for 'APU' is selected.
15:03:13 INFO  : System reset is completed.
15:03:16 INFO  : 'after 3000' command is executed.
15:03:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:19 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
15:03:19 INFO  : Context for 'APU' is selected.
15:03:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
15:03:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:19 INFO  : Context for 'APU' is selected.
15:03:19 INFO  : 'ps7_init' command is executed.
15:03:19 INFO  : 'ps7_post_config' command is executed.
15:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:20 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:20 INFO  : Memory regions updated for context APU
15:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:20 INFO  : 'con' command is executed.
15:03:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
15:03:50 INFO  : Disconnected from the channel tcfchan#1.
15:03:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:51 INFO  : 'jtag frequency' command is executed.
15:03:51 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:51 INFO  : Context for 'APU' is selected.
15:03:51 INFO  : System reset is completed.
15:03:54 INFO  : 'after 3000' command is executed.
15:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:57 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
15:03:57 INFO  : Context for 'APU' is selected.
15:03:58 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
15:03:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:58 INFO  : Context for 'APU' is selected.
15:03:58 INFO  : 'ps7_init' command is executed.
15:03:58 INFO  : 'ps7_post_config' command is executed.
15:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:58 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:59 INFO  : Memory regions updated for context APU
15:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:59 INFO  : 'con' command is executed.
15:03:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:59 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
15:47:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1613747600000,  Project:1613694633000
15:47:46 INFO  : Project lidar_arm_control_wrapper_hw_platform_0's source hardware specification located at /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:47:48 INFO  : Copied contents of /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf into /lidar_arm_control_wrapper_hw_platform_0/system.hdf.
15:47:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:47:52 INFO  : 
15:47:53 INFO  : Updating hardware inferred compiler options for lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.
15:47:53 INFO  : Updating hardware inferred compiler options for lidar_arm_control_system.
15:47:53 INFO  : Clearing existing target manager status.
15:47:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:47:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:53:02 INFO  : Disconnected from the channel tcfchan#2.
15:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:19 INFO  : 'jtag frequency' command is executed.
15:53:19 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:19 INFO  : Context for 'APU' is selected.
15:53:19 INFO  : System reset is completed.
15:53:22 INFO  : 'after 3000' command is executed.
15:53:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:25 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
15:53:25 INFO  : Context for 'APU' is selected.
15:53:25 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
15:53:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:25 INFO  : Context for 'APU' is selected.
15:53:25 INFO  : 'ps7_init' command is executed.
15:53:25 INFO  : 'ps7_post_config' command is executed.
15:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:25 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:25 INFO  : Memory regions updated for context APU
15:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:25 INFO  : 'con' command is executed.
15:53:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:25 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
15:53:56 INFO  : Disconnected from the channel tcfchan#3.
15:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:57 INFO  : 'jtag frequency' command is executed.
15:53:57 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:57 INFO  : Context for 'APU' is selected.
15:53:57 INFO  : System reset is completed.
15:54:00 INFO  : 'after 3000' command is executed.
15:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:03 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
15:54:03 INFO  : Context for 'APU' is selected.
15:54:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
15:54:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:05 INFO  : Context for 'APU' is selected.
15:54:05 INFO  : 'ps7_init' command is executed.
15:54:05 INFO  : 'ps7_post_config' command is executed.
15:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:05 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:05 INFO  : Memory regions updated for context APU
15:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:05 INFO  : 'con' command is executed.
15:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
16:25:48 INFO  : Disconnected from the channel tcfchan#4.
16:25:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:25:49 INFO  : 'jtag frequency' command is executed.
16:25:49 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:49 INFO  : Context for 'APU' is selected.
16:25:49 INFO  : System reset is completed.
16:25:52 INFO  : 'after 3000' command is executed.
16:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:25:54 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
16:25:54 INFO  : Context for 'APU' is selected.
16:25:54 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
16:25:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:54 INFO  : Context for 'APU' is selected.
16:25:55 INFO  : 'ps7_init' command is executed.
16:25:55 INFO  : 'ps7_post_config' command is executed.
16:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:55 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:55 INFO  : Memory regions updated for context APU
16:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:55 INFO  : 'con' command is executed.
16:25:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:25:55 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
16:26:42 INFO  : Disconnected from the channel tcfchan#5.
16:26:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:26:43 INFO  : 'jtag frequency' command is executed.
16:26:43 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:43 INFO  : Context for 'APU' is selected.
16:26:43 INFO  : System reset is completed.
16:26:46 INFO  : 'after 3000' command is executed.
16:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:26:48 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
16:26:48 INFO  : Context for 'APU' is selected.
16:26:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
16:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:48 INFO  : Context for 'APU' is selected.
16:26:49 INFO  : 'ps7_init' command is executed.
16:26:49 INFO  : 'ps7_post_config' command is executed.
16:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:49 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:49 INFO  : Memory regions updated for context APU
16:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:49 INFO  : 'con' command is executed.
16:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:26:49 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
16:27:41 INFO  : Disconnected from the channel tcfchan#6.
16:27:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:27:42 INFO  : 'jtag frequency' command is executed.
16:27:42 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:42 INFO  : Context for 'APU' is selected.
16:27:42 INFO  : System reset is completed.
16:27:45 INFO  : 'after 3000' command is executed.
16:27:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:27:48 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
16:27:48 INFO  : Context for 'APU' is selected.
16:27:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
16:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:48 INFO  : Context for 'APU' is selected.
16:27:48 INFO  : 'ps7_init' command is executed.
16:27:48 INFO  : 'ps7_post_config' command is executed.
16:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:48 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:48 INFO  : Memory regions updated for context APU
16:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:48 INFO  : 'con' command is executed.
16:27:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:27:48 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
16:28:01 INFO  : Disconnected from the channel tcfchan#7.
16:28:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:28:02 INFO  : 'jtag frequency' command is executed.
16:28:02 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:02 INFO  : Context for 'APU' is selected.
16:28:02 INFO  : System reset is completed.
16:28:05 INFO  : 'after 3000' command is executed.
16:28:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:28:07 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
16:28:07 INFO  : Context for 'APU' is selected.
16:28:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
16:28:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:08 INFO  : Context for 'APU' is selected.
16:28:08 INFO  : 'ps7_init' command is executed.
16:28:08 INFO  : 'ps7_post_config' command is executed.
16:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:08 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:08 INFO  : Memory regions updated for context APU
16:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:08 INFO  : 'con' command is executed.
16:28:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:28:08 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
16:35:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:23 INFO  : 'jtag frequency' command is executed.
16:35:23 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:23 INFO  : Context for 'APU' is selected.
16:35:23 INFO  : System reset is completed.
16:35:26 INFO  : 'after 3000' command is executed.
16:35:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:28 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
16:35:29 INFO  : Context for 'APU' is selected.
16:35:29 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
16:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:29 INFO  : Context for 'APU' is selected.
16:35:29 INFO  : 'ps7_init' command is executed.
16:35:29 INFO  : 'ps7_post_config' command is executed.
16:35:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:35:29 INFO  : Memory regions updated for context APU
16:35:29 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_helloworld_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
16:35:41 INFO  : Disconnected from the channel tcfchan#8.
16:35:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:42 INFO  : 'fpga -state' command is executed.
16:35:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:42 INFO  : 'jtag frequency' command is executed.
16:35:42 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:42 INFO  : Context for 'APU' is selected.
16:35:42 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
16:35:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:42 INFO  : Context for 'APU' is selected.
16:35:42 INFO  : 'stop' command is executed.
16:35:42 INFO  : 'ps7_init' command is executed.
16:35:42 INFO  : 'ps7_post_config' command is executed.
16:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:43 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_lidar_example/Debug/lidar_arm_control_bsp_xuartlite_lidar_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_lidar_example/Debug/lidar_arm_control_bsp_xuartlite_lidar_example.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:43 INFO  : Memory regions updated for context APU
16:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:43 INFO  : 'con' command is executed.
16:35:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:35:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_lidar_example.elf_on_local.tcl'
16:35:58 INFO  : Disconnected from the channel tcfchan#9.
16:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:59 INFO  : 'fpga -state' command is executed.
16:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:59 INFO  : 'jtag frequency' command is executed.
16:35:59 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:59 INFO  : Context for 'APU' is selected.
16:35:59 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
16:35:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:59 INFO  : Context for 'APU' is selected.
16:35:59 INFO  : 'stop' command is executed.
16:36:00 INFO  : 'ps7_init' command is executed.
16:36:00 INFO  : 'ps7_post_config' command is executed.
16:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:00 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_lidar_example/Debug/lidar_arm_control_bsp_xuartlite_lidar_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_lidar_example/Debug/lidar_arm_control_bsp_xuartlite_lidar_example.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:00 INFO  : Memory regions updated for context APU
16:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:00 INFO  : 'con' command is executed.
16:36:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:36:00 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_lidar_example.elf_on_local.tcl'
16:37:35 INFO  : Disconnected from the channel tcfchan#10.
16:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:37:36 INFO  : 'fpga -state' command is executed.
16:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:37:36 INFO  : 'jtag frequency' command is executed.
16:37:36 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:36 INFO  : Context for 'APU' is selected.
16:37:36 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
16:37:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:36 INFO  : Context for 'APU' is selected.
16:37:36 INFO  : 'stop' command is executed.
16:37:37 INFO  : 'ps7_init' command is executed.
16:37:37 INFO  : 'ps7_post_config' command is executed.
16:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:37 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_lidar_example/Debug/lidar_arm_control_bsp_xuartlite_lidar_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_lidar_example/Debug/lidar_arm_control_bsp_xuartlite_lidar_example.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:37 INFO  : Memory regions updated for context APU
16:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:37 INFO  : 'con' command is executed.
16:37:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:37:37 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_lidar_example.elf_on_local.tcl'
16:49:11 INFO  : Disconnected from the channel tcfchan#11.
16:49:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:49:12 INFO  : 'fpga -state' command is executed.
16:49:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:49:12 INFO  : 'jtag frequency' command is executed.
16:49:12 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:12 INFO  : Context for 'APU' is selected.
16:49:12 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
16:49:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:12 INFO  : Context for 'APU' is selected.
16:49:12 INFO  : 'stop' command is executed.
16:49:12 INFO  : 'ps7_init' command is executed.
16:49:12 INFO  : 'ps7_post_config' command is executed.
16:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_lidar_example/Debug/lidar_arm_control_bsp_xuartlite_lidar_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_lidar_example/Debug/lidar_arm_control_bsp_xuartlite_lidar_example.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:12 INFO  : Memory regions updated for context APU
16:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:12 INFO  : 'con' command is executed.
16:49:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:49:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_lidar_example.elf_on_local.tcl'
17:02:13 WARN  : channel "tcfchan#8" closed
17:02:13 INFO  : Disconnected from the channel tcfchan#12.
10:17:43 INFO  : Registering command handlers for SDK TCF services
10:17:45 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/temp_xsdb_launch_script.tcl
10:17:48 INFO  : XSCT server has started successfully.
10:17:48 INFO  : Successfully done setting XSCT server connection channel  
10:17:48 INFO  : Successfully done setting SDK workspace  
10:17:48 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf.
10:17:48 INFO  : Checking for hwspec changes in the project lidar_arm_control_wrapper_hw_platform_0.
10:35:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:35:32 INFO  : 'jtag frequency' command is executed.
10:35:32 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:32 INFO  : Context for 'APU' is selected.
10:35:32 INFO  : System reset is completed.
10:35:35 INFO  : 'after 3000' command is executed.
10:35:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:35:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
10:35:37 INFO  : Context for 'APU' is selected.
10:35:37 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:35:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:38 INFO  : Context for 'APU' is selected.
10:35:38 INFO  : 'ps7_init' command is executed.
10:35:38 INFO  : 'ps7_post_config' command is executed.
10:35:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:38 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_lidar_example/Debug/lidar_arm_control_bsp_xuartlite_lidar_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_lidar_example/Debug/lidar_arm_control_bsp_xuartlite_lidar_example.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:38 INFO  : Memory regions updated for context APU
10:35:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:38 INFO  : 'con' command is executed.
10:35:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:35:38 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_lidar_example.elf_on_local.tcl'
10:35:55 INFO  : Disconnected from the channel tcfchan#1.
10:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:35:56 INFO  : 'fpga -state' command is executed.
10:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:35:56 INFO  : 'jtag frequency' command is executed.
10:35:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:56 INFO  : Context for 'APU' is selected.
10:35:57 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:35:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:57 INFO  : Context for 'APU' is selected.
10:35:57 INFO  : 'stop' command is executed.
10:35:58 INFO  : 'ps7_init' command is executed.
10:35:58 INFO  : 'ps7_post_config' command is executed.
10:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:58 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:58 INFO  : Memory regions updated for context APU
10:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:58 INFO  : 'con' command is executed.
10:35:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:35:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
10:37:28 INFO  : Disconnected from the channel tcfchan#2.
10:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:37:30 INFO  : 'fpga -state' command is executed.
10:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:37:30 INFO  : 'jtag frequency' command is executed.
10:37:30 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:30 INFO  : Context for 'APU' is selected.
10:37:31 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:37:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:31 INFO  : Context for 'APU' is selected.
10:37:31 INFO  : 'stop' command is executed.
10:37:32 INFO  : 'ps7_init' command is executed.
10:37:32 INFO  : 'ps7_post_config' command is executed.
10:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:32 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:32 INFO  : Memory regions updated for context APU
10:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:32 INFO  : 'con' command is executed.
10:37:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:37:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
11:43:09 INFO  : Disconnected from the channel tcfchan#3.
11:43:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:43:10 INFO  : 'fpga -state' command is executed.
11:43:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:10 INFO  : 'jtag frequency' command is executed.
11:43:10 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:10 INFO  : Context for 'APU' is selected.
11:43:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:43:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:11 INFO  : Context for 'APU' is selected.
11:43:11 INFO  : 'stop' command is executed.
11:43:12 INFO  : 'ps7_init' command is executed.
11:43:12 INFO  : 'ps7_post_config' command is executed.
11:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:12 INFO  : Memory regions updated for context APU
11:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:12 INFO  : 'con' command is executed.
11:43:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:43:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
11:45:06 INFO  : Disconnected from the channel tcfchan#4.
11:45:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:45:07 INFO  : 'fpga -state' command is executed.
11:45:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:45:07 INFO  : 'jtag frequency' command is executed.
11:45:07 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:07 INFO  : Context for 'APU' is selected.
11:45:09 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:09 INFO  : Context for 'APU' is selected.
11:45:09 INFO  : 'stop' command is executed.
11:45:09 INFO  : 'ps7_init' command is executed.
11:45:09 INFO  : 'ps7_post_config' command is executed.
11:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:09 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:09 INFO  : Memory regions updated for context APU
11:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:09 INFO  : 'con' command is executed.
11:45:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:45:09 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
11:45:57 INFO  : Disconnected from the channel tcfchan#5.
11:45:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:45:58 INFO  : 'fpga -state' command is executed.
11:46:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:46:00 INFO  : 'jtag frequency' command is executed.
11:46:00 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:00 INFO  : Context for 'APU' is selected.
11:46:02 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:46:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:02 INFO  : Context for 'APU' is selected.
11:46:02 INFO  : 'stop' command is executed.
11:46:02 INFO  : 'ps7_init' command is executed.
11:46:02 INFO  : 'ps7_post_config' command is executed.
11:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:02 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:02 INFO  : Memory regions updated for context APU
11:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:02 INFO  : 'con' command is executed.
11:46:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:46:02 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
11:46:34 INFO  : Disconnected from the channel tcfchan#6.
11:46:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:46:35 INFO  : 'fpga -state' command is executed.
11:46:39 INFO  : Memory regions updated for context APU
11:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:46:50 INFO  : 'jtag frequency' command is executed.
11:46:50 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:50 INFO  : Context for 'APU' is selected.
11:46:51 INFO  : System reset is completed.
11:46:54 INFO  : 'after 3000' command is executed.
11:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:46:56 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
11:46:56 INFO  : Context for 'APU' is selected.
11:46:56 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:46:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:56 INFO  : Context for 'APU' is selected.
11:46:56 INFO  : 'ps7_init' command is executed.
11:46:56 INFO  : 'ps7_post_config' command is executed.
11:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:57 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:57 INFO  : Memory regions updated for context APU
11:46:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:57 INFO  : 'con' command is executed.
11:46:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:46:57 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
11:47:18 INFO  : Disconnected from the channel tcfchan#7.
11:47:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:47:19 INFO  : 'jtag frequency' command is executed.
11:47:19 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:19 INFO  : Context for 'APU' is selected.
11:47:19 INFO  : System reset is completed.
11:47:22 INFO  : 'after 3000' command is executed.
11:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:47:25 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
11:47:25 INFO  : Context for 'APU' is selected.
11:47:26 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:47:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:26 INFO  : Context for 'APU' is selected.
11:47:26 INFO  : 'ps7_init' command is executed.
11:47:26 INFO  : 'ps7_post_config' command is executed.
11:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:27 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:27 INFO  : Memory regions updated for context APU
11:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:27 INFO  : 'con' command is executed.
11:47:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:47:27 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:13:14 INFO  : Disconnected from the channel tcfchan#8.
12:13:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:13:15 INFO  : 'jtag frequency' command is executed.
12:13:15 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:13:15 INFO  : Context for 'APU' is selected.
12:13:16 INFO  : System reset is completed.
12:13:19 INFO  : 'after 3000' command is executed.
12:13:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:13:21 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:13:21 INFO  : Context for 'APU' is selected.
12:13:23 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:13:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:23 INFO  : Context for 'APU' is selected.
12:13:23 INFO  : 'ps7_init' command is executed.
12:13:23 INFO  : 'ps7_post_config' command is executed.
12:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:23 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:23 INFO  : Memory regions updated for context APU
12:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:23 INFO  : 'con' command is executed.
12:13:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:13:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:17:44 INFO  : Disconnected from the channel tcfchan#9.
12:17:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:17:45 INFO  : 'jtag frequency' command is executed.
12:17:45 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:17:45 INFO  : Context for 'APU' is selected.
12:17:45 INFO  : System reset is completed.
12:17:48 INFO  : 'after 3000' command is executed.
12:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:17:51 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:17:51 INFO  : Context for 'APU' is selected.
12:17:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:53 INFO  : Context for 'APU' is selected.
12:17:53 INFO  : 'ps7_init' command is executed.
12:17:53 INFO  : 'ps7_post_config' command is executed.
12:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:53 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:53 INFO  : Memory regions updated for context APU
12:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:53 INFO  : 'con' command is executed.
12:17:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:17:53 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:21:49 INFO  : Disconnected from the channel tcfchan#10.
12:21:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:21:50 INFO  : 'jtag frequency' command is executed.
12:21:50 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:50 INFO  : Context for 'APU' is selected.
12:21:50 INFO  : System reset is completed.
12:21:53 INFO  : 'after 3000' command is executed.
12:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:21:56 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:21:56 INFO  : Context for 'APU' is selected.
12:21:57 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:57 INFO  : Context for 'APU' is selected.
12:21:58 INFO  : 'ps7_init' command is executed.
12:21:58 INFO  : 'ps7_post_config' command is executed.
12:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:58 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:58 INFO  : Memory regions updated for context APU
12:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:58 INFO  : 'con' command is executed.
12:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:21:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:22:38 INFO  : Disconnected from the channel tcfchan#11.
12:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:39 INFO  : 'jtag frequency' command is executed.
12:22:39 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:39 INFO  : Context for 'APU' is selected.
12:22:39 INFO  : System reset is completed.
12:22:42 INFO  : 'after 3000' command is executed.
12:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:22:45 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:22:45 INFO  : Context for 'APU' is selected.
12:22:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:22:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:47 INFO  : Context for 'APU' is selected.
12:22:47 INFO  : 'ps7_init' command is executed.
12:22:47 INFO  : 'ps7_post_config' command is executed.
12:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:47 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:47 INFO  : Memory regions updated for context APU
12:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:47 INFO  : 'con' command is executed.
12:22:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:22:47 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:23:24 INFO  : Disconnected from the channel tcfchan#12.
12:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:23:25 INFO  : 'jtag frequency' command is executed.
12:23:25 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:23:25 INFO  : Context for 'APU' is selected.
12:23:25 INFO  : System reset is completed.
12:23:28 INFO  : 'after 3000' command is executed.
12:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:23:31 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:23:31 INFO  : Context for 'APU' is selected.
12:23:32 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:23:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:32 INFO  : Context for 'APU' is selected.
12:23:33 INFO  : 'ps7_init' command is executed.
12:23:33 INFO  : 'ps7_post_config' command is executed.
12:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:33 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:33 INFO  : Memory regions updated for context APU
12:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:33 INFO  : 'con' command is executed.
12:23:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:23:33 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:25:39 INFO  : Disconnected from the channel tcfchan#13.
12:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:25:40 INFO  : 'jtag frequency' command is executed.
12:25:40 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:40 INFO  : Context for 'APU' is selected.
12:25:40 INFO  : System reset is completed.
12:25:43 INFO  : 'after 3000' command is executed.
12:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:25:45 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:25:46 INFO  : Context for 'APU' is selected.
12:25:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:25:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:47 INFO  : Context for 'APU' is selected.
12:25:48 INFO  : 'ps7_init' command is executed.
12:25:48 INFO  : 'ps7_post_config' command is executed.
12:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:48 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:48 INFO  : Memory regions updated for context APU
12:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:48 INFO  : 'con' command is executed.
12:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:25:48 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:26:38 INFO  : Disconnected from the channel tcfchan#14.
12:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:26:40 INFO  : 'jtag frequency' command is executed.
12:26:40 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:40 INFO  : Context for 'APU' is selected.
12:26:40 INFO  : System reset is completed.
12:26:43 INFO  : 'after 3000' command is executed.
12:26:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:26:45 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:26:45 INFO  : Context for 'APU' is selected.
12:26:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:26:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:47 INFO  : Context for 'APU' is selected.
12:26:47 INFO  : 'ps7_init' command is executed.
12:26:47 INFO  : 'ps7_post_config' command is executed.
12:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:48 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:48 INFO  : Memory regions updated for context APU
12:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:48 INFO  : 'con' command is executed.
12:26:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:26:48 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:48:30 INFO  : Disconnected from the channel tcfchan#15.
12:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:48:31 INFO  : 'jtag frequency' command is executed.
12:48:31 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:31 INFO  : Context for 'APU' is selected.
12:48:31 INFO  : System reset is completed.
12:48:34 INFO  : 'after 3000' command is executed.
12:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:48:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:48:37 INFO  : Context for 'APU' is selected.
12:48:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:48:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:39 INFO  : Context for 'APU' is selected.
12:48:39 INFO  : 'ps7_init' command is executed.
12:48:39 INFO  : 'ps7_post_config' command is executed.
12:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:39 INFO  : Memory regions updated for context APU
12:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:39 INFO  : 'con' command is executed.
12:48:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:48:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:55:15 INFO  : Disconnected from the channel tcfchan#16.
12:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:16 INFO  : 'jtag frequency' command is executed.
12:55:16 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:16 INFO  : Context for 'APU' is selected.
12:55:16 INFO  : System reset is completed.
12:55:19 INFO  : 'after 3000' command is executed.
12:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:55:22 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:55:22 INFO  : Context for 'APU' is selected.
12:55:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:24 INFO  : Context for 'APU' is selected.
12:55:24 INFO  : 'ps7_init' command is executed.
12:55:24 INFO  : 'ps7_post_config' command is executed.
12:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:24 INFO  : Memory regions updated for context APU
12:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:24 INFO  : 'con' command is executed.
12:55:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:55:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:55:38 INFO  : Disconnected from the channel tcfchan#17.
12:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:39 INFO  : 'jtag frequency' command is executed.
12:55:39 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:39 INFO  : Context for 'APU' is selected.
12:55:39 INFO  : System reset is completed.
12:55:42 INFO  : 'after 3000' command is executed.
12:55:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:55:45 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:55:45 INFO  : Context for 'APU' is selected.
12:55:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:55:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:47 INFO  : Context for 'APU' is selected.
12:55:47 INFO  : 'ps7_init' command is executed.
12:55:47 INFO  : 'ps7_post_config' command is executed.
12:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:47 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:47 INFO  : Memory regions updated for context APU
12:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:47 INFO  : 'con' command is executed.
12:55:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:55:47 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:56:00 INFO  : Disconnected from the channel tcfchan#18.
12:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:01 INFO  : 'jtag frequency' command is executed.
12:56:02 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:02 INFO  : Context for 'APU' is selected.
12:56:02 INFO  : System reset is completed.
12:56:05 INFO  : 'after 3000' command is executed.
12:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:07 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:56:07 INFO  : Context for 'APU' is selected.
12:56:09 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:09 INFO  : Context for 'APU' is selected.
12:56:09 INFO  : 'ps7_init' command is executed.
12:56:09 INFO  : 'ps7_post_config' command is executed.
12:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:10 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:10 INFO  : Memory regions updated for context APU
12:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:10 INFO  : 'con' command is executed.
12:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:56:10 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:56:28 INFO  : Disconnected from the channel tcfchan#19.
12:56:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:29 INFO  : 'jtag frequency' command is executed.
12:56:29 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:29 INFO  : Context for 'APU' is selected.
12:56:29 INFO  : System reset is completed.
12:56:32 INFO  : 'after 3000' command is executed.
12:56:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:35 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:56:35 INFO  : Context for 'APU' is selected.
12:56:37 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:56:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:37 INFO  : Context for 'APU' is selected.
12:56:37 INFO  : 'ps7_init' command is executed.
12:56:37 INFO  : 'ps7_post_config' command is executed.
12:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:37 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:37 INFO  : Memory regions updated for context APU
12:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:37 INFO  : 'con' command is executed.
12:56:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:56:37 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:56:45 INFO  : Disconnected from the channel tcfchan#20.
12:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:46 INFO  : 'jtag frequency' command is executed.
12:56:46 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:46 INFO  : Context for 'APU' is selected.
12:56:46 INFO  : System reset is completed.
12:56:49 INFO  : 'after 3000' command is executed.
12:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:52 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:56:52 INFO  : Context for 'APU' is selected.
12:56:54 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:56:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:54 INFO  : Context for 'APU' is selected.
12:56:54 INFO  : 'ps7_init' command is executed.
12:56:54 INFO  : 'ps7_post_config' command is executed.
12:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:54 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:54 INFO  : Memory regions updated for context APU
12:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:54 INFO  : 'con' command is executed.
12:56:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:56:54 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:57:02 INFO  : Disconnected from the channel tcfchan#21.
12:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:57:04 INFO  : 'jtag frequency' command is executed.
12:57:04 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:57:04 INFO  : Context for 'APU' is selected.
12:57:04 INFO  : System reset is completed.
12:57:07 INFO  : 'after 3000' command is executed.
12:57:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:57:09 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:57:09 INFO  : Context for 'APU' is selected.
12:57:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:57:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:11 INFO  : Context for 'APU' is selected.
12:57:12 INFO  : 'ps7_init' command is executed.
12:57:12 INFO  : 'ps7_post_config' command is executed.
12:57:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:12 INFO  : Memory regions updated for context APU
12:57:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:12 INFO  : 'con' command is executed.
12:57:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:57:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:59:23 INFO  : Disconnected from the channel tcfchan#22.
12:59:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:24 INFO  : 'jtag frequency' command is executed.
12:59:24 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:24 INFO  : Context for 'APU' is selected.
12:59:24 INFO  : System reset is completed.
12:59:27 INFO  : 'after 3000' command is executed.
12:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:29 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:59:30 INFO  : Context for 'APU' is selected.
12:59:32 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:59:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:32 INFO  : Context for 'APU' is selected.
12:59:32 INFO  : 'ps7_init' command is executed.
12:59:32 INFO  : 'ps7_post_config' command is executed.
12:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:32 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:32 INFO  : Memory regions updated for context APU
12:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:32 INFO  : 'con' command is executed.
12:59:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:59:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
13:00:41 INFO  : Disconnected from the channel tcfchan#23.
13:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:00:42 INFO  : 'jtag frequency' command is executed.
13:00:43 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:00:43 INFO  : Context for 'APU' is selected.
13:00:43 INFO  : System reset is completed.
13:00:46 INFO  : 'after 3000' command is executed.
13:00:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:00:48 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:00:48 INFO  : Context for 'APU' is selected.
13:00:50 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:50 INFO  : Context for 'APU' is selected.
13:00:50 INFO  : 'ps7_init' command is executed.
13:00:50 INFO  : 'ps7_post_config' command is executed.
13:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:51 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:51 INFO  : Memory regions updated for context APU
13:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:51 INFO  : 'con' command is executed.
13:00:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:00:51 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
13:01:18 INFO  : Disconnected from the channel tcfchan#24.
13:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:01:19 INFO  : 'jtag frequency' command is executed.
13:01:19 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:19 INFO  : Context for 'APU' is selected.
13:01:19 INFO  : System reset is completed.
13:01:22 INFO  : 'after 3000' command is executed.
13:01:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:01:24 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:01:24 INFO  : Context for 'APU' is selected.
13:01:27 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:01:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:27 INFO  : Context for 'APU' is selected.
13:01:27 INFO  : 'ps7_init' command is executed.
13:01:27 INFO  : 'ps7_post_config' command is executed.
13:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:27 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:27 INFO  : Memory regions updated for context APU
13:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:27 INFO  : 'con' command is executed.
13:01:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:01:27 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
13:02:56 INFO  : Disconnected from the channel tcfchan#25.
13:02:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:02:58 INFO  : 'jtag frequency' command is executed.
13:02:58 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:58 INFO  : Context for 'APU' is selected.
13:02:58 INFO  : System reset is completed.
13:03:01 INFO  : 'after 3000' command is executed.
13:03:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:03:03 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:03:03 INFO  : Context for 'APU' is selected.
13:03:05 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:03:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:05 INFO  : Context for 'APU' is selected.
13:03:05 INFO  : 'ps7_init' command is executed.
13:03:05 INFO  : 'ps7_post_config' command is executed.
13:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:05 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:05 INFO  : Memory regions updated for context APU
13:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:06 INFO  : 'con' command is executed.
13:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:03:06 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
13:07:22 INFO  : Disconnected from the channel tcfchan#26.
13:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:07:23 INFO  : 'jtag frequency' command is executed.
13:07:23 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:07:23 INFO  : Context for 'APU' is selected.
13:07:23 INFO  : System reset is completed.
13:07:26 INFO  : 'after 3000' command is executed.
13:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:07:28 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:07:28 INFO  : Context for 'APU' is selected.
13:07:31 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:07:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:31 INFO  : Context for 'APU' is selected.
13:07:31 INFO  : 'ps7_init' command is executed.
13:07:31 INFO  : 'ps7_post_config' command is executed.
13:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:31 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:31 INFO  : Memory regions updated for context APU
13:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:31 INFO  : 'con' command is executed.
13:07:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:07:31 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
13:10:08 INFO  : Disconnected from the channel tcfchan#27.
13:10:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:10:09 INFO  : 'jtag frequency' command is executed.
13:10:09 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:09 INFO  : Context for 'APU' is selected.
13:10:09 INFO  : System reset is completed.
13:10:12 INFO  : 'after 3000' command is executed.
13:10:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:10:15 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:10:15 INFO  : Context for 'APU' is selected.
13:10:17 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:17 INFO  : Context for 'APU' is selected.
13:10:17 INFO  : 'ps7_init' command is executed.
13:10:17 INFO  : 'ps7_post_config' command is executed.
13:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:17 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:17 INFO  : Memory regions updated for context APU
13:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:17 INFO  : 'con' command is executed.
13:10:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:10:17 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
13:10:41 INFO  : Disconnected from the channel tcfchan#28.
13:10:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:10:43 INFO  : 'jtag frequency' command is executed.
13:10:43 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:43 INFO  : Context for 'APU' is selected.
13:10:43 INFO  : System reset is completed.
13:10:46 INFO  : 'after 3000' command is executed.
13:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:10:48 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:10:48 INFO  : Context for 'APU' is selected.
13:10:50 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:10:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:50 INFO  : Context for 'APU' is selected.
13:10:50 INFO  : 'ps7_init' command is executed.
13:10:50 INFO  : 'ps7_post_config' command is executed.
13:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:51 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:51 INFO  : Memory regions updated for context APU
13:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:51 INFO  : 'con' command is executed.
13:10:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:10:51 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
13:11:31 INFO  : Disconnected from the channel tcfchan#29.
13:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:11:32 INFO  : 'jtag frequency' command is executed.
13:11:32 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:32 INFO  : Context for 'APU' is selected.
13:11:32 INFO  : System reset is completed.
13:11:35 INFO  : 'after 3000' command is executed.
13:11:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:11:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:11:38 INFO  : Context for 'APU' is selected.
13:11:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:11:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:40 INFO  : Context for 'APU' is selected.
13:11:40 INFO  : 'ps7_init' command is executed.
13:11:40 INFO  : 'ps7_post_config' command is executed.
13:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:41 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:41 INFO  : Memory regions updated for context APU
13:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:41 INFO  : 'con' command is executed.
13:11:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:11:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
13:12:24 INFO  : Disconnected from the channel tcfchan#30.
13:12:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:12:25 INFO  : 'jtag frequency' command is executed.
13:12:25 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:25 INFO  : Context for 'APU' is selected.
13:12:25 INFO  : System reset is completed.
13:12:28 INFO  : 'after 3000' command is executed.
13:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:12:31 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:12:31 INFO  : Context for 'APU' is selected.
13:12:33 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:12:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:33 INFO  : Context for 'APU' is selected.
13:12:33 INFO  : 'ps7_init' command is executed.
13:12:33 INFO  : 'ps7_post_config' command is executed.
13:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:33 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:33 INFO  : Memory regions updated for context APU
13:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:33 INFO  : 'con' command is executed.
13:12:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:12:33 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
13:23:42 INFO  : Disconnected from the channel tcfchan#31.
13:23:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:23:43 INFO  : 'jtag frequency' command is executed.
13:23:43 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:43 INFO  : Context for 'APU' is selected.
13:23:43 INFO  : System reset is completed.
13:23:46 INFO  : 'after 3000' command is executed.
13:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:23:48 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:23:49 INFO  : Context for 'APU' is selected.
13:23:51 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:23:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:51 INFO  : Context for 'APU' is selected.
13:23:51 INFO  : 'ps7_init' command is executed.
13:23:51 INFO  : 'ps7_post_config' command is executed.
13:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:51 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:51 INFO  : Memory regions updated for context APU
13:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:51 INFO  : 'con' command is executed.
13:23:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:23:51 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
13:25:06 INFO  : Disconnected from the channel tcfchan#32.
13:25:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:25:07 INFO  : 'jtag frequency' command is executed.
13:25:07 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:08 INFO  : Context for 'APU' is selected.
13:25:08 INFO  : System reset is completed.
13:25:11 INFO  : 'after 3000' command is executed.
13:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:25:13 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:25:13 INFO  : Context for 'APU' is selected.
13:25:15 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:25:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:15 INFO  : Context for 'APU' is selected.
13:25:15 INFO  : 'ps7_init' command is executed.
13:25:15 INFO  : 'ps7_post_config' command is executed.
13:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:15 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:15 INFO  : Memory regions updated for context APU
13:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:16 INFO  : 'con' command is executed.
13:25:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:25:16 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:01:32 INFO  : Disconnected from the channel tcfchan#33.
17:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:33 INFO  : 'jtag frequency' command is executed.
17:01:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:33 INFO  : Context for 'APU' is selected.
17:01:33 INFO  : System reset is completed.
17:01:36 INFO  : 'after 3000' command is executed.
17:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:01:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:01:39 INFO  : Context for 'APU' is selected.
17:01:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:01:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:41 INFO  : Context for 'APU' is selected.
17:01:41 INFO  : 'ps7_init' command is executed.
17:01:41 INFO  : 'ps7_post_config' command is executed.
17:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:41 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:41 INFO  : Memory regions updated for context APU
17:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:41 INFO  : 'con' command is executed.
17:01:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:01:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:02:03 INFO  : Disconnected from the channel tcfchan#34.
17:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:02:04 INFO  : 'jtag frequency' command is executed.
17:02:04 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:04 INFO  : Context for 'APU' is selected.
17:02:04 INFO  : System reset is completed.
17:02:07 INFO  : 'after 3000' command is executed.
17:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:02:10 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:02:10 INFO  : Context for 'APU' is selected.
17:02:12 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:02:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:12 INFO  : Context for 'APU' is selected.
17:02:12 INFO  : 'ps7_init' command is executed.
17:02:12 INFO  : 'ps7_post_config' command is executed.
17:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:12 INFO  : Memory regions updated for context APU
17:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:12 INFO  : 'con' command is executed.
17:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:02:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:02:25 INFO  : Disconnected from the channel tcfchan#35.
17:02:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:02:27 INFO  : 'jtag frequency' command is executed.
17:02:27 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:27 INFO  : Context for 'APU' is selected.
17:02:27 INFO  : System reset is completed.
17:02:30 INFO  : 'after 3000' command is executed.
17:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:02:32 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:02:32 INFO  : Context for 'APU' is selected.
17:02:34 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:02:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:34 INFO  : Context for 'APU' is selected.
17:02:34 INFO  : 'ps7_init' command is executed.
17:02:34 INFO  : 'ps7_post_config' command is executed.
17:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:35 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:35 INFO  : Memory regions updated for context APU
17:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:35 INFO  : 'con' command is executed.
17:02:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:02:35 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:03:04 INFO  : Disconnected from the channel tcfchan#36.
17:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:03:05 INFO  : 'jtag frequency' command is executed.
17:03:05 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:05 INFO  : Context for 'APU' is selected.
17:03:05 INFO  : System reset is completed.
17:03:08 INFO  : 'after 3000' command is executed.
17:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:03:11 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:03:11 INFO  : Context for 'APU' is selected.
17:03:13 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:03:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:13 INFO  : Context for 'APU' is selected.
17:03:13 INFO  : 'ps7_init' command is executed.
17:03:13 INFO  : 'ps7_post_config' command is executed.
17:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:13 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:13 INFO  : Memory regions updated for context APU
17:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:14 INFO  : 'con' command is executed.
17:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:03:14 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:04:09 INFO  : Disconnected from the channel tcfchan#37.
17:04:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:04:10 INFO  : 'jtag frequency' command is executed.
17:04:11 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:11 INFO  : Context for 'APU' is selected.
17:04:11 INFO  : System reset is completed.
17:04:14 INFO  : 'after 3000' command is executed.
17:04:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:04:16 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:04:16 INFO  : Context for 'APU' is selected.
17:04:18 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:04:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:18 INFO  : Context for 'APU' is selected.
17:04:18 INFO  : 'ps7_init' command is executed.
17:04:18 INFO  : 'ps7_post_config' command is executed.
17:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:19 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:19 INFO  : Memory regions updated for context APU
17:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:19 INFO  : 'con' command is executed.
17:04:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:04:19 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:05:08 INFO  : Disconnected from the channel tcfchan#38.
17:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:10 INFO  : 'jtag frequency' command is executed.
17:05:10 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:10 INFO  : Context for 'APU' is selected.
17:05:10 INFO  : System reset is completed.
17:05:13 INFO  : 'after 3000' command is executed.
17:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:05:15 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:05:15 INFO  : Context for 'APU' is selected.
17:05:17 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:05:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:17 INFO  : Context for 'APU' is selected.
17:05:17 INFO  : 'ps7_init' command is executed.
17:05:17 INFO  : 'ps7_post_config' command is executed.
17:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:18 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:18 INFO  : Memory regions updated for context APU
17:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:18 INFO  : 'con' command is executed.
17:05:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:05:18 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:05:37 INFO  : Disconnected from the channel tcfchan#39.
17:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:38 INFO  : 'jtag frequency' command is executed.
17:05:38 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:38 INFO  : Context for 'APU' is selected.
17:05:39 INFO  : System reset is completed.
17:05:42 INFO  : 'after 3000' command is executed.
17:05:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:05:44 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:05:44 INFO  : Context for 'APU' is selected.
17:05:46 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:05:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:46 INFO  : Context for 'APU' is selected.
17:05:46 INFO  : 'ps7_init' command is executed.
17:05:46 INFO  : 'ps7_post_config' command is executed.
17:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:47 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:47 INFO  : Memory regions updated for context APU
17:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:47 INFO  : 'con' command is executed.
17:05:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:05:47 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:07:21 INFO  : Disconnected from the channel tcfchan#40.
17:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:22 INFO  : 'jtag frequency' command is executed.
17:07:22 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:22 INFO  : Context for 'APU' is selected.
17:07:22 INFO  : System reset is completed.
17:07:25 INFO  : 'after 3000' command is executed.
17:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:28 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:07:28 INFO  : Context for 'APU' is selected.
17:07:30 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:07:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:30 INFO  : Context for 'APU' is selected.
17:07:30 INFO  : 'ps7_init' command is executed.
17:07:30 INFO  : 'ps7_post_config' command is executed.
17:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:30 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:30 INFO  : Memory regions updated for context APU
17:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:30 INFO  : 'con' command is executed.
17:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:30 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:07:41 INFO  : Disconnected from the channel tcfchan#41.
17:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:42 INFO  : 'jtag frequency' command is executed.
17:07:42 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:42 INFO  : Context for 'APU' is selected.
17:07:42 INFO  : System reset is completed.
17:07:45 INFO  : 'after 3000' command is executed.
17:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:48 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:07:48 INFO  : Context for 'APU' is selected.
17:07:49 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:07:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:49 INFO  : Context for 'APU' is selected.
17:07:50 INFO  : 'ps7_init' command is executed.
17:07:50 INFO  : 'ps7_post_config' command is executed.
17:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:50 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:50 INFO  : Memory regions updated for context APU
17:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:50 INFO  : 'con' command is executed.
17:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:50 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:08:51 INFO  : Disconnected from the channel tcfchan#42.
17:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:52 INFO  : 'jtag frequency' command is executed.
17:08:53 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:53 INFO  : Context for 'APU' is selected.
17:08:53 INFO  : System reset is completed.
17:08:56 INFO  : 'after 3000' command is executed.
17:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:08:58 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:08:58 INFO  : Context for 'APU' is selected.
17:09:00 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:09:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:00 INFO  : Context for 'APU' is selected.
17:09:00 INFO  : 'ps7_init' command is executed.
17:09:00 INFO  : 'ps7_post_config' command is executed.
17:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:01 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:01 INFO  : Memory regions updated for context APU
17:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:01 INFO  : 'con' command is executed.
17:09:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:01 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:10:17 INFO  : Disconnected from the channel tcfchan#43.
17:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:18 INFO  : 'jtag frequency' command is executed.
17:10:19 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:19 INFO  : Context for 'APU' is selected.
17:10:19 INFO  : System reset is completed.
17:10:22 INFO  : 'after 3000' command is executed.
17:10:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:10:24 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:10:24 INFO  : Context for 'APU' is selected.
17:10:26 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:10:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:26 INFO  : Context for 'APU' is selected.
17:10:27 INFO  : 'ps7_init' command is executed.
17:10:27 INFO  : 'ps7_post_config' command is executed.
17:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:27 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:27 INFO  : Memory regions updated for context APU
17:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:27 INFO  : 'con' command is executed.
17:10:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:10:27 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:11:14 INFO  : Disconnected from the channel tcfchan#44.
17:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:15 INFO  : 'jtag frequency' command is executed.
17:11:15 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:15 INFO  : Context for 'APU' is selected.
17:11:15 INFO  : System reset is completed.
17:11:18 INFO  : 'after 3000' command is executed.
17:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:11:21 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:11:21 INFO  : Context for 'APU' is selected.
17:11:23 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:11:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:23 INFO  : Context for 'APU' is selected.
17:11:23 INFO  : 'ps7_init' command is executed.
17:11:23 INFO  : 'ps7_post_config' command is executed.
17:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:23 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:23 INFO  : Memory regions updated for context APU
17:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:24 INFO  : 'con' command is executed.
17:11:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:11:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:11:46 INFO  : Disconnected from the channel tcfchan#45.
17:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:48 INFO  : 'jtag frequency' command is executed.
17:11:48 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:48 INFO  : Context for 'APU' is selected.
17:11:48 INFO  : System reset is completed.
17:11:51 INFO  : 'after 3000' command is executed.
17:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:11:53 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:11:53 INFO  : Context for 'APU' is selected.
17:11:56 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:11:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:56 INFO  : Context for 'APU' is selected.
17:11:56 INFO  : 'ps7_init' command is executed.
17:11:56 INFO  : 'ps7_post_config' command is executed.
17:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:56 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:56 INFO  : Memory regions updated for context APU
17:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:56 INFO  : 'con' command is executed.
17:11:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:11:56 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:13:32 INFO  : Disconnected from the channel tcfchan#46.
17:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:33 INFO  : 'jtag frequency' command is executed.
17:13:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:33 INFO  : Context for 'APU' is selected.
17:13:34 INFO  : System reset is completed.
17:13:37 INFO  : 'after 3000' command is executed.
17:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:13:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:13:39 INFO  : Context for 'APU' is selected.
17:13:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:41 INFO  : Context for 'APU' is selected.
17:13:42 INFO  : 'ps7_init' command is executed.
17:13:42 INFO  : 'ps7_post_config' command is executed.
17:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:42 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:42 INFO  : Memory regions updated for context APU
17:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:42 INFO  : 'con' command is executed.
17:13:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:13:42 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:14:09 INFO  : Disconnected from the channel tcfchan#47.
17:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:11 INFO  : 'jtag frequency' command is executed.
17:14:11 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:11 INFO  : Context for 'APU' is selected.
17:14:11 INFO  : System reset is completed.
17:14:14 INFO  : 'after 3000' command is executed.
17:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:14:16 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:14:16 INFO  : Context for 'APU' is selected.
17:14:18 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:14:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:18 INFO  : Context for 'APU' is selected.
17:14:19 INFO  : 'ps7_init' command is executed.
17:14:19 INFO  : 'ps7_post_config' command is executed.
17:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:19 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:19 INFO  : Memory regions updated for context APU
17:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:19 INFO  : 'con' command is executed.
17:14:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:14:19 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:14:37 INFO  : Disconnected from the channel tcfchan#48.
17:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:38 INFO  : 'jtag frequency' command is executed.
17:14:38 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:39 INFO  : Context for 'APU' is selected.
17:14:39 INFO  : System reset is completed.
17:14:42 INFO  : 'after 3000' command is executed.
17:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:14:44 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:14:44 INFO  : Context for 'APU' is selected.
17:14:46 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:14:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:46 INFO  : Context for 'APU' is selected.
17:14:46 INFO  : 'ps7_init' command is executed.
17:14:46 INFO  : 'ps7_post_config' command is executed.
17:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:47 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:47 INFO  : Memory regions updated for context APU
17:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:47 INFO  : 'con' command is executed.
17:14:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:14:47 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:20:01 INFO  : Disconnected from the channel tcfchan#49.
17:20:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:20:03 INFO  : 'jtag frequency' command is executed.
17:20:03 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:03 INFO  : Context for 'APU' is selected.
17:20:03 INFO  : System reset is completed.
17:20:06 INFO  : 'after 3000' command is executed.
17:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:20:08 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:20:08 INFO  : Context for 'APU' is selected.
17:20:10 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:20:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:10 INFO  : Context for 'APU' is selected.
17:20:11 INFO  : 'ps7_init' command is executed.
17:20:11 INFO  : 'ps7_post_config' command is executed.
17:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:11 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:11 INFO  : Memory regions updated for context APU
17:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:11 INFO  : 'con' command is executed.
17:20:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:20:11 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:20:56 INFO  : Disconnected from the channel tcfchan#50.
17:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:20:57 INFO  : 'jtag frequency' command is executed.
17:20:57 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:57 INFO  : Context for 'APU' is selected.
17:20:57 INFO  : System reset is completed.
17:21:00 INFO  : 'after 3000' command is executed.
17:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:21:03 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:21:03 INFO  : Context for 'APU' is selected.
17:21:05 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:05 INFO  : Context for 'APU' is selected.
17:21:05 INFO  : 'ps7_init' command is executed.
17:21:05 INFO  : 'ps7_post_config' command is executed.
17:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:06 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:06 INFO  : Memory regions updated for context APU
17:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:06 INFO  : 'con' command is executed.
17:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:21:06 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:21:53 INFO  : Disconnected from the channel tcfchan#51.
17:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:54 INFO  : 'jtag frequency' command is executed.
17:21:54 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:54 INFO  : Context for 'APU' is selected.
17:21:54 INFO  : System reset is completed.
17:21:57 INFO  : 'after 3000' command is executed.
17:21:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:21:59 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:22:00 INFO  : Context for 'APU' is selected.
17:22:01 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:01 INFO  : Context for 'APU' is selected.
17:22:02 INFO  : 'ps7_init' command is executed.
17:22:02 INFO  : 'ps7_post_config' command is executed.
17:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:02 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:02 INFO  : Memory regions updated for context APU
17:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:02 INFO  : 'con' command is executed.
17:22:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:22:02 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:22:56 INFO  : Disconnected from the channel tcfchan#52.
17:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:57 INFO  : 'jtag frequency' command is executed.
17:22:57 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:57 INFO  : Context for 'APU' is selected.
17:22:57 INFO  : System reset is completed.
17:23:00 INFO  : 'after 3000' command is executed.
17:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:23:03 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:23:03 INFO  : Context for 'APU' is selected.
17:23:05 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:23:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:05 INFO  : Context for 'APU' is selected.
17:23:05 INFO  : 'ps7_init' command is executed.
17:23:05 INFO  : 'ps7_post_config' command is executed.
17:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:05 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:05 INFO  : Memory regions updated for context APU
17:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:05 INFO  : 'con' command is executed.
17:23:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:23:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:23:52 INFO  : Disconnected from the channel tcfchan#53.
17:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:23:53 INFO  : 'jtag frequency' command is executed.
17:23:53 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:53 INFO  : Context for 'APU' is selected.
17:23:53 INFO  : System reset is completed.
17:23:56 INFO  : 'after 3000' command is executed.
17:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:23:58 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:23:58 INFO  : Context for 'APU' is selected.
17:24:00 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:24:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:00 INFO  : Context for 'APU' is selected.
17:24:01 INFO  : 'ps7_init' command is executed.
17:24:01 INFO  : 'ps7_post_config' command is executed.
17:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:01 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:01 INFO  : Memory regions updated for context APU
17:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:01 INFO  : 'con' command is executed.
17:24:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:01 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:24:29 INFO  : Disconnected from the channel tcfchan#54.
17:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:30 INFO  : 'jtag frequency' command is executed.
17:24:30 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:30 INFO  : Context for 'APU' is selected.
17:24:30 INFO  : System reset is completed.
17:24:33 INFO  : 'after 3000' command is executed.
17:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:36 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:24:36 INFO  : Context for 'APU' is selected.
17:24:38 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:24:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:38 INFO  : Context for 'APU' is selected.
17:24:38 INFO  : 'ps7_init' command is executed.
17:24:38 INFO  : 'ps7_post_config' command is executed.
17:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:39 INFO  : Memory regions updated for context APU
17:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:39 INFO  : 'con' command is executed.
17:24:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:34:16 INFO  : Disconnected from the channel tcfchan#55.
17:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:17 INFO  : 'jtag frequency' command is executed.
17:34:17 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:17 INFO  : Context for 'APU' is selected.
17:34:18 INFO  : System reset is completed.
17:34:21 INFO  : 'after 3000' command is executed.
17:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:34:23 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:34:23 INFO  : Context for 'APU' is selected.
17:34:25 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:25 INFO  : Context for 'APU' is selected.
17:34:25 INFO  : 'ps7_init' command is executed.
17:34:25 INFO  : 'ps7_post_config' command is executed.
17:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:26 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:26 INFO  : Memory regions updated for context APU
17:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:26 INFO  : 'con' command is executed.
17:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:34:26 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:35:21 INFO  : Disconnected from the channel tcfchan#56.
17:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:35:23 INFO  : 'jtag frequency' command is executed.
17:35:23 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:23 INFO  : Context for 'APU' is selected.
17:35:23 INFO  : System reset is completed.
17:35:26 INFO  : 'after 3000' command is executed.
17:35:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:35:28 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:35:28 INFO  : Context for 'APU' is selected.
17:35:30 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:35:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:30 INFO  : Context for 'APU' is selected.
17:35:30 INFO  : 'ps7_init' command is executed.
17:35:30 INFO  : 'ps7_post_config' command is executed.
17:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:31 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:31 INFO  : Memory regions updated for context APU
17:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:31 INFO  : 'con' command is executed.
17:35:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:35:31 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:35:59 INFO  : Disconnected from the channel tcfchan#57.
17:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:36:00 INFO  : 'jtag frequency' command is executed.
17:36:00 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:00 INFO  : Context for 'APU' is selected.
17:36:00 INFO  : System reset is completed.
17:36:03 INFO  : 'after 3000' command is executed.
17:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:36:05 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:36:06 INFO  : Context for 'APU' is selected.
17:36:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:36:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:07 INFO  : Context for 'APU' is selected.
17:36:08 INFO  : 'ps7_init' command is executed.
17:36:08 INFO  : 'ps7_post_config' command is executed.
17:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:08 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:08 INFO  : Memory regions updated for context APU
17:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:08 INFO  : 'con' command is executed.
17:36:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:36:08 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:58:25 INFO  : Disconnected from the channel tcfchan#58.
17:58:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:58:26 INFO  : 'jtag frequency' command is executed.
17:58:26 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:26 INFO  : Context for 'APU' is selected.
17:58:26 INFO  : System reset is completed.
17:58:29 INFO  : 'after 3000' command is executed.
17:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:58:31 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:58:31 INFO  : Context for 'APU' is selected.
17:58:33 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:58:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:33 INFO  : Context for 'APU' is selected.
17:58:34 INFO  : 'ps7_init' command is executed.
17:58:34 INFO  : 'ps7_post_config' command is executed.
17:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:34 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:34 INFO  : Memory regions updated for context APU
17:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:34 INFO  : 'con' command is executed.
17:58:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:58:34 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:59:19 INFO  : Disconnected from the channel tcfchan#59.
17:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:59:21 INFO  : 'jtag frequency' command is executed.
17:59:21 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:21 INFO  : Context for 'APU' is selected.
17:59:21 INFO  : System reset is completed.
17:59:24 INFO  : 'after 3000' command is executed.
17:59:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:59:26 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:59:26 INFO  : Context for 'APU' is selected.
17:59:28 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:59:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:28 INFO  : Context for 'APU' is selected.
17:59:28 INFO  : 'ps7_init' command is executed.
17:59:28 INFO  : 'ps7_post_config' command is executed.
17:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:29 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:29 INFO  : Memory regions updated for context APU
17:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:29 INFO  : 'con' command is executed.
17:59:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:59:29 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
17:59:48 INFO  : Disconnected from the channel tcfchan#60.
17:59:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:59:49 INFO  : 'jtag frequency' command is executed.
17:59:49 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:49 INFO  : Context for 'APU' is selected.
17:59:49 INFO  : System reset is completed.
17:59:52 INFO  : 'after 3000' command is executed.
17:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:59:55 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:59:55 INFO  : Context for 'APU' is selected.
17:59:57 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:59:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:57 INFO  : Context for 'APU' is selected.
17:59:57 INFO  : 'ps7_init' command is executed.
17:59:57 INFO  : 'ps7_post_config' command is executed.
17:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:57 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:57 INFO  : Memory regions updated for context APU
17:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:57 INFO  : 'con' command is executed.
17:59:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:59:57 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:00:57 INFO  : Disconnected from the channel tcfchan#61.
18:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:00:59 INFO  : 'jtag frequency' command is executed.
18:00:59 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:00:59 INFO  : Context for 'APU' is selected.
18:00:59 INFO  : System reset is completed.
18:01:02 INFO  : 'after 3000' command is executed.
18:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:01:04 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:01:04 INFO  : Context for 'APU' is selected.
18:01:06 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:01:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:06 INFO  : Context for 'APU' is selected.
18:01:06 INFO  : 'ps7_init' command is executed.
18:01:06 INFO  : 'ps7_post_config' command is executed.
18:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:07 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:07 INFO  : Memory regions updated for context APU
18:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:07 INFO  : 'con' command is executed.
18:01:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:01:07 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:02:40 INFO  : Disconnected from the channel tcfchan#62.
18:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:02:41 INFO  : 'jtag frequency' command is executed.
18:02:41 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:41 INFO  : Context for 'APU' is selected.
18:02:41 INFO  : System reset is completed.
18:02:44 INFO  : 'after 3000' command is executed.
18:02:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:02:46 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:02:46 INFO  : Context for 'APU' is selected.
18:02:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:02:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:48 INFO  : Context for 'APU' is selected.
18:02:49 INFO  : 'ps7_init' command is executed.
18:02:49 INFO  : 'ps7_post_config' command is executed.
18:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:49 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:49 INFO  : Memory regions updated for context APU
18:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:49 INFO  : 'con' command is executed.
18:02:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:02:49 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:04:25 INFO  : Disconnected from the channel tcfchan#63.
18:04:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:04:27 INFO  : 'jtag frequency' command is executed.
18:04:27 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:27 INFO  : Context for 'APU' is selected.
18:04:27 INFO  : System reset is completed.
18:04:30 INFO  : 'after 3000' command is executed.
18:04:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:04:32 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:04:32 INFO  : Context for 'APU' is selected.
18:04:34 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:04:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:34 INFO  : Context for 'APU' is selected.
18:04:34 INFO  : 'ps7_init' command is executed.
18:04:34 INFO  : 'ps7_post_config' command is executed.
18:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:35 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:35 INFO  : Memory regions updated for context APU
18:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:35 INFO  : 'con' command is executed.
18:04:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:04:35 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:05:44 INFO  : Disconnected from the channel tcfchan#64.
18:05:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:45 INFO  : 'jtag frequency' command is executed.
18:05:45 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:45 INFO  : Context for 'APU' is selected.
18:05:45 INFO  : System reset is completed.
18:05:48 INFO  : 'after 3000' command is executed.
18:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:05:51 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:05:51 INFO  : Context for 'APU' is selected.
18:05:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:05:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:53 INFO  : Context for 'APU' is selected.
18:05:53 INFO  : 'ps7_init' command is executed.
18:05:53 INFO  : 'ps7_post_config' command is executed.
18:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:54 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:54 INFO  : Memory regions updated for context APU
18:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:54 INFO  : 'con' command is executed.
18:05:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:05:54 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:06:06 INFO  : Disconnected from the channel tcfchan#65.
18:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:06:07 INFO  : 'jtag frequency' command is executed.
18:06:07 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:07 INFO  : Context for 'APU' is selected.
18:06:07 INFO  : System reset is completed.
18:06:10 INFO  : 'after 3000' command is executed.
18:06:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:06:13 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:06:13 INFO  : Context for 'APU' is selected.
18:06:15 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:06:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:15 INFO  : Context for 'APU' is selected.
18:06:15 INFO  : 'ps7_init' command is executed.
18:06:15 INFO  : 'ps7_post_config' command is executed.
18:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:15 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:15 INFO  : Memory regions updated for context APU
18:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:15 INFO  : 'con' command is executed.
18:06:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:06:15 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:13:20 INFO  : Disconnected from the channel tcfchan#66.
18:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:13:21 INFO  : 'jtag frequency' command is executed.
18:13:21 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:21 INFO  : Context for 'APU' is selected.
18:13:22 INFO  : System reset is completed.
18:13:25 INFO  : 'after 3000' command is executed.
18:13:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:13:27 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:13:27 INFO  : Context for 'APU' is selected.
18:13:29 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:13:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:29 INFO  : Context for 'APU' is selected.
18:13:29 INFO  : 'ps7_init' command is executed.
18:13:29 INFO  : 'ps7_post_config' command is executed.
18:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:29 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:29 INFO  : Memory regions updated for context APU
18:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:29 INFO  : 'con' command is executed.
18:13:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:13:29 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:14:34 INFO  : Disconnected from the channel tcfchan#67.
18:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:14:35 INFO  : 'jtag frequency' command is executed.
18:14:35 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:14:35 INFO  : Context for 'APU' is selected.
18:14:35 INFO  : System reset is completed.
18:14:38 INFO  : 'after 3000' command is executed.
18:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:14:40 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:14:41 INFO  : Context for 'APU' is selected.
18:14:42 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:14:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:42 INFO  : Context for 'APU' is selected.
18:14:43 INFO  : 'ps7_init' command is executed.
18:14:43 INFO  : 'ps7_post_config' command is executed.
18:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:43 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:43 INFO  : Memory regions updated for context APU
18:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:43 INFO  : 'con' command is executed.
18:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:14:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:16:44 INFO  : Disconnected from the channel tcfchan#68.
18:16:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:16:45 INFO  : 'jtag frequency' command is executed.
18:16:45 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:16:45 INFO  : Context for 'APU' is selected.
18:16:46 INFO  : System reset is completed.
18:16:49 INFO  : 'after 3000' command is executed.
18:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:16:51 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:16:51 INFO  : Context for 'APU' is selected.
18:16:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:16:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:53 INFO  : Context for 'APU' is selected.
18:16:53 INFO  : 'ps7_init' command is executed.
18:16:53 INFO  : 'ps7_post_config' command is executed.
18:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:54 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:54 INFO  : Memory regions updated for context APU
18:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:54 INFO  : 'con' command is executed.
18:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:16:54 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:21:45 INFO  : Disconnected from the channel tcfchan#69.
18:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:21:46 INFO  : 'jtag frequency' command is executed.
18:21:46 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:46 INFO  : Context for 'APU' is selected.
18:21:46 INFO  : System reset is completed.
18:21:49 INFO  : 'after 3000' command is executed.
18:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:21:51 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:21:52 INFO  : Context for 'APU' is selected.
18:21:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:54 INFO  : Context for 'APU' is selected.
18:21:54 INFO  : 'ps7_init' command is executed.
18:21:54 INFO  : 'ps7_post_config' command is executed.
18:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:54 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:54 INFO  : Memory regions updated for context APU
18:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:54 INFO  : 'con' command is executed.
18:21:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:21:54 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:22:44 INFO  : Disconnected from the channel tcfchan#70.
18:22:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:22:45 INFO  : 'jtag frequency' command is executed.
18:22:45 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:45 INFO  : Context for 'APU' is selected.
18:22:45 INFO  : System reset is completed.
18:22:49 INFO  : 'after 3000' command is executed.
18:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:22:51 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:22:51 INFO  : Context for 'APU' is selected.
18:22:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:22:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:53 INFO  : Context for 'APU' is selected.
18:22:53 INFO  : 'ps7_init' command is executed.
18:22:53 INFO  : 'ps7_post_config' command is executed.
18:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:53 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:53 INFO  : Memory regions updated for context APU
18:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:53 INFO  : 'con' command is executed.
18:22:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:22:53 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:24:02 INFO  : Disconnected from the channel tcfchan#71.
18:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:24:03 INFO  : 'jtag frequency' command is executed.
18:24:03 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:03 INFO  : Context for 'APU' is selected.
18:24:03 INFO  : System reset is completed.
18:24:06 INFO  : 'after 3000' command is executed.
18:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:24:08 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:24:08 INFO  : Context for 'APU' is selected.
18:24:10 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:24:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:10 INFO  : Context for 'APU' is selected.
18:24:10 INFO  : 'ps7_init' command is executed.
18:24:10 INFO  : 'ps7_post_config' command is executed.
18:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:11 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:11 INFO  : Memory regions updated for context APU
18:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:11 INFO  : 'con' command is executed.
18:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:24:11 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:24:43 INFO  : Disconnected from the channel tcfchan#72.
18:24:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:24:44 INFO  : 'jtag frequency' command is executed.
18:24:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:44 INFO  : Context for 'APU' is selected.
18:24:44 INFO  : System reset is completed.
18:24:47 INFO  : 'after 3000' command is executed.
18:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:24:50 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:24:50 INFO  : Context for 'APU' is selected.
18:24:51 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:24:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:51 INFO  : Context for 'APU' is selected.
18:24:52 INFO  : 'ps7_init' command is executed.
18:24:52 INFO  : 'ps7_post_config' command is executed.
18:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:52 INFO  : Memory regions updated for context APU
18:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:52 INFO  : 'con' command is executed.
18:24:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:24:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:27:33 INFO  : Disconnected from the channel tcfchan#73.
18:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:27:34 INFO  : 'jtag frequency' command is executed.
18:27:34 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:34 INFO  : Context for 'APU' is selected.
18:27:35 INFO  : System reset is completed.
18:27:38 INFO  : 'after 3000' command is executed.
18:27:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:27:40 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:27:40 INFO  : Context for 'APU' is selected.
18:27:42 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:42 INFO  : Context for 'APU' is selected.
18:27:42 INFO  : 'ps7_init' command is executed.
18:27:42 INFO  : 'ps7_post_config' command is executed.
18:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:42 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:42 INFO  : Memory regions updated for context APU
18:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:42 INFO  : 'con' command is executed.
18:27:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:27:42 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:29:07 INFO  : Disconnected from the channel tcfchan#74.
18:29:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:29:08 INFO  : 'jtag frequency' command is executed.
18:29:08 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:08 INFO  : Context for 'APU' is selected.
18:29:08 INFO  : System reset is completed.
18:29:11 INFO  : 'after 3000' command is executed.
18:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:29:14 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:29:14 INFO  : Context for 'APU' is selected.
18:29:16 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:29:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:16 INFO  : Context for 'APU' is selected.
18:29:16 INFO  : 'ps7_init' command is executed.
18:29:16 INFO  : 'ps7_post_config' command is executed.
18:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:16 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:16 INFO  : Memory regions updated for context APU
18:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:16 INFO  : 'con' command is executed.
18:29:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:29:16 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:30:43 INFO  : Disconnected from the channel tcfchan#75.
18:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:30:44 INFO  : 'jtag frequency' command is executed.
18:30:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:44 INFO  : Context for 'APU' is selected.
18:30:44 INFO  : System reset is completed.
18:30:47 INFO  : 'after 3000' command is executed.
18:30:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:30:50 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:30:50 INFO  : Context for 'APU' is selected.
18:30:52 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:52 INFO  : Context for 'APU' is selected.
18:30:52 INFO  : 'ps7_init' command is executed.
18:30:52 INFO  : 'ps7_post_config' command is executed.
18:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:52 INFO  : Memory regions updated for context APU
18:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:52 INFO  : 'con' command is executed.
18:30:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:30:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:31:23 INFO  : Disconnected from the channel tcfchan#76.
18:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:31:24 INFO  : 'jtag frequency' command is executed.
18:31:24 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:31:24 INFO  : Context for 'APU' is selected.
18:31:24 INFO  : System reset is completed.
18:31:27 INFO  : 'after 3000' command is executed.
18:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:31:30 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:31:30 INFO  : Context for 'APU' is selected.
18:31:31 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:31:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:31 INFO  : Context for 'APU' is selected.
18:31:32 INFO  : 'ps7_init' command is executed.
18:31:32 INFO  : 'ps7_post_config' command is executed.
18:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:32 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:32 INFO  : Memory regions updated for context APU
18:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:32 INFO  : 'con' command is executed.
18:31:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:31:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
18:33:05 INFO  : Disconnected from the channel tcfchan#77.
18:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:33:06 INFO  : 'jtag frequency' command is executed.
18:33:06 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:33:06 INFO  : Context for 'APU' is selected.
18:33:06 INFO  : System reset is completed.
18:33:09 INFO  : 'after 3000' command is executed.
18:33:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:33:11 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:33:12 INFO  : Context for 'APU' is selected.
18:33:13 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:33:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:13 INFO  : Context for 'APU' is selected.
18:33:13 INFO  : 'ps7_init' command is executed.
18:33:13 INFO  : 'ps7_post_config' command is executed.
18:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:14 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:14 INFO  : Memory regions updated for context APU
18:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:14 INFO  : 'con' command is executed.
18:33:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:33:14 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:03:00 INFO  : Registering command handlers for SDK TCF services
22:03:01 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/temp_xsdb_launch_script.tcl
22:03:04 INFO  : XSCT server has started successfully.
22:03:05 INFO  : Successfully done setting XSCT server connection channel  
22:03:05 INFO  : Successfully done setting SDK workspace  
22:03:05 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf.
22:03:05 INFO  : Checking for hwspec changes in the project lidar_arm_control_wrapper_hw_platform_0.
22:04:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:04:27 INFO  : 'jtag frequency' command is executed.
22:04:27 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:27 INFO  : Context for 'APU' is selected.
22:04:27 INFO  : System reset is completed.
22:04:30 INFO  : 'after 3000' command is executed.
22:04:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:04:33 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:04:33 INFO  : Context for 'APU' is selected.
22:04:33 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:04:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:33 INFO  : Context for 'APU' is selected.
22:04:33 INFO  : 'ps7_init' command is executed.
22:04:33 INFO  : 'ps7_post_config' command is executed.
22:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:34 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:34 INFO  : Memory regions updated for context APU
22:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:34 INFO  : 'con' command is executed.
22:04:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:04:34 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:14:57 INFO  : Disconnected from the channel tcfchan#1.
22:14:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:15:13 INFO  : 'jtag frequency' command is executed.
22:15:13 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:14 INFO  : Context for 'APU' is selected.
22:15:14 INFO  : System reset is completed.
22:15:17 INFO  : 'after 3000' command is executed.
22:15:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:19 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:15:19 INFO  : Context for 'APU' is selected.
22:15:21 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:21 INFO  : Context for 'APU' is selected.
22:15:21 INFO  : 'ps7_init' command is executed.
22:15:21 INFO  : 'ps7_post_config' command is executed.
22:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:21 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:21 INFO  : Memory regions updated for context APU
22:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:21 INFO  : 'con' command is executed.
22:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:15:21 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:16:47 INFO  : Disconnected from the channel tcfchan#2.
22:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:16:48 INFO  : 'jtag frequency' command is executed.
22:16:48 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:48 INFO  : Context for 'APU' is selected.
22:16:48 INFO  : System reset is completed.
22:16:51 INFO  : 'after 3000' command is executed.
22:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:16:53 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:16:54 INFO  : Context for 'APU' is selected.
22:16:55 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:16:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:55 INFO  : Context for 'APU' is selected.
22:16:55 INFO  : 'ps7_init' command is executed.
22:16:55 INFO  : 'ps7_post_config' command is executed.
22:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:56 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:56 INFO  : Memory regions updated for context APU
22:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:56 INFO  : 'con' command is executed.
22:16:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:16:56 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:18:39 INFO  : Disconnected from the channel tcfchan#3.
22:18:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:18:40 INFO  : 'jtag frequency' command is executed.
22:18:40 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:40 INFO  : Context for 'APU' is selected.
22:18:40 INFO  : System reset is completed.
22:18:43 INFO  : 'after 3000' command is executed.
22:18:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:46 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:18:46 INFO  : Context for 'APU' is selected.
22:18:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:18:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:47 INFO  : Context for 'APU' is selected.
22:18:48 INFO  : 'ps7_init' command is executed.
22:18:48 INFO  : 'ps7_post_config' command is executed.
22:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:48 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:48 INFO  : Memory regions updated for context APU
22:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:48 INFO  : 'con' command is executed.
22:18:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:18:48 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:22:28 INFO  : Disconnected from the channel tcfchan#4.
22:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:22:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:22:44 INFO  : 'jtag frequency' command is executed.
22:22:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:45 INFO  : Context for 'APU' is selected.
22:22:45 INFO  : System reset is completed.
22:22:48 INFO  : 'after 3000' command is executed.
22:22:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:22:50 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:22:50 INFO  : Context for 'APU' is selected.
22:22:52 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:52 INFO  : Context for 'APU' is selected.
22:22:52 INFO  : 'ps7_init' command is executed.
22:22:52 INFO  : 'ps7_post_config' command is executed.
22:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:52 INFO  : Memory regions updated for context APU
22:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:52 INFO  : 'con' command is executed.
22:22:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:22:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:23:10 INFO  : Disconnected from the channel tcfchan#5.
22:23:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:23:11 INFO  : 'jtag frequency' command is executed.
22:23:11 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:11 INFO  : Context for 'APU' is selected.
22:23:11 INFO  : System reset is completed.
22:23:14 INFO  : 'after 3000' command is executed.
22:23:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:23:17 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:23:17 INFO  : Context for 'APU' is selected.
22:23:18 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:23:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:18 INFO  : Context for 'APU' is selected.
22:23:19 INFO  : 'ps7_init' command is executed.
22:23:19 INFO  : 'ps7_post_config' command is executed.
22:23:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:19 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:19 INFO  : Memory regions updated for context APU
22:23:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:19 INFO  : 'con' command is executed.
22:23:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:23:19 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:24:54 INFO  : Disconnected from the channel tcfchan#6.
22:24:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:55 INFO  : 'jtag frequency' command is executed.
22:24:55 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:55 INFO  : Context for 'APU' is selected.
22:24:55 INFO  : System reset is completed.
22:24:58 INFO  : 'after 3000' command is executed.
22:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:25:00 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:25:00 INFO  : Context for 'APU' is selected.
22:25:02 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:25:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:02 INFO  : Context for 'APU' is selected.
22:25:02 INFO  : 'ps7_init' command is executed.
22:25:02 INFO  : 'ps7_post_config' command is executed.
22:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:03 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:03 INFO  : Memory regions updated for context APU
22:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:03 INFO  : 'con' command is executed.
22:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:25:03 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:29:58 INFO  : Disconnected from the channel tcfchan#7.
22:29:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:30:00 INFO  : 'jtag frequency' command is executed.
22:30:00 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:01 INFO  : Context for 'APU' is selected.
22:30:01 INFO  : System reset is completed.
22:30:04 INFO  : 'after 3000' command is executed.
22:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:30:06 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:30:06 INFO  : Context for 'APU' is selected.
22:30:08 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:30:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:08 INFO  : Context for 'APU' is selected.
22:30:08 INFO  : 'ps7_init' command is executed.
22:30:08 INFO  : 'ps7_post_config' command is executed.
22:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:08 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:08 INFO  : Memory regions updated for context APU
22:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:08 INFO  : 'con' command is executed.
22:30:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:30:08 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:30:52 INFO  : Disconnected from the channel tcfchan#8.
22:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:30:56 INFO  : 'jtag frequency' command is executed.
22:30:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:59 INFO  : Context for 'APU' is selected.
22:30:59 INFO  : System reset is completed.
22:31:02 INFO  : 'after 3000' command is executed.
22:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:31:05 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:31:05 INFO  : Context for 'APU' is selected.
22:31:06 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:31:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:06 INFO  : Context for 'APU' is selected.
22:31:06 INFO  : 'ps7_init' command is executed.
22:31:06 INFO  : 'ps7_post_config' command is executed.
22:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:07 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:07 INFO  : Memory regions updated for context APU
22:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:07 INFO  : 'con' command is executed.
22:31:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:31:07 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:32:20 INFO  : Disconnected from the channel tcfchan#9.
22:32:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:32:21 INFO  : 'jtag frequency' command is executed.
22:32:21 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:21 INFO  : Context for 'APU' is selected.
22:32:21 INFO  : System reset is completed.
22:32:24 INFO  : 'after 3000' command is executed.
22:32:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:32:27 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:32:27 INFO  : Context for 'APU' is selected.
22:32:29 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:32:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:29 INFO  : Context for 'APU' is selected.
22:32:29 INFO  : 'ps7_init' command is executed.
22:32:29 INFO  : 'ps7_post_config' command is executed.
22:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:29 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:29 INFO  : Memory regions updated for context APU
22:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:29 INFO  : 'con' command is executed.
22:32:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:32:29 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:34:31 INFO  : Disconnected from the channel tcfchan#10.
22:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:34:32 INFO  : 'jtag frequency' command is executed.
22:34:32 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:32 INFO  : Context for 'APU' is selected.
22:34:32 INFO  : System reset is completed.
22:34:35 INFO  : 'after 3000' command is executed.
22:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:34:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:34:37 INFO  : Context for 'APU' is selected.
22:34:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:34:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:39 INFO  : Context for 'APU' is selected.
22:34:39 INFO  : 'ps7_init' command is executed.
22:34:39 INFO  : 'ps7_post_config' command is executed.
22:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:40 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:40 INFO  : Memory regions updated for context APU
22:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:40 INFO  : 'con' command is executed.
22:34:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:34:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:35:54 INFO  : Disconnected from the channel tcfchan#11.
22:35:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:35:56 INFO  : 'jtag frequency' command is executed.
22:35:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:56 INFO  : Context for 'APU' is selected.
22:35:56 INFO  : System reset is completed.
22:35:59 INFO  : 'after 3000' command is executed.
22:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:36:01 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:36:01 INFO  : Context for 'APU' is selected.
22:36:03 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:03 INFO  : Context for 'APU' is selected.
22:36:03 INFO  : 'ps7_init' command is executed.
22:36:03 INFO  : 'ps7_post_config' command is executed.
22:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:04 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:04 INFO  : Memory regions updated for context APU
22:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:04 INFO  : 'con' command is executed.
22:36:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:36:04 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:38:27 INFO  : Disconnected from the channel tcfchan#12.
22:38:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:38:28 INFO  : 'jtag frequency' command is executed.
22:38:28 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:28 INFO  : Context for 'APU' is selected.
22:38:29 INFO  : System reset is completed.
22:38:32 INFO  : 'after 3000' command is executed.
22:38:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:38:34 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:38:34 INFO  : Context for 'APU' is selected.
22:38:36 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:38:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:36 INFO  : Context for 'APU' is selected.
22:38:36 INFO  : 'ps7_init' command is executed.
22:38:36 INFO  : 'ps7_post_config' command is executed.
22:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:36 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:36 INFO  : Memory regions updated for context APU
22:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:36 INFO  : 'con' command is executed.
22:38:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:38:36 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:41:10 INFO  : Disconnected from the channel tcfchan#13.
22:41:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:41:11 INFO  : 'jtag frequency' command is executed.
22:41:11 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:11 INFO  : Context for 'APU' is selected.
22:41:11 INFO  : System reset is completed.
22:41:14 INFO  : 'after 3000' command is executed.
22:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:41:17 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:41:17 INFO  : Context for 'APU' is selected.
22:41:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:41:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:19 INFO  : Context for 'APU' is selected.
22:41:19 INFO  : 'ps7_init' command is executed.
22:41:19 INFO  : 'ps7_post_config' command is executed.
22:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:19 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:19 INFO  : Memory regions updated for context APU
22:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:19 INFO  : 'con' command is executed.
22:41:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:41:19 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
22:42:07 INFO  : Disconnected from the channel tcfchan#14.
22:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:42:09 INFO  : 'jtag frequency' command is executed.
22:42:09 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:09 INFO  : Context for 'APU' is selected.
22:42:09 INFO  : System reset is completed.
22:42:12 INFO  : 'after 3000' command is executed.
22:42:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:42:14 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
22:42:14 INFO  : Context for 'APU' is selected.
22:42:16 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
22:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:16 INFO  : Context for 'APU' is selected.
22:42:16 INFO  : 'ps7_init' command is executed.
22:42:16 INFO  : 'ps7_post_config' command is executed.
22:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:16 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:16 INFO  : Memory regions updated for context APU
22:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:16 INFO  : 'con' command is executed.
22:42:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:42:16 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
23:57:30 INFO  : Disconnected from the channel tcfchan#15.
23:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:57:31 INFO  : 'jtag frequency' command is executed.
23:57:32 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:32 INFO  : Context for 'APU' is selected.
23:57:32 INFO  : System reset is completed.
23:57:35 INFO  : 'after 3000' command is executed.
23:57:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:57:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
23:57:37 INFO  : Context for 'APU' is selected.
23:57:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
23:57:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:39 INFO  : Context for 'APU' is selected.
23:57:39 INFO  : 'ps7_init' command is executed.
23:57:39 INFO  : 'ps7_post_config' command is executed.
23:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:39 INFO  : Memory regions updated for context APU
23:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:39 INFO  : 'con' command is executed.
23:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:57:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
23:59:01 INFO  : Disconnected from the channel tcfchan#16.
23:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:59:02 INFO  : 'jtag frequency' command is executed.
23:59:02 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:02 INFO  : Context for 'APU' is selected.
23:59:02 INFO  : System reset is completed.
23:59:05 INFO  : 'after 3000' command is executed.
23:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:59:07 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
23:59:08 INFO  : Context for 'APU' is selected.
23:59:09 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
23:59:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:09 INFO  : Context for 'APU' is selected.
23:59:10 INFO  : 'ps7_init' command is executed.
23:59:10 INFO  : 'ps7_post_config' command is executed.
23:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:10 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:10 INFO  : Memory regions updated for context APU
23:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:10 INFO  : 'con' command is executed.
23:59:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:59:10 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
23:59:23 INFO  : Disconnected from the channel tcfchan#17.
23:59:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:59:24 INFO  : 'jtag frequency' command is executed.
23:59:24 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:24 INFO  : Context for 'APU' is selected.
23:59:25 INFO  : System reset is completed.
23:59:28 INFO  : 'after 3000' command is executed.
23:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:59:30 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
23:59:30 INFO  : Context for 'APU' is selected.
23:59:32 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
23:59:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:32 INFO  : Context for 'APU' is selected.
23:59:32 INFO  : 'ps7_init' command is executed.
23:59:32 INFO  : 'ps7_post_config' command is executed.
23:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:32 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:32 INFO  : Memory regions updated for context APU
23:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:32 INFO  : 'con' command is executed.
23:59:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:59:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
23:59:56 INFO  : Disconnected from the channel tcfchan#18.
23:59:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:59:57 INFO  : 'jtag frequency' command is executed.
23:59:57 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:58 INFO  : Context for 'APU' is selected.
23:59:58 INFO  : System reset is completed.
00:00:01 INFO  : 'after 3000' command is executed.
00:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:00:03 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:00:03 INFO  : Context for 'APU' is selected.
00:00:05 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:00:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:05 INFO  : Context for 'APU' is selected.
00:00:05 INFO  : 'ps7_init' command is executed.
00:00:05 INFO  : 'ps7_post_config' command is executed.
00:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:06 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:06 INFO  : Memory regions updated for context APU
00:00:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:06 INFO  : 'con' command is executed.
00:00:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:00:06 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:00:17 INFO  : Disconnected from the channel tcfchan#19.
00:00:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:00:18 INFO  : 'jtag frequency' command is executed.
00:00:18 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:18 INFO  : Context for 'APU' is selected.
00:00:18 INFO  : System reset is completed.
00:00:21 INFO  : 'after 3000' command is executed.
00:00:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:00:24 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:00:24 INFO  : Context for 'APU' is selected.
00:00:26 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:00:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:26 INFO  : Context for 'APU' is selected.
00:00:26 INFO  : 'ps7_init' command is executed.
00:00:26 INFO  : 'ps7_post_config' command is executed.
00:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:26 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:26 INFO  : Memory regions updated for context APU
00:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:26 INFO  : 'con' command is executed.
00:00:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:00:26 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:01:32 INFO  : Disconnected from the channel tcfchan#20.
00:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:01:33 INFO  : 'jtag frequency' command is executed.
00:01:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:01:33 INFO  : Context for 'APU' is selected.
00:01:34 INFO  : System reset is completed.
00:01:37 INFO  : 'after 3000' command is executed.
00:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:01:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:01:39 INFO  : Context for 'APU' is selected.
00:01:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:01:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:41 INFO  : Context for 'APU' is selected.
00:01:41 INFO  : 'ps7_init' command is executed.
00:01:41 INFO  : 'ps7_post_config' command is executed.
00:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:41 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:41 INFO  : Memory regions updated for context APU
00:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:42 INFO  : 'con' command is executed.
00:01:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:01:42 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:02:45 INFO  : Disconnected from the channel tcfchan#21.
00:02:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:02:49 INFO  : 'jtag frequency' command is executed.
00:02:49 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:02:49 INFO  : Context for 'APU' is selected.
00:02:49 INFO  : System reset is completed.
00:02:52 INFO  : 'after 3000' command is executed.
00:02:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:02:54 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:02:54 INFO  : Context for 'APU' is selected.
00:02:56 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:02:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:56 INFO  : Context for 'APU' is selected.
00:02:56 INFO  : 'ps7_init' command is executed.
00:02:56 INFO  : 'ps7_post_config' command is executed.
00:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:56 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:57 INFO  : Memory regions updated for context APU
00:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:57 INFO  : 'con' command is executed.
00:02:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:02:57 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:03:16 INFO  : Disconnected from the channel tcfchan#22.
00:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:03:17 INFO  : 'jtag frequency' command is executed.
00:03:17 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:03:17 INFO  : Context for 'APU' is selected.
00:03:17 INFO  : System reset is completed.
00:03:20 INFO  : 'after 3000' command is executed.
00:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:03:23 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:03:23 INFO  : Context for 'APU' is selected.
00:03:25 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:03:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:25 INFO  : Context for 'APU' is selected.
00:03:25 INFO  : 'ps7_init' command is executed.
00:03:25 INFO  : 'ps7_post_config' command is executed.
00:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:25 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:25 INFO  : Memory regions updated for context APU
00:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:25 INFO  : 'con' command is executed.
00:03:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:03:25 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:03:59 INFO  : Disconnected from the channel tcfchan#23.
00:04:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:04:00 INFO  : 'jtag frequency' command is executed.
00:04:00 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:04:00 INFO  : Context for 'APU' is selected.
00:04:00 INFO  : System reset is completed.
00:04:03 INFO  : 'after 3000' command is executed.
00:04:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:04:05 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:04:05 INFO  : Context for 'APU' is selected.
00:04:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:04:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:07 INFO  : Context for 'APU' is selected.
00:04:07 INFO  : 'ps7_init' command is executed.
00:04:07 INFO  : 'ps7_post_config' command is executed.
00:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:07 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:07 INFO  : Memory regions updated for context APU
00:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:08 INFO  : 'con' command is executed.
00:04:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:04:08 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:04:25 INFO  : Disconnected from the channel tcfchan#24.
00:04:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:04:26 INFO  : 'jtag frequency' command is executed.
00:04:26 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:04:26 INFO  : Context for 'APU' is selected.
00:04:26 INFO  : System reset is completed.
00:04:29 INFO  : 'after 3000' command is executed.
00:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:04:32 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:04:32 INFO  : Context for 'APU' is selected.
00:04:33 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:04:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:33 INFO  : Context for 'APU' is selected.
00:04:34 INFO  : 'ps7_init' command is executed.
00:04:34 INFO  : 'ps7_post_config' command is executed.
00:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:34 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:34 INFO  : Memory regions updated for context APU
00:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:34 INFO  : 'con' command is executed.
00:04:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:04:34 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:04:53 INFO  : Disconnected from the channel tcfchan#25.
00:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:05:08 INFO  : 'jtag frequency' command is executed.
00:05:08 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:08 INFO  : Context for 'APU' is selected.
00:05:08 INFO  : System reset is completed.
00:05:11 INFO  : 'after 3000' command is executed.
00:05:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:05:13 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:05:13 INFO  : Context for 'APU' is selected.
00:05:15 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:05:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:15 INFO  : Context for 'APU' is selected.
00:05:15 INFO  : 'ps7_init' command is executed.
00:05:15 INFO  : 'ps7_post_config' command is executed.
00:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:16 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:16 INFO  : Memory regions updated for context APU
00:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:16 INFO  : 'con' command is executed.
00:05:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:05:16 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:06:57 INFO  : Disconnected from the channel tcfchan#26.
00:06:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:06:58 INFO  : 'jtag frequency' command is executed.
00:06:58 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:58 INFO  : Context for 'APU' is selected.
00:06:58 INFO  : System reset is completed.
00:07:01 INFO  : 'after 3000' command is executed.
00:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:07:04 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:07:04 INFO  : Context for 'APU' is selected.
00:07:06 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:07:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:06 INFO  : Context for 'APU' is selected.
00:07:06 INFO  : 'ps7_init' command is executed.
00:07:06 INFO  : 'ps7_post_config' command is executed.
00:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:06 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:06 INFO  : Memory regions updated for context APU
00:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:06 INFO  : 'con' command is executed.
00:07:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:07:06 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:08:02 INFO  : Disconnected from the channel tcfchan#27.
00:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:08:04 INFO  : 'jtag frequency' command is executed.
00:08:04 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:04 INFO  : Context for 'APU' is selected.
00:08:04 INFO  : System reset is completed.
00:08:07 INFO  : 'after 3000' command is executed.
00:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:08:09 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:08:09 INFO  : Context for 'APU' is selected.
00:08:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:08:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:11 INFO  : Context for 'APU' is selected.
00:08:11 INFO  : 'ps7_init' command is executed.
00:08:11 INFO  : 'ps7_post_config' command is executed.
00:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:12 INFO  : Memory regions updated for context APU
00:08:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:12 INFO  : 'con' command is executed.
00:08:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:08:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:09:46 INFO  : Disconnected from the channel tcfchan#28.
00:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:09:47 INFO  : 'jtag frequency' command is executed.
00:09:47 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:47 INFO  : Context for 'APU' is selected.
00:09:47 INFO  : System reset is completed.
00:09:50 INFO  : 'after 3000' command is executed.
00:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:09:53 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:09:53 INFO  : Context for 'APU' is selected.
00:09:56 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:09:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:56 INFO  : Context for 'APU' is selected.
00:09:56 INFO  : 'ps7_init' command is executed.
00:09:56 INFO  : 'ps7_post_config' command is executed.
00:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:56 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:56 INFO  : Memory regions updated for context APU
00:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:57 INFO  : 'con' command is executed.
00:09:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:09:57 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:10:30 INFO  : Disconnected from the channel tcfchan#29.
00:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:10:31 INFO  : 'jtag frequency' command is executed.
00:10:31 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:31 INFO  : Context for 'APU' is selected.
00:10:32 INFO  : System reset is completed.
00:10:35 INFO  : 'after 3000' command is executed.
00:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:10:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:10:37 INFO  : Context for 'APU' is selected.
00:10:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:10:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:40 INFO  : Context for 'APU' is selected.
00:10:40 INFO  : 'ps7_init' command is executed.
00:10:40 INFO  : 'ps7_post_config' command is executed.
00:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:40 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:40 INFO  : Memory regions updated for context APU
00:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:40 INFO  : 'con' command is executed.
00:10:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:10:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:11:10 INFO  : Disconnected from the channel tcfchan#30.
00:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:11:11 INFO  : 'jtag frequency' command is executed.
00:11:11 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:11 INFO  : Context for 'APU' is selected.
00:11:12 INFO  : System reset is completed.
00:11:15 INFO  : 'after 3000' command is executed.
00:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:11:17 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:11:17 INFO  : Context for 'APU' is selected.
00:11:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:19 INFO  : Context for 'APU' is selected.
00:11:20 INFO  : 'ps7_init' command is executed.
00:11:20 INFO  : 'ps7_post_config' command is executed.
00:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:20 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:20 INFO  : Memory regions updated for context APU
00:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:20 INFO  : 'con' command is executed.
00:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:11:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:11:37 INFO  : Disconnected from the channel tcfchan#31.
00:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:11:38 INFO  : 'jtag frequency' command is executed.
00:11:38 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:38 INFO  : Context for 'APU' is selected.
00:11:38 INFO  : System reset is completed.
00:11:41 INFO  : 'after 3000' command is executed.
00:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:11:44 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:11:44 INFO  : Context for 'APU' is selected.
00:11:46 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:11:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:46 INFO  : Context for 'APU' is selected.
00:11:46 INFO  : 'ps7_init' command is executed.
00:11:46 INFO  : 'ps7_post_config' command is executed.
00:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:47 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:47 INFO  : Memory regions updated for context APU
00:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:47 INFO  : 'con' command is executed.
00:11:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:11:47 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:14:00 INFO  : Disconnected from the channel tcfchan#32.
00:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:14:02 INFO  : 'jtag frequency' command is executed.
00:14:02 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:14:02 INFO  : Context for 'APU' is selected.
00:14:02 INFO  : System reset is completed.
00:14:05 INFO  : 'after 3000' command is executed.
00:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:14:07 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:14:07 INFO  : Context for 'APU' is selected.
00:14:10 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:14:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:10 INFO  : Context for 'APU' is selected.
00:14:11 INFO  : 'ps7_init' command is executed.
00:14:11 INFO  : 'ps7_post_config' command is executed.
00:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:11 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:11 INFO  : Memory regions updated for context APU
00:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:11 INFO  : 'con' command is executed.
00:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:14:11 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:15:13 INFO  : Disconnected from the channel tcfchan#33.
00:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:15:15 INFO  : 'jtag frequency' command is executed.
00:15:15 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:15 INFO  : Context for 'APU' is selected.
00:15:15 INFO  : System reset is completed.
00:15:18 INFO  : 'after 3000' command is executed.
00:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:15:20 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:15:20 INFO  : Context for 'APU' is selected.
00:15:23 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:15:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:23 INFO  : Context for 'APU' is selected.
00:15:23 INFO  : 'ps7_init' command is executed.
00:15:23 INFO  : 'ps7_post_config' command is executed.
00:15:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:23 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:23 INFO  : Memory regions updated for context APU
00:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:24 INFO  : 'con' command is executed.
00:15:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:15:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:16:15 INFO  : Disconnected from the channel tcfchan#34.
00:16:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:16:16 INFO  : 'jtag frequency' command is executed.
00:16:16 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:16 INFO  : Context for 'APU' is selected.
00:16:16 INFO  : System reset is completed.
00:16:19 INFO  : 'after 3000' command is executed.
00:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:16:22 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:16:22 INFO  : Context for 'APU' is selected.
00:16:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:16:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:24 INFO  : Context for 'APU' is selected.
00:16:24 INFO  : 'ps7_init' command is executed.
00:16:24 INFO  : 'ps7_post_config' command is executed.
00:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:25 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:25 INFO  : Memory regions updated for context APU
00:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:25 INFO  : 'con' command is executed.
00:16:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:16:25 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:16:42 INFO  : Disconnected from the channel tcfchan#35.
00:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:16:44 INFO  : 'jtag frequency' command is executed.
00:16:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:44 INFO  : Context for 'APU' is selected.
00:16:44 INFO  : System reset is completed.
00:16:47 INFO  : 'after 3000' command is executed.
00:16:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:16:49 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:16:49 INFO  : Context for 'APU' is selected.
00:16:52 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:16:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:52 INFO  : Context for 'APU' is selected.
00:16:53 INFO  : 'ps7_init' command is executed.
00:16:53 INFO  : 'ps7_post_config' command is executed.
00:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:53 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:53 INFO  : Memory regions updated for context APU
00:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:53 INFO  : 'con' command is executed.
00:16:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:16:53 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:17:04 INFO  : Disconnected from the channel tcfchan#36.
00:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:17:05 INFO  : 'jtag frequency' command is executed.
00:17:05 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:05 INFO  : Context for 'APU' is selected.
00:17:05 INFO  : System reset is completed.
00:17:08 INFO  : 'after 3000' command is executed.
00:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:17:11 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:17:11 INFO  : Context for 'APU' is selected.
00:17:14 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:17:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:14 INFO  : Context for 'APU' is selected.
00:17:14 INFO  : 'ps7_init' command is executed.
00:17:14 INFO  : 'ps7_post_config' command is executed.
00:17:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:15 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:15 INFO  : Memory regions updated for context APU
00:17:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:15 INFO  : 'con' command is executed.
00:17:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:17:15 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:18:22 INFO  : Disconnected from the channel tcfchan#37.
00:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:18:23 INFO  : 'jtag frequency' command is executed.
00:18:23 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:23 INFO  : Context for 'APU' is selected.
00:18:23 INFO  : System reset is completed.
00:18:26 INFO  : 'after 3000' command is executed.
00:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:18:29 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:18:29 INFO  : Context for 'APU' is selected.
00:18:32 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:18:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:32 INFO  : Context for 'APU' is selected.
00:18:32 INFO  : 'ps7_init' command is executed.
00:18:32 INFO  : 'ps7_post_config' command is executed.
00:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:32 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:32 INFO  : Memory regions updated for context APU
00:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:32 INFO  : 'con' command is executed.
00:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:18:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:19:01 INFO  : Disconnected from the channel tcfchan#38.
00:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:19:02 INFO  : 'jtag frequency' command is executed.
00:19:02 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:02 INFO  : Context for 'APU' is selected.
00:19:02 INFO  : System reset is completed.
00:19:05 INFO  : 'after 3000' command is executed.
00:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:19:08 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:19:08 INFO  : Context for 'APU' is selected.
00:19:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:11 INFO  : Context for 'APU' is selected.
00:19:11 INFO  : 'ps7_init' command is executed.
00:19:11 INFO  : 'ps7_post_config' command is executed.
00:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:11 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:11 INFO  : Memory regions updated for context APU
00:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:12 INFO  : 'con' command is executed.
00:19:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:19:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:26:32 INFO  : Disconnected from the channel tcfchan#39.
00:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:26:34 INFO  : 'jtag frequency' command is executed.
00:26:34 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:34 INFO  : Context for 'APU' is selected.
00:26:34 INFO  : System reset is completed.
00:26:37 INFO  : 'after 3000' command is executed.
00:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:26:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:26:39 INFO  : Context for 'APU' is selected.
00:26:42 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:26:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:42 INFO  : Context for 'APU' is selected.
00:26:43 INFO  : 'ps7_init' command is executed.
00:26:43 INFO  : 'ps7_post_config' command is executed.
00:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:43 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:43 INFO  : Memory regions updated for context APU
00:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:43 INFO  : 'con' command is executed.
00:26:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:26:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:26:54 INFO  : Disconnected from the channel tcfchan#40.
00:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:26:55 INFO  : 'jtag frequency' command is executed.
00:26:55 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:55 INFO  : Context for 'APU' is selected.
00:26:55 INFO  : System reset is completed.
00:26:58 INFO  : 'after 3000' command is executed.
00:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:27:01 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:27:01 INFO  : Context for 'APU' is selected.
00:27:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:27:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:04 INFO  : Context for 'APU' is selected.
00:27:04 INFO  : 'ps7_init' command is executed.
00:27:04 INFO  : 'ps7_post_config' command is executed.
00:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:04 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:04 INFO  : Memory regions updated for context APU
00:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:05 INFO  : 'con' command is executed.
00:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:27:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:28:37 INFO  : Disconnected from the channel tcfchan#41.
00:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:28:38 INFO  : 'jtag frequency' command is executed.
00:28:38 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:38 INFO  : Context for 'APU' is selected.
00:28:38 INFO  : System reset is completed.
00:28:41 INFO  : 'after 3000' command is executed.
00:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:28:44 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:28:44 INFO  : Context for 'APU' is selected.
00:28:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:28:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:45 INFO  : Context for 'APU' is selected.
00:28:46 INFO  : 'ps7_init' command is executed.
00:28:46 INFO  : 'ps7_post_config' command is executed.
00:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:46 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:46 INFO  : Memory regions updated for context APU
00:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:46 INFO  : 'con' command is executed.
00:28:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:28:46 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:31:49 INFO  : Disconnected from the channel tcfchan#42.
00:31:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:50 INFO  : 'jtag frequency' command is executed.
00:31:50 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:50 INFO  : Context for 'APU' is selected.
00:31:50 INFO  : System reset is completed.
00:31:53 INFO  : 'after 3000' command is executed.
00:31:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:55 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:31:56 INFO  : Context for 'APU' is selected.
00:31:57 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:57 INFO  : Context for 'APU' is selected.
00:31:57 INFO  : 'ps7_init' command is executed.
00:31:57 INFO  : 'ps7_post_config' command is executed.
00:31:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:58 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:58 INFO  : Memory regions updated for context APU
00:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:58 INFO  : 'con' command is executed.
00:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:32:14 INFO  : Disconnected from the channel tcfchan#43.
00:32:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:32:16 INFO  : 'jtag frequency' command is executed.
00:32:16 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:16 INFO  : Context for 'APU' is selected.
00:32:16 INFO  : System reset is completed.
00:32:19 INFO  : 'after 3000' command is executed.
00:32:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:32:22 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:32:22 INFO  : Context for 'APU' is selected.
00:32:23 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:32:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:23 INFO  : Context for 'APU' is selected.
00:32:23 INFO  : 'ps7_init' command is executed.
00:32:23 INFO  : 'ps7_post_config' command is executed.
00:32:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:24 INFO  : Memory regions updated for context APU
00:32:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:24 INFO  : 'con' command is executed.
00:32:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:32:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:32:49 INFO  : Disconnected from the channel tcfchan#44.
00:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:32:50 INFO  : 'jtag frequency' command is executed.
00:32:50 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:50 INFO  : Context for 'APU' is selected.
00:32:50 INFO  : System reset is completed.
00:32:53 INFO  : 'after 3000' command is executed.
00:32:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:32:56 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:32:56 INFO  : Context for 'APU' is selected.
00:32:58 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:32:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:58 INFO  : Context for 'APU' is selected.
00:32:58 INFO  : 'ps7_init' command is executed.
00:32:58 INFO  : 'ps7_post_config' command is executed.
00:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:58 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:58 INFO  : Memory regions updated for context APU
00:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:58 INFO  : 'con' command is executed.
00:32:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:32:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:33:08 INFO  : Disconnected from the channel tcfchan#45.
00:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:09 INFO  : 'jtag frequency' command is executed.
00:33:09 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:09 INFO  : Context for 'APU' is selected.
00:33:09 INFO  : System reset is completed.
00:33:12 INFO  : 'after 3000' command is executed.
00:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:15 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:33:15 INFO  : Context for 'APU' is selected.
00:33:17 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:33:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:17 INFO  : Context for 'APU' is selected.
00:33:17 INFO  : 'ps7_init' command is executed.
00:33:17 INFO  : 'ps7_post_config' command is executed.
00:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:17 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:17 INFO  : Memory regions updated for context APU
00:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:17 INFO  : 'con' command is executed.
00:33:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:17 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:33:34 INFO  : Disconnected from the channel tcfchan#46.
00:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:36 INFO  : 'jtag frequency' command is executed.
00:33:36 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:36 INFO  : Context for 'APU' is selected.
00:33:36 INFO  : System reset is completed.
00:33:39 INFO  : 'after 3000' command is executed.
00:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:42 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:33:42 INFO  : Context for 'APU' is selected.
00:33:44 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:44 INFO  : Context for 'APU' is selected.
00:33:44 INFO  : 'ps7_init' command is executed.
00:33:44 INFO  : 'ps7_post_config' command is executed.
00:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:44 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:44 INFO  : Memory regions updated for context APU
00:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:44 INFO  : 'con' command is executed.
00:33:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:44 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:34:00 INFO  : Disconnected from the channel tcfchan#47.
00:34:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:34:01 INFO  : 'jtag frequency' command is executed.
00:34:01 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:01 INFO  : Context for 'APU' is selected.
00:34:01 INFO  : System reset is completed.
00:34:04 INFO  : 'after 3000' command is executed.
00:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:34:06 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:34:06 INFO  : Context for 'APU' is selected.
00:34:08 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:34:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:08 INFO  : Context for 'APU' is selected.
00:34:08 INFO  : 'ps7_init' command is executed.
00:34:08 INFO  : 'ps7_post_config' command is executed.
00:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:09 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:09 INFO  : Memory regions updated for context APU
00:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:09 INFO  : 'con' command is executed.
00:34:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:34:09 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:35:00 INFO  : Disconnected from the channel tcfchan#48.
00:35:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:35:01 INFO  : 'jtag frequency' command is executed.
00:35:01 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:01 INFO  : Context for 'APU' is selected.
00:35:01 INFO  : System reset is completed.
00:35:04 INFO  : 'after 3000' command is executed.
00:35:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:35:07 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:35:07 INFO  : Context for 'APU' is selected.
00:35:09 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:35:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:09 INFO  : Context for 'APU' is selected.
00:35:09 INFO  : 'ps7_init' command is executed.
00:35:09 INFO  : 'ps7_post_config' command is executed.
00:35:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:10 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:10 INFO  : Memory regions updated for context APU
00:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:10 INFO  : 'con' command is executed.
00:35:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:35:10 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:35:31 INFO  : Disconnected from the channel tcfchan#49.
00:35:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:35:32 INFO  : 'jtag frequency' command is executed.
00:35:32 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:32 INFO  : Context for 'APU' is selected.
00:35:32 INFO  : System reset is completed.
00:35:35 INFO  : 'after 3000' command is executed.
00:35:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:35:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:35:38 INFO  : Context for 'APU' is selected.
00:35:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:35:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:40 INFO  : Context for 'APU' is selected.
00:35:41 INFO  : 'ps7_init' command is executed.
00:35:41 INFO  : 'ps7_post_config' command is executed.
00:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:41 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:41 INFO  : Memory regions updated for context APU
00:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:41 INFO  : 'con' command is executed.
00:35:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:35:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:35:51 INFO  : Disconnected from the channel tcfchan#50.
00:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:35:53 INFO  : 'jtag frequency' command is executed.
00:35:53 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:53 INFO  : Context for 'APU' is selected.
00:35:53 INFO  : System reset is completed.
00:35:56 INFO  : 'after 3000' command is executed.
00:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:35:58 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:35:58 INFO  : Context for 'APU' is selected.
00:36:01 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:36:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:01 INFO  : Context for 'APU' is selected.
00:36:01 INFO  : 'ps7_init' command is executed.
00:36:01 INFO  : 'ps7_post_config' command is executed.
00:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:01 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:01 INFO  : Memory regions updated for context APU
00:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:02 INFO  : 'con' command is executed.
00:36:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:36:02 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
00:36:11 INFO  : Disconnected from the channel tcfchan#51.
00:36:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:36:12 INFO  : 'jtag frequency' command is executed.
00:36:12 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:12 INFO  : Context for 'APU' is selected.
00:36:12 INFO  : System reset is completed.
00:36:15 INFO  : 'after 3000' command is executed.
00:36:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:36:18 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
00:36:18 INFO  : Context for 'APU' is selected.
00:36:21 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
00:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:21 INFO  : Context for 'APU' is selected.
00:36:21 INFO  : 'ps7_init' command is executed.
00:36:21 INFO  : 'ps7_post_config' command is executed.
00:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:21 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_system/Debug/lidar_arm_control_system.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:21 INFO  : Memory regions updated for context APU
00:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:21 INFO  : 'con' command is executed.
00:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:36:21 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_system.elf_on_local.tcl'
12:49:35 INFO  : Disconnected from the channel tcfchan#52.
