@article{SCARV:GYCH:18,
  keywords     = KEYWORDS,
  author       = {Q. Ge and Y. Yarom and D. Cock and G. Heiser},
  title        = {A Survey of Microarchitectural Timing Attacks and Countermeasures on Contemporary Hardware},
  journal      = {Journal of Cryptographic Engineering (JCEN)},
  publisher    = {Springer-Verlag},
  volume       = {8},
  issue        = {1},
  pages        = {1--27},
  year         = {2018}
}

@inproceedings{SCARV:GeYarHei:18,
  author       = {Q. Ge and Y. Yarom and G. Heiser},
  title        = {No security without time protection: we need a new hardware-software contract},
  booktitle    = {Asia-Pacific Workshop on Systems (APSys)},
  year         = {2018}
}

@inproceedings{SCARV:GroKam:03,
  author       = {J. Gro{\ss}sch{\"a}dl and G.-A. Kamendje},
  title        = {Architectural Enhancements for Montgomery Multiplication on Embedded {RISC} Processors},
  booktitle    = {Applied Cryptography and Network Security (ACNS)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 2846},
  pages        = {418--434},
  year         = {2003}
}

@inproceedings{SCARV:GroKam:04,
  author       = {J. Gro{\ss}sch{\"a}dl and G.-A. Kamendje},
  title        = {Optimized {RISC} Architecture for Multiple-Precision Modular Arithmetic},
  booktitle    = {Security in Pervasive Computing (SPC)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 2802},
  pages        = {253--270},
  year         = {2004}
}

@inproceedings{SCARV:LeeCho:08,
  author       = {S.H. Lee and L. Choi},
  title        = {Accelerating Symmetric and Asymmetric Ciphers with Register File Extension for Multi-word and Long-word Operation},
  booktitle    = {International Conference on Information Science and Security (ICISS)},
  pages        = {102--107},
  year         = {2008}
}


@article{SCARV:LeeFis:05
  author       = {R.B. Lee and A.M. Fiskiran},
  title        = {{PLX}: An Instruction Set Architecture and Testbed for Multimedia Information Processing},
  journal      = {VLSI Signal Processing Systems for Signal, Image and Video Technology}
  volume       = {40},
  number       = {1},
  pages        = {85--108},
  year         = {2005}
}

@techreport{SCARV:XS1:09,
  author       = {D. May},
  title        = {The XMOS XS1 Architecture},
  institution  = {XMOS Ltd.},
  year         = {2009},
  url          = {http://www.xmos.com/published/xmos-xs1-architecture}
}

@techreport{SCARV:RV:ISA:I:17,
  editor       = {A. Waterman and K. Asanovi\'{c}},
  title        = {The {RISC-V} Instruction Set Manual},
  number       = {Volume  I: User-Level ISA (Version 2.2)},
  year         = {2017},
  url          = {http://riscv.org/specifications/}
}

@techreport{SCARV:RV:ISA:II:17,
  editor       = {A. Waterman and K. Asanovi\'{c}},
  title        = {The {RISC-V} Instruction Set Manual},
  number       = {Volume II: Privileged Architecture (Version 1.10)},
  year         = {2017},
  url          = {http://riscv.org/specifications/}
}

@article{SCARV:StePre:18,
  author       = {J. Stecklina and T. Prescher},
  title        = {{LazyFP}: Leaking {FPU} Register State using Microarchitectural Side-Channels},
  journal      = {CoRR},
  volume       = {abs/1806.07480},
  year         = {2018},
  url          = {http://arxiv.org/abs/1806.07480}
}
