m255
K4
z2
!s11f vlog 2021.2_1 2021.05, May 15 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado
vaxis_clock_converter_v1_1_28_axis_clock_converter
Z1 !s110 1689215532
!i10b 1
!s100 K:N;V:9S80G2Zb?7[[?ZO0
I<0=ok26n9c:SG4JTDhA=40
R0
Z2 w1665757541
Z3 8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v
Z4 F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v
Z5 F/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/axis_infrastructure_v1_1_0.vh
!i122 0
L0 925 607
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2021.2_1;73
r1
!s85 0
31
Z8 !s108 1689215531.000000
!s107 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/axis_infrastructure_v1_1_0.vh|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v|
Z9 !s90 -64|+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl|-work|axis_clock_converter_v1_1_28|-f|/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_clock_converter_v1_1_28/.cxl.verilog.axis_clock_converter_v1_1_28.axis_clock_converter_v1_1_28.lin64.cmf|
!i113 0
Z10 o-64 -work axis_clock_converter_v1_1_28 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 !s92 -64 +incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -work axis_clock_converter_v1_1_28 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 tCvgOpt 0
vaxis_clock_converter_v1_1_28_axisc_async_clock_converter
R1
!i10b 1
!s100 G];GoOz@NN91az1ZG6[5:1
IeMO4XnL1H2KjBLaEUL8=Y2
R0
R2
R3
R4
R5
!i122 0
L0 341 704
R6
R7
r1
!s85 0
31
R8
Z13 !s107 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/axis_infrastructure_v1_1_0.vh|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v|
R9
!i113 0
R10
R11
R12
vaxis_clock_converter_v1_1_28_axisc_sample_cycle_ratio
R1
!i10b 1
!s100 bPQ<D69CQnVB^JQWDHNQW0
I`W6z:@^_iDdRbBd17OOCJ0
R0
R2
R3
R4
!i122 0
L0 774 82
R6
R7
r1
!s85 0
31
R8
R13
R9
!i113 0
R10
R11
R12
vaxis_clock_converter_v1_1_28_axisc_sync_clock_converter
!s110 1689215531
!i10b 1
!s100 KWm[YFnZhQDgiH=Fj?DTz2
I:NloLJCn=gjla1OA412[23
R0
R2
R3
R4
!i122 0
L0 63 212
R6
R7
r1
!s85 0
31
R8
R13
R9
!i113 0
R10
R11
R12
