#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec  2 22:58:49 2019
# Process ID: 4864
# Current directory: D:/Desktop/EE102/Project/VHDL/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4388 D:\Desktop\EE102\Project\VHDL\FinalProject\FinalProject.xpr
# Log file: D:/Desktop/EE102/Project/VHDL/FinalProject/vivado.log
# Journal file: D:/Desktop/EE102/Project/VHDL/FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 725.027 ; gain = 111.016
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TopModule
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1827.895 ; gain = 75.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopModule' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/TopModule.vhd:52]
INFO: [Synth 8-3491] module 'ClockController' declared at 'D:/Desktop/EE102/Project/VHDL/FinalProject/.Xil/Vivado-4864-Ege-PC/realtime/ClockController_stub.vhdl:5' bound to instance 'u_ClockController' of component 'ClockController' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/TopModule.vhd:128]
INFO: [Synth 8-638] synthesizing module 'ClockController' [D:/Desktop/EE102/Project/VHDL/FinalProject/.Xil/Vivado-4864-Ege-PC/realtime/ClockController_stub.vhdl:17]
INFO: [Synth 8-3491] module 'ov7670_init' declared at 'D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/ov7670_init.v:23' bound to instance 'u_CameraController' of component 'ov7670_init' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/TopModule.vhd:142]
INFO: [Synth 8-6157] synthesizing module 'ov7670_init' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/ov7670_init.v:23]
	Parameter LUT_SIZE bound to: 168 - type: integer 
	Parameter CLK_Freq bound to: 100000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/ov7670_init.v:105]
INFO: [Synth 8-6157] synthesizing module 'I2C_OV7670_RGB565_Config2' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/I2C_OV7670_RGB565_Config2.v:25]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_OV7670_RGB565_Config2' (1#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/I2C_OV7670_RGB565_Config2.v:25]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller2' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/I2C_Controller2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller2' (2#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/I2C_Controller2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_init' (3#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/ov7670_init.v:23]
INFO: [Synth 8-638] synthesizing module 'CameraDataCapture' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/CameraDataCapture.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'CameraDataCapture' (4#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/CameraDataCapture.vhd:36]
INFO: [Synth 8-3491] module 'frameBuffer' declared at 'D:/Desktop/EE102/Project/VHDL/FinalProject/.Xil/Vivado-4864-Ege-PC/realtime/frameBuffer_stub.vhdl:5' bound to instance 'u_frameBuffer' of component 'frameBuffer' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/TopModule.vhd:165]
INFO: [Synth 8-638] synthesizing module 'frameBuffer' [D:/Desktop/EE102/Project/VHDL/FinalProject/.Xil/Vivado-4864-Ege-PC/realtime/frameBuffer_stub.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'VGAController' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/VGAController.vhd:44]
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/VGA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'VGA' (5#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/VGA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (6#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/VGAController.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TopModule' (7#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/TopModule.vhd:52]
WARNING: [Synth 8-3917] design TopModule has port o_camera_reset driven by constant 1
WARNING: [Synth 8-3917] design TopModule has port o_camera_pwdn driven by constant 0
WARNING: [Synth 8-3331] design CameraDataCapture has unconnected port i_data[4]
WARNING: [Synth 8-3331] design CameraDataCapture has unconnected port i_data[3]
WARNING: [Synth 8-3331] design CameraDataCapture has unconnected port i_data[2]
WARNING: [Synth 8-3331] design CameraDataCapture has unconnected port i_data[1]
WARNING: [Synth 8-3331] design CameraDataCapture has unconnected port i_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.012 ; gain = 115.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.012 ; gain = 115.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.012 ; gain = 115.051
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.dcp' for cell 'u_ClockController'
INFO: [Project 1-454] Reading design checkpoint 'd:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/frameBuffer/frameBuffer.dcp' for cell 'u_frameBuffer'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController_board.xdc] for cell 'u_ClockController/inst'
Finished Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController_board.xdc] for cell 'u_ClockController/inst'
Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.xdc] for cell 'u_ClockController/inst'
Finished Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.xdc] for cell 'u_ClockController/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2209.145 ; gain = 0.000
Parsing XDC File [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController_late.xdc] for cell 'u_ClockController/inst'
Finished Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController_late.xdc] for cell 'u_ClockController/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2209.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2246.816 ; gain = 494.855
33 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2246.816 ; gain = 494.855
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  2 23:09:33 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Mon Dec  2 23:09:33 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  2 23:10:24 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Mon Dec  2 23:10:24 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
reset_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'reset_runs' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  2 23:12:40 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Mon Dec  2 23:12:40 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2761.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopModule' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/TopModule.vhd:52]
INFO: [Synth 8-3491] module 'ClockController' declared at 'D:/Desktop/EE102/Project/VHDL/FinalProject/.Xil/Vivado-4864-Ege-PC/realtime/ClockController_stub.vhdl:5' bound to instance 'u_ClockController' of component 'ClockController' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/TopModule.vhd:128]
INFO: [Synth 8-638] synthesizing module 'ClockController' [D:/Desktop/EE102/Project/VHDL/FinalProject/.Xil/Vivado-4864-Ege-PC/realtime/ClockController_stub.vhdl:17]
INFO: [Synth 8-3491] module 'ov7670_init' declared at 'D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/ov7670_init.v:23' bound to instance 'u_CameraController' of component 'ov7670_init' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/TopModule.vhd:142]
INFO: [Synth 8-6157] synthesizing module 'ov7670_init' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/ov7670_init.v:23]
	Parameter LUT_SIZE bound to: 168 - type: integer 
	Parameter CLK_Freq bound to: 100000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/ov7670_init.v:105]
INFO: [Synth 8-6157] synthesizing module 'I2C_OV7670_RGB565_Config2' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/I2C_OV7670_RGB565_Config2.v:25]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_OV7670_RGB565_Config2' (1#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/I2C_OV7670_RGB565_Config2.v:25]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller2' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/I2C_Controller2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller2' (2#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/I2C_Controller2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_init' (3#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/ov7670_init.v:23]
INFO: [Synth 8-638] synthesizing module 'CameraDataCapture' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/CameraDataCapture.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'CameraDataCapture' (4#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/CameraDataCapture.vhd:36]
INFO: [Synth 8-3491] module 'frameBuffer' declared at 'D:/Desktop/EE102/Project/VHDL/FinalProject/.Xil/Vivado-4864-Ege-PC/realtime/frameBuffer_stub.vhdl:5' bound to instance 'u_frameBuffer' of component 'frameBuffer' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/TopModule.vhd:165]
INFO: [Synth 8-638] synthesizing module 'frameBuffer' [D:/Desktop/EE102/Project/VHDL/FinalProject/.Xil/Vivado-4864-Ege-PC/realtime/frameBuffer_stub.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'VGAController' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/VGAController.vhd:44]
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/VGA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'VGA' (5#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/VGA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (6#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/VGAController.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TopModule' (7#1) [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/new/TopModule.vhd:52]
WARNING: [Synth 8-3917] design TopModule has port o_camera_reset driven by constant 1
WARNING: [Synth 8-3917] design TopModule has port o_camera_pwdn driven by constant 0
WARNING: [Synth 8-3331] design CameraDataCapture has unconnected port i_data[4]
WARNING: [Synth 8-3331] design CameraDataCapture has unconnected port i_data[3]
WARNING: [Synth 8-3331] design CameraDataCapture has unconnected port i_data[2]
WARNING: [Synth 8-3331] design CameraDataCapture has unconnected port i_data[1]
WARNING: [Synth 8-3331] design CameraDataCapture has unconnected port i_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2761.172 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2761.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2761.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.dcp' for cell 'u_ClockController'
INFO: [Project 1-454] Reading design checkpoint 'd:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/frameBuffer/frameBuffer.dcp' for cell 'u_frameBuffer'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController_board.xdc] for cell 'u_ClockController/inst'
Finished Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController_board.xdc] for cell 'u_ClockController/inst'
Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.xdc] for cell 'u_ClockController/inst'
Finished Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.xdc] for cell 'u_ClockController/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2761.172 ; gain = 0.000
Parsing XDC File [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController_late.xdc] for cell 'u_ClockController/inst'
Finished Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController_late.xdc] for cell 'u_ClockController/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2761.172 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  2 23:29:29 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Mon Dec  2 23:29:29 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  2 23:56:00 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Mon Dec  2 23:56:00 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 00:03:39 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 00:03:39 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 00:06:35 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 00:06:35 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 00:20:21 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 00:20:21 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ClockController/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 3097.734 ; gain = 0.000
open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3103.984 ; gain = 342.813
INFO: [Common 17-344] 'open_run' was cancelled
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 00:25:16 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 00:25:16 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]'
redo
INFO: [Common 17-16] redo 'set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]'
redo
INFO: [Common 17-16] redo 'set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]'
redo
INFO: [Common 17-16] redo 'set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 00:29:53 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 00:29:53 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run impl_1 -prev_step 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {153700}] [get_ips frameBuffer]
generate_target all [get_files  D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/frameBuffer/frameBuffer.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'frameBuffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'frameBuffer'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'frameBuffer'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'frameBuffer'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'frameBuffer'...
catch { config_ip_cache -export [get_ips -all frameBuffer] }
export_ip_user_files -of_objects [get_files D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/frameBuffer/frameBuffer.xci] -no_script -sync -force -quiet
reset_run frameBuffer_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/frameBuffer_synth_1

launch_runs -jobs 8 frameBuffer_synth_1
[Tue Dec  3 00:33:01 2019] Launched frameBuffer_synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/frameBuffer_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'frameBuffer'... please wait for 'frameBuffer_synth_1' run to finish...
wait_on_run frameBuffer_synth_1
[Tue Dec  3 00:33:02 2019] Waiting for frameBuffer_synth_1 to finish...
[Tue Dec  3 00:33:07 2019] Waiting for frameBuffer_synth_1 to finish...
[Tue Dec  3 00:33:12 2019] Waiting for frameBuffer_synth_1 to finish...
[Tue Dec  3 00:33:17 2019] Waiting for frameBuffer_synth_1 to finish...
[Tue Dec  3 00:33:27 2019] Waiting for frameBuffer_synth_1 to finish...
[Tue Dec  3 00:33:37 2019] Waiting for frameBuffer_synth_1 to finish...
[Tue Dec  3 00:33:47 2019] Waiting for frameBuffer_synth_1 to finish...
[Tue Dec  3 00:33:57 2019] Waiting for frameBuffer_synth_1 to finish...
[Tue Dec  3 00:34:17 2019] Waiting for frameBuffer_synth_1 to finish...
[Tue Dec  3 00:34:37 2019] Waiting for frameBuffer_synth_1 to finish...
[Tue Dec  3 00:34:57 2019] Waiting for frameBuffer_synth_1 to finish...
[Tue Dec  3 00:35:17 2019] Waiting for frameBuffer_synth_1 to finish...
[Tue Dec  3 00:35:57 2019] Waiting for frameBuffer_synth_1 to finish...

*** Running vivado
    with args -log frameBuffer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source frameBuffer.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source frameBuffer.tcl -notrace
Command: synth_design -top frameBuffer -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 394.023 ; gain = 102.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'frameBuffer' [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/frameBuffer/synth/frameBuffer.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: frameBuffer.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 3 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 3 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 153700 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 153700 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 3 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 3 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 153700 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 153700 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 13 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 3 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     13.276911 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'd:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/frameBuffer/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/frameBuffer/synth/frameBuffer.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'frameBuffer' (11#1) [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/frameBuffer/synth/frameBuffer.vhd:71]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[95]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[94]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[93]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[92]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[91]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[90]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[89]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[88]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[87]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[86]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[85]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[84]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[83]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[82]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[81]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[80]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[79]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[78]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[77]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[76]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[75]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[74]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[73]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[72]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[71]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[69]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[68]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[67]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[66]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[65]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[64]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[50]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[49]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[48]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[47]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[46]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[45]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[44]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[43]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[42]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[41]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[40]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[39]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[38]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[37]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[36]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[35]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[34]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[33]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[32]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[31]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[30]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[29]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[28]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[27]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[26]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[25]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[24]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[23]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[22]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[21]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:58 ; elapsed = 00:02:00 . Memory (MB): peak = 662.832 ; gain = 371.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:00 . Memory (MB): peak = 662.832 ; gain = 371.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:58 ; elapsed = 00:02:00 . Memory (MB): peak = 662.832 ; gain = 371.164
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/frameBuffer/frameBuffer_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/frameBuffer/frameBuffer_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/frameBuffer_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/frameBuffer_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 777.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 777.211 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 778.715 ; gain = 1.504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:12 ; elapsed = 00:02:15 . Memory (MB): peak = 778.715 ; gain = 487.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:12 ; elapsed = 00:02:15 . Memory (MB): peak = 778.715 ; gain = 487.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/frameBuffer_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:12 ; elapsed = 00:02:15 . Memory (MB): peak = 778.715 ; gain = 487.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 778.715 ; gain = 487.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:18 . Memory (MB): peak = 778.715 ; gain = 487.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:02:35 . Memory (MB): peak = 779.617 ; gain = 487.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:36 . Memory (MB): peak = 780.434 ; gain = 488.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:32 ; elapsed = 00:02:36 . Memory (MB): peak = 792.098 ; gain = 500.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 792.098 ; gain = 500.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 792.098 ; gain = 500.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 792.098 ; gain = 500.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 792.098 ; gain = 500.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 792.098 ; gain = 500.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 792.098 ; gain = 500.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     2|
|2     |LUT3       |     5|
|3     |LUT4       |     2|
|4     |LUT5       |     2|
|5     |LUT6       |     4|
|6     |MUXF7      |     2|
|7     |RAMB18E1   |     2|
|8     |RAMB18E1_1 |     1|
|9     |RAMB36E1   |     6|
|10    |RAMB36E1_1 |     6|
|11    |RAMB36E1_2 |     1|
|12    |FDRE       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------------+------+
|      |Instance                                     |Module                                   |Cells |
+------+---------------------------------------------+-----------------------------------------+------+
|1     |top                                          |                                         |    38|
|2     |  U0                                         |blk_mem_gen_v8_4_2                       |    38|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                 |    38|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                          |    38|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                 |    38|
|6     |          \bindec_a.bindec_inst_a            |bindec                                   |     1|
|7     |          \bindec_b.bindec_inst_b            |bindec_0                                 |     1|
|8     |          \has_mux_b.B                       |blk_mem_gen_mux__parameterized0          |    12|
|9     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                   |     2|
|10    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                 |     2|
|11    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0   |     2|
|12    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0 |     2|
|13    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1   |     3|
|14    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1 |     3|
|15    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2   |     1|
|16    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2 |     1|
|17    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3   |     2|
|18    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3 |     2|
|19    |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4   |     2|
|20    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4 |     2|
|21    |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5   |     1|
|22    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5 |     1|
|23    |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6   |     2|
|24    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6 |     2|
|25    |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7   |     2|
|26    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7 |     2|
|27    |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8   |     1|
|28    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8 |     1|
+------+---------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 792.098 ; gain = 500.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 127 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:02:26 . Memory (MB): peak = 792.098 ; gain = 384.547
Synthesis Optimization Complete : Time (s): cpu = 00:02:34 ; elapsed = 00:02:38 . Memory (MB): peak = 792.098 ; gain = 500.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:37 ; elapsed = 00:02:41 . Memory (MB): peak = 804.277 ; gain = 524.070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.277 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/frameBuffer_synth_1/frameBuffer.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP frameBuffer, cache-ID = 1207579f6ad3830e
INFO: [Coretcl 2-1174] Renamed 27 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 804.277 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/frameBuffer_synth_1/frameBuffer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file frameBuffer_utilization_synth.rpt -pb frameBuffer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 00:35:52 2019...
[Tue Dec  3 00:35:57 2019] frameBuffer_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:56 . Memory (MB): peak = 3103.984 ; gain = 0.000
export_simulation -of_objects [get_files D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/frameBuffer/frameBuffer.xci] -directory D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.ip_user_files -ipstatic_source_dir D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.cache/compile_simlib/modelsim} {questa=D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.cache/compile_simlib/questa} {riviera=D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.cache/compile_simlib/riviera} {activehdl=D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 00:36:09 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 00:36:09 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 14:15:51 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 14:15:51 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
startgroup
set_property CONFIG_VOLTAGE 3.3 [get_designs rtl_1]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property CONFIG_VOLTAGE 3.3 [get_designs rtl_1]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
set_property CONFIG_VOLTAGE 3.3 [get_designs rtl_1]
set_property CFGBVS VCCO [get_designs rtl_1]
endgroup
startgroup
reset_property CONFIG_VOLTAGE [get_designs rtl_1]
reset_property CFGBVS [get_designs rtl_1]
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3657.762 ; gain = 0.000
INFO: [Common 17-344] 'refresh_design' was cancelled
set_property target_constrs_file D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3657.762 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 14:52:24 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 14:52:24 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 15:01:47 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 15:01:47 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 15:07:00 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 15:07:00 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 15:09:55 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 15:09:55 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 15:22:31 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 15:22:31 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 15:30:26 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 15:30:26 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 15:38:54 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 15:38:54 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/TopModule_bak.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 15:53:37 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 15:53:37 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]'
redo
INFO: [Common 17-16] redo 'set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 16:00:37 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 16:00:37 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
get_property IS_CLK_CAPABLE [get_package_pins {M19}]
1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 16:09:10 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 16:09:10 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 16:15:42 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 16:15:42 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 16:20:11 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 16:20:11 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 16:34:53 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 16:34:53 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 17:01:09 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 17:01:09 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 17:02:43 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 17:02:43 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 17:03:00 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 17:03:00 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/TopModule_bak.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 17:10:32 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 17:10:32 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 17:11:00 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 17:11:00 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 17:16:02 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 17:16:02 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 17:21:40 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 17:21:40 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 17:27:39 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 17:27:39 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 17:34:54 2019] Launched synth_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Dec  3 17:34:54 2019] Launched impl_1...
Run output will be captured here: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1413A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1413A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 19:53:47 2019...
