#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jun 30 14:31:04 2025
# Process ID: 8308
# Current directory: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19608 C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.xpr
# Log file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/vivado.log
# Journal file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd] -directory C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files -ipstatic_source_dir C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.cache/compile_simlib/modelsim} {questa=C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.cache/compile_simlib/questa} {riviera=C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.cache/compile_simlib/riviera} {activehdl=C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
