# Reading pref.tcl
# do testFramebuf_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# ** Error: (vmap-20) Cannot access for writing file "D:\intelFPGA_lite\20.1\modelsim_ase\win32aloem".
# No such file or directory. (errno = ENOENT)
# Error in macro ./testFramebuf_run_msim_rtl_verilog.do line 7
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# ** Error: (vmap-20) Cannot access for writing file "D:\intelFPGA_lite\20.1\modelsim_ase\win32aloem".
# No such file or directory. (errno = ENOENT)
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vmap" line 29)
#     invoked from within
# "vmap altera_ver ./verilog_libs/altera_ver"
# Break key hit
