#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 21 11:54:50 2019
# Process ID: 22895
# Current directory: /home/rob/acg-pynq/HLS/arbitrary_clock_gen_1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/acg_top/xsim_script.tcl}
# Log file: /home/rob/acg-pynq/HLS/arbitrary_clock_gen_1/sim/verilog/xsim.log
# Journal file: /home/rob/acg-pynq/HLS/arbitrary_clock_gen_1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/acg_top/xsim_script.tcl
source acg_top.tcl
