C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE C8051F12X_FIR_DEMO
OBJECT MODULE PLACED IN C8051F12x_FIR_Demo.OBJ
COMPILER INVOKED BY: C:\Keil_v5\C51\BIN\C51.EXE C8051F12x_FIR_Demo.c OPTIMIZE(8,SPEED) BROWSE DEBUG OBJECTEXTEND TABS(2)

line level    source

   1          //-----------------------------------------------------------------------------
   2          // Includes
   3          //-----------------------------------------------------------------------------
   4          
   5          #include "si_toolchain.h"             // Compiler-specific declarations
   6                                                 // (Keil/SDCC)
   7          #include "C8051F120_defs.h"            // SFR declarations
   8          #include <stdio.h>
   9          #include <math.h>
  10          #include "fir.h"
  11          #include "modbus.h"
  12          
  13          //-------------------------- BIPOLIAR SELECTOR --------------------------------
  14          //#define BIPOLIAR_ADC
  15          //-----------------------------------------------------------------------------
  16          
  17          //-----------------------------------------------------------------------------
  18          // Global Constants
  19          //-----------------------------------------------------------------------------
  20          
  21          #define BAUDRATE     115200            // Baud rate of UART in bps
  22          
  23          #define INTCLK       24500000          // Internal oscillator frequency in Hz    
  24          
  25          #define SYSCLK       98000000          // Output of PLL derived from (INTCLK*2)
  26          
  27          #define SAMPLE_RATE  11000             // Sample frequency in Hz
  28          
  29          #define N            500               // Number of samples to capture at
  30                                                 // each DAC frequency
  31          
  32          #define PHASE_PRECISION  65536         // Range of phase accumulator
  33          
  34          #define OUTPUT_RATE_DAC  20000L        // DAC output rate in Hz
  35          
  36          #define START_FREQUENCY  10            // Define the starting frequency
  37          #define STOP_FREQUENCY   4999          // Define the ending frequency
  38          #define FREQ_STEP        10            // Define the number of Hz the frequency
  39                                                 // will step for the frequency sweep
  40          #define DAC1_VALUE       0x8000        // value for DAC1
  41          #define SECOND_INTERVAL  1024
  42          //-----------------------------------------------------------------------------
  43          // Commands
  44          //-----------------------------------------------------------------------------
  45          const uint8_t CMD_1     =0x22;
  46          const uint8_t CMD_2     =0x05;
  47          const uint8_t CMD_3     =0x09;
  48          const uint8_t CMD_4     =0x06;
  49          const uint8_t CMD_5     =0x11;
  50          const uint8_t CMD_6     =0x12;
  51          //-----------------------------------------------------------------------------
  52          // Macros
  53          //-----------------------------------------------------------------------------
  54          
  55          #if defined __C51__
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 2   

  56          #include <intrins.h>
  57          #define NOP() \
*** WARNING C317 IN LINE 58 OF C8051F12x_FIR_Demo.c: attempt to redefine macro 'NOP'
  58             _nop_();
  59          #elif defined SDCC
              #define NOP() \
                 _asm \
                 nop \
                 _endasm;
              #endif // defined SDCC
  65          
  66          // Single FIR_TAP macro takes advantage of mirroring
  67          // (i.e. the FIR coefficients are mirrored, so the coefficient only needs to be
  68          // loaded into the MAC registers once).
  69          #define FIR_TAP_MIRROR(X,Y,Z) \
  70             MAC0A = X; \
  71             MAC0BH = Y.u8[MSB]; \
  72             MAC0BL = Y.u8[LSB]; \
  73             MAC0BH = Z.u8[MSB]; \
  74             MAC0BL = Z.u8[LSB];
  75          
  76          // Single FIR_TAP macro
  77          #define FIR_TAP(X,Y) \
  78             MAC0A = X; \
  79             MAC0BH = Y.u8[MSB]; \
  80             MAC0BL = Y.u8[LSB];
  81          
  82          #define BREAK_MACRO \
  83             SFRPAGE = UART0_PAGE; \
  84             if(TI0 == 1 || RI0 == 1){ \
  85               break; \
  86             } \
  87             SFRPAGE = SFRPAGE_save;
  88          
  89          //-----------------------------------------------------------------------------
  90          // Global Variables
  91          //-----------------------------------------------------------------------------
  92          // For the FIR filter
  93          // 'x' holds the 'delay line' of input samples
  94          //idata SI_UU16_t x[TAPS];
  95          SI_SEGMENT_VARIABLE(x[FILTER_MAX_ORDER], SI_UU16_t, xdata);
  96          SI_SEGMENT_VARIABLE(B_FIR[FILTER_MAX_ORDER], SI_UU16_t, xdata);
  97          SI_SEGMENT_VARIABLE(TAPS, uint8_t, xdata);
  98          SI_SEGMENT_VARIABLE(data_for_filter[N], SI_UU16_t, xdata);
  99          SI_SEGMENT_VARIABLE(data_for_filter_counter, int, xdata);
 100          SI_SEGMENT_VARIABLE(filtered_samples[N], int, xdata);
 101          SI_SEGMENT_VARIABLE(freq_number, unsigned char, xdata);
 102          SI_SEGMENT_VARIABLE(phase_acc[12], SI_UU16_t, xdata) = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 103          SI_SEGMENT_VARIABLE(FREQS[12], unsigned long, xdata) = {1343, 1445, 1547, 1649, 1751, 1853, 1955, 2057, 21
             -59, 2261, 2363, 2465};
 104          SI_SEGMENT_VARIABLE(frequency, unsigned long, xdata);
 105          SI_SEGMENT_VARIABLE(delay_index_arr[12], unsigned char, xdata) = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 106          SI_SEGMENT_VARIABLE(freq_divider, unsigned char, xdata);
 107          SI_SEGMENT_VARIABLE(freq_dac_flags[12], unsigned char, xdata);
 108          
 109          sbit LED = P1^6;                                         // LED='1' means ON
 110          sbit LED485 = P7^7;                                      // LED for 485
 111          sbit DC24OUTPUT = P4^2;
 112          sbit DC24INPUT = P4^3;
 113          
 114          SI_SEGMENT_VARIABLE(Sample, SI_UU16_t, xdata);           // Filter output
 115          SI_SEGMENT_VARIABLE(Phase_Add[12], unsigned int, xdata); // For the frequency sweep
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 3   

 116          SI_SEGMENT_VARIABLE(TimerForDC24Output, unsigned int, xdata);
 117          SI_SEGMENT_VARIABLE(DividerForDC24Output, unsigned int, xdata);
 118          //-----------------------------------------------------------------------------
 119          // Function Prototypes
 120          //-----------------------------------------------------------------------------
 121          
 122          void SYSCLK_Init (void);               // Configure system clock
 123          void PORT_Init (void);                 // Configure port output
 124          void UART0_Init (void);                // Configure UART operation
 125          void Timer0_Init(void);                // Configure Timer0
 126          void ADC0_Init (void);                 // Configure ADC
 127          void DAC0_Init(void);                  // Configure DAC0
 128          void DAC1_Init(void);                  // Configure DAC1
 129          void Timer3_Init (int counts);         // Configure Timer 3
 130          void Timer4_Init (int counts);         // Configure Timer 4
 131          void Set_DAC_Frequency (unsigned long frequency);
 132          void init_after_flash_reload();
 133          
 134          // Define the UART printing functions
 135          #if defined __C51__
 136          char putchar (char c);                 // Define putchar for Keil
 137          #elif defined SDCC
              void putchar (char c);
              #endif // defined SDCC
 140          
 141          SI_INTERRUPT_PROTO(UART0_ISR, INTERRUPT_UART0);
 142          SI_INTERRUPT_PROTO(TIMER0_ISR, INTERRUPT_TIMER0);
 143          SI_INTERRUPT_PROTO(ADC0_ISR, INTERRUPT_ADC0_EOC);
 144          // A full cycle, 16-bit, 2's complement sine wave lookup table
 145          //int code SINE_TABLE[256] = {
 146          SI_SEGMENT_VARIABLE(SINE_TABLE[256], int, code) = {
 147             0x0000, 0x0324, 0x0647, 0x096a, 0x0c8b, 0x0fab, 0x12c8, 0x15e2,
 148             0x18f8, 0x1c0b, 0x1f19, 0x2223, 0x2528, 0x2826, 0x2b1f, 0x2e11,
 149             0x30fb, 0x33de, 0x36ba, 0x398c, 0x3c56, 0x3f17, 0x41ce, 0x447a,
 150             0x471c, 0x49b4, 0x4c3f, 0x4ebf, 0x5133, 0x539b, 0x55f5, 0x5842,
 151             0x5a82, 0x5cb4, 0x5ed7, 0x60ec, 0x62f2, 0x64e8, 0x66cf, 0x68a6,
 152             0x6a6d, 0x6c24, 0x6dca, 0x6f5f, 0x70e2, 0x7255, 0x73b5, 0x7504,
 153             0x7641, 0x776c, 0x7884, 0x798a, 0x7a7d, 0x7b5d, 0x7c29, 0x7ce3,
 154             0x7d8a, 0x7e1d, 0x7e9d, 0x7f09, 0x7f62, 0x7fa7, 0x7fd8, 0x7ff6,
 155             0x7fff, 0x7ff6, 0x7fd8, 0x7fa7, 0x7f62, 0x7f09, 0x7e9d, 0x7e1d,
 156             0x7d8a, 0x7ce3, 0x7c29, 0x7b5d, 0x7a7d, 0x798a, 0x7884, 0x776c,
 157             0x7641, 0x7504, 0x73b5, 0x7255, 0x70e2, 0x6f5f, 0x6dca, 0x6c24,
 158             0x6a6d, 0x68a6, 0x66cf, 0x64e8, 0x62f2, 0x60ec, 0x5ed7, 0x5cb4,
 159             0x5a82, 0x5842, 0x55f5, 0x539b, 0x5133, 0x4ebf, 0x4c3f, 0x49b4,
 160             0x471c, 0x447a, 0x41ce, 0x3f17, 0x3c56, 0x398c, 0x36ba, 0x33de,
 161             0x30fb, 0x2e11, 0x2b1f, 0x2826, 0x2528, 0x2223, 0x1f19, 0x1c0b,
 162             0x18f8, 0x15e2, 0x12c8, 0x0fab, 0x0c8b, 0x096a, 0x0647, 0x0324,
 163             0x0000, 0xfcdc, 0xf9b9, 0xf696, 0xf375, 0xf055, 0xed38, 0xea1e,
 164             0xe708, 0xe3f5, 0xe0e7, 0xdddd, 0xdad8, 0xd7da, 0xd4e1, 0xd1ef,
 165             0xcf05, 0xcc22, 0xc946, 0xc674, 0xc3aa, 0xc0e9, 0xbe32, 0xbb86,
 166             0xb8e4, 0xb64c, 0xb3c1, 0xb141, 0xaecd, 0xac65, 0xaa0b, 0xa7be,
 167             0xa57e, 0xa34c, 0xa129, 0x9f14, 0x9d0e, 0x9b18, 0x9931, 0x975a,
 168             0x9593, 0x93dc, 0x9236, 0x90a1, 0x8f1e, 0x8dab, 0x8c4b, 0x8afc,
 169             0x89bf, 0x8894, 0x877c, 0x8676, 0x8583, 0x84a3, 0x83d7, 0x831d,
 170             0x8276, 0x81e3, 0x8163, 0x80f7, 0x809e, 0x8059, 0x8028, 0x800a,
 171             0x8000, 0x800a, 0x8028, 0x8059, 0x809e, 0x80f7, 0x8163, 0x81e3,
 172             0x8276, 0x831d, 0x83d7, 0x84a3, 0x8583, 0x8676, 0x877c, 0x8894,
 173             0x89bf, 0x8afc, 0x8c4b, 0x8dab, 0x8f1e, 0x90a1, 0x9236, 0x93dc,
 174             0x9593, 0x975a, 0x9931, 0x9b18, 0x9d0e, 0x9f14, 0xa129, 0xa34c,
 175             0xa57e, 0xa7be, 0xaa0b, 0xac65, 0xaecd, 0xb141, 0xb3c1, 0xb64c,
 176             0xb8e4, 0xbb86, 0xbe32, 0xc0e9, 0xc3aa, 0xc674, 0xc946, 0xcc22,
 177             0xcf05, 0xd1ef, 0xd4e1, 0xd7da, 0xdad8, 0xdddd, 0xe0e7, 0xe3f5,
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 4   

 178             0xe708, 0xea1e, 0xed38, 0xf055, 0xf375, 0xf696, 0xf9b9, 0xfcdc,
 179          };
 180          
 181          // Similar to STARTUP.A51 for Keil, this function stub for SDCC allows us to
 182          // disable the WDT before memory is initialized.
 183          #if defined SDCC
              void _sdcc_external_startup (void);
              
              void _sdcc_external_startup (void)
              {
                 WDTCN = 0xDE;                       // Disable watchdog timer
                 WDTCN = 0xAD;
              }
              #endif // defined SDCC
 192          
 193          //-----------------------------------------------------------------------------
 194          // MAIN Routine
 195          //-----------------------------------------------------------------------------
 196          
 197          void main (void)
 198          {
 199   1         //-----------------------------------------------------------------------------
 200   1         // FIR VARIABLES
 201   1         //-----------------------------------------------------------------------------
 202   1         static unsigned char delay_index = 0;
 203   1         SI_SEGMENT_VARIABLE(coeff_index, unsigned char, xdata);
 204   1         SI_SEGMENT_VARIABLE(sample_index, unsigned char, xdata);
 205   1         SI_SEGMENT_VARIABLE(opposite_sample_index, unsigned char, xdata);
 206   1         SI_SEGMENT_VARIABLE(i, int, xdata);
 207   1         unsigned int RMS_Value = 0;
 208   1        //-----------------------------------------------------------------------------
 209   1         void (*init_func_pointer)(void) = init_after_flash_reload;
 210   1         //-----------------------------------------------------------------------------
 211   1         
 212   1         WDTCN = 0xDE;                       // Disable watchdog timer
 213   1         WDTCN = 0xAD;
 214   1      
 215   1         SYSCLK_Init ();                     // Initialize oscillator
 216   1         PORT_Init ();                       // Initialize crossbar and GPIO
 217   1         UART0_Init ();                      // Initialize UART0
 218   1         Timer0_Init ();
 219   1        
 220   1         // Initialize Timer3 to overflow at the ADC sample rate
 221   1         Timer3_Init (SYSCLK/SAMPLE_RATE);
 222   1        
 223   1         // Initialize Timer4 to overflow at the DAC sample rate
 224   1         Timer4_Init (SYSCLK/OUTPUT_RATE_DAC);  
 225   1        
 226   1         DAC0_Init ();                       // Initialize the DAC0
 227   1         DAC1_Init ();                       // Initialize the DAC1
 228   1         ADC0_Init ();                       // Initialize the ADC  
 229   1        
 230   1         SFRPAGE = ADC0_PAGE;
 231   1      
 232   1         AD0EN = 1;                          // Enable ADC
 233   1      
 234   1         SFRPAGE = MAC0_PAGE;
 235   1      
 236   1         MAC0CF = 0x06;                      // Fractional mode; Saturate
 237   1                                             // enabled
 238   1         data_for_filter_counter = 0;
 239   1         
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 5   

 240   1         //
 241   1         freq_number = 0;
 242   1         
 243   1         frequency = START_FREQUENCY;
 244   1         
 245   1         EA = 1;
 246   1        
 247   1         modbus_init_from_flash(init_func_pointer);
 248   1         
 249   1      //-----------------------------------------------------------------------------  
 250   1         while (1) {
 251   2            if (DC24INPUT == 0) {
 252   3              setDC24InputRegister(1);
 253   3            } else {
 254   3              setDC24InputRegister(0);
 255   3            }
 256   2            if (data_for_filter_counter == N) {
 257   3               for (freq_number=0; freq_number<12; freq_number++) {
 258   4                  delay_index = delay_index_arr [freq_number];
 259   4                  // Initialize the delay line for the FIR filter
 260   4                  for (i = 0; i < FILTER_MAX_ORDER; i++)
 261   4                  {
 262   5                     x[i].s16 = 0;
 263   5                  }
 264   4                  // Initialize the sample array
 265   4                  for (i = 0; i < N; i ++)
 266   4                  {
 267   5                     filtered_samples[i] = 0;
 268   5                     //printf("%d\n", data_for_filter[i].u16); 
 269   5                  }
 270   4                  //printf("--");
 271   4                  //printf("--");
 272   4                  //TI0 = 1;          
 273   4                  TAPS = populateFirCoefficients(B_FIR, freq_number);
 274   4                  if (TAPS != 61) {
 275   5                     NOP();
 276   5                  }
 277   4                  if (TAPS == 61) {
 278   5                    for (i=0; i<N; i++) {         
 279   6                       // Store ADC result in the delay line
 280   6                       x[delay_index].u16 = data_for_filter[i].u16;
 281   6                       // Sample_index points to newest data
 282   6                       sample_index = delay_index;         
 283   6                       // Update delay index
 284   6                       if (delay_index == (TAPS - 1))
 285   6                       {
 286   7                          delay_index = 0;
 287   7                       }
 288   6                       else
 289   6                       {
 290   7                          delay_index++;
 291   7                       }
 292   6      
 293   6                       MAC0CF |= 0x08;                  // Clear accumulator
 294   6                  
 295   6                       // Mirror algorithm
 296   6                       if (sample_index == TAPS - 1)
 297   6                       {
 298   7                          opposite_sample_index = 0;
 299   7                       }
 300   6                       else
 301   6                       {
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 6   

 302   7                          opposite_sample_index = sample_index + 1;
 303   7                       }
 304   6                       for (coeff_index = 0; coeff_index < (TAPS / 2); coeff_index++)
 305   6                       {
 306   7                          FIR_TAP_MIRROR (B_FIR[coeff_index].u16, x[sample_index],
 307   7                          x[opposite_sample_index]);
 308   7                         
 309   7                          if (sample_index == 0)
 310   7                          {
 311   8                             sample_index = TAPS - 1;
 312   8                          }
 313   7                          else
 314   7                          {
 315   8                             sample_index--;
 316   8                          }
 317   7      
 318   7                          if (opposite_sample_index == TAPS - 1)
 319   7                          {
 320   8                             opposite_sample_index = 0;
 321   8                          }
 322   7                          else
 323   7                          {
 324   8                             opposite_sample_index++;
 325   8                          }
 326   7                       }
 327   6                       if ((TAPS % 2) == 1)             // Handle middle tap of odd order filter
 328   6                       {
 329   7                          FIR_TAP (B_FIR[coeff_index].u16, x[sample_index]);
 330   7                          NOP ();
 331   7                          NOP ();
 332   7                          NOP ();
 333   7                       }
 334   6                       Sample.u16 = MAC0RND;
 335   6                       filtered_samples[i] = Sample.u16;
 336   6                    }
 337   5                    RMS_Value = RMS_Calc(filtered_samples, N, TAPS);
 338   5                    putRms2Modbus(RMS_Value, freq_number);
 339   5                    delay_index_arr [freq_number] = delay_index;
 340   5                  }
 341   4               }
 342   3               LED = !LED;
 343   3               data_for_filter_counter = 0;
 344   3            }
 345   2         }
 346   1      //-----------------------------------------------------------------------------  
 347   1      }
 348          
 349          //-----------------------------------------------------------------------------
 350          // Initialization Subroutines
 351          //-----------------------------------------------------------------------------
 352          
 353          //-----------------------------------------------------------------------------
 354          // SYSCLK_Init
 355          //-----------------------------------------------------------------------------
 356          //
 357          // Return Value:  None
 358          // Parameters:    None
 359          //
 360          // This routine initializes the system clock to use the internal 24.5MHz*4
 361          // oscillator as its clock source.
 362          //
 363          //-----------------------------------------------------------------------------
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 7   

 364          void SYSCLK_Init (void)
 365          {
 366   1         SI_SEGMENT_VARIABLE(i, char, xdata);
 367   1        
 368   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 369   1        
 370   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 371   1      
 372   1         SFRPAGE = CONFIG_PAGE;              // Switch to the necessary SFRPAGE
 373   1      
 374   1         OSCICN = 0x83;
 375   1      
 376   1         // Step 2. Set the PLLSRC bit (PLL0CN.2) to select the desired
 377   1         // clock source for the PLL.
 378   1         PLL0CN &= ~0x04;                    // Internal oscillator
 379   1      
 380   1         // Step 3. Program the Flash read timing bits, FLRT (FLSCL.5-4) to the
 381   1         // appropriate value for the new clock rate (see Section 15. Flash Memory
 382   1         // on page 199).
 383   1         SFRPAGE = LEGACY_PAGE;
 384   1         FLSCL |= 0x30;                      // >= 100 MHz
 385   1         SFRPAGE = CONFIG_PAGE;
 386   1      
 387   1         // Step 4. Enable power to the PLL by setting PLLPWR (PLL0CN.0) to ‘1’.
 388   1         PLL0CN |= 0x01;
 389   1      
 390   1         // Step 5. Program the PLL0DIV register to produce the divided reference
 391   1         // frequency to the PLL.
 392   1         PLL0DIV = 0x01;
 393   1      
 394   1         // Step 6. Program the PLLLP3-0 bits (PLL0FLT.3-0) to the appropriate
 395   1         // range for the divided reference frequency.
 396   1         PLL0FLT |= 0x01;
 397   1      
 398   1         // Step 7. Program the PLLICO1-0 bits (PLL0FLT.5-4) to the appropriate
 399   1         // range for the PLL output frequency.
 400   1         PLL0FLT &= ~0x30;
 401   1      
 402   1         // Step 8. Program the PLL0MUL register to the desired clock multiplication
 403   1         // factor.
 404   1         PLL0MUL = 0x04;
 405   1      
 406   1         // Step 9. Wait at least 5 µs, to provide a fast frequency lock.
 407   1         for (i = 100; i > 0; i--);
 408   1      
 409   1         // Step 10. Enable the PLL by setting PLLEN (PLL0CN.1) to ‘1’.
 410   1         PLL0CN |= 0x02;
 411   1      
 412   1         // Step 11. Poll PLLLCK (PLL0CN.4) until it changes from ‘0’ to ‘1’.
 413   1         while ((PLL0CN & 0x10) != 0x10);
 414   1      
 415   1         // Step 12. Switch the System Clock source to the PLL using the CLKSEL
 416   1         // register.
 417   1         CLKSEL = 0x02;
 418   1      
 419   1         SFRPAGE = SFRPAGE_SAVE;             // Restore the SFRPAGE
 420   1      }
 421          
 422          //-----------------------------------------------------------------------------
 423          // PORT_Init
 424          //-----------------------------------------------------------------------------
 425          //
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 8   

 426          // Return Value:  None
 427          // Parameters:    None
 428          //
 429          // Configure the Crossbar and GPIO ports.
 430          //
 431          // Pinout:
 432          //
 433          // P0.0 - UART TX1 (push-pull)
 434          // P0.1 - UART RX1
 435          //
 436          // P1.6 - LED (push-pull)
 437          //
 438          // DAC0 - DAC0 output
 439          //
 440          // AIN0.0 - ADC0 analog input
 441          //
 442          // Note: DAC0 and AIN0.0 must be tied together.
 443          //
 444          //-----------------------------------------------------------------------------
 445          void PORT_Init (void)
 446          {
 447   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 448   1         SFRPAGE_save = SFRPAGE;             // Save the current SFRPAGE
 449   1      
 450   1         SFRPAGE = CONFIG_PAGE;              // Switch to the necessary SFRPAGE
 451   1      
 452   1         XBR0     = 0x04;
 453   1         XBR1     = 0x00;
 454   1         XBR2     = 0x40;                    // Enable crossbar and weak pull-up
 455   1                                             // Enable UART0
 456   1      
 457   1         P0MDOUT |= 0x01;                    // Set TX1 pin to push-pull
 458   1         P1MDOUT |= 0x40;                    // Set P1.6(LED) to push-pull
 459   1         
 460   1         P4MDOUT |= 0x04;                    // Set P4.2 to push-pull
 461   1         P4MDOUT &= ~0x08;                   // Set P4.3 to input
 462   1        
 463   1         P5MDOUT |= 0xFF;
 464   1         P6MDOUT |= 0xFF;
 465   1         P7MDOUT |= 0xFF;
 466   1         P5 =  0x00;
 467   1         P6 |= 0x0F;
 468   1         P7 =  0xFF;
 469   1         DC24OUTPUT = 1;
 470   1         DC24INPUT = 1;
 471   1        
 472   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 473   1      }
 474          
 475          //-----------------------------------------------------------------------------
 476          // UART0_Init
 477          //-----------------------------------------------------------------------------
 478          void Timer0_Init(void)
 479          {
 480   1        SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 481   1        SFRPAGE_save = SFRPAGE;
 482   1        
 483   1        SFRPAGE = TIMER01_PAGE;
 484   1        
 485   1        TMOD   &= 0xFD;
 486   1        TMOD   |= 0x01;
 487   1        TH0     = 0x00;
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 9   

 488   1        TL0     = 0x00;
 489   1        ET0     = 1;
 490   1        TR0     = 1;
 491   1        CKCON  |= 0x08;
 492   1        SFRPAGE = SFRPAGE_save;
 493   1      }
 494          //-----------------------------------------------------------------------------
 495          // UART0_Init
 496          //-----------------------------------------------------------------------------
 497          //
 498          // Return Value:  None
 499          // Parameters:    None
 500          //
 501          // Configure the UART0 using Timer1, for <BAUDRATE> and 8-N-1.
 502          //
 503          //-----------------------------------------------------------------------------
 504          void UART0_Init (void)
 505          {
 506   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata); 
 507   1         SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 508   1      
 509   1         SFRPAGE = UART0_PAGE;               // Switch to the necessary SFRPAGE
 510   1          
 511   1         SCON0  = 0x70;
 512   1         TMOD   = 0x20;
 513   1         TH1    = 0x5D;///0xE5;///0x5D;////0xE5;// - 115200;
 514   1         TR1    = 1;
 515   1         CKCON |= 0x10;
 516   1         PCON  |= 0x80;//SMOD0 = 1 
 517   1        
 518   1         TI0    = 0;                         // Indicate TX0 ready
 519   1         
 520   1         PS0    = 1;
 521   1        
 522   1         ES0    = 1; 
 523   1        
 524   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 525   1      }
 526          //-----------------------------------------------------------------------------
 527          // DAC0_Init
 528          //-----------------------------------------------------------------------------
 529          //
 530          // Return Value:  None
 531          // Parameters:    None
 532          //
 533          // Configure DAC1 to update on Timer4 overflows.  VREF is already enabled by
 534          // the ADC initialization code.
 535          //
 536          //-----------------------------------------------------------------------------
 537          void DAC0_Init(void){
 538   1      
 539   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 540   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 541   1      
 542   1         SFRPAGE = DAC0_PAGE;
 543   1      
 544   1         DAC0CN = 0x94;                      // Enable DAC0 in left-justified mode
 545   1                                             // managed by Timer4 overflows
 546   1      
 547   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 548   1      }
 549          
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 10  

 550          //-----------------------------------------------------------------------------
 551          // DAC1_Init
 552          //-----------------------------------------------------------------------------
 553          //
 554          // Return Value:  None
 555          // Parameters:    None
 556          //
 557          // Configure DAC1 to update on write to DAC1H.  VREF is already enabled by
 558          // the ADC initialization code.
 559          //
 560          //-----------------------------------------------------------------------------
 561          void DAC1_Init(void){
 562   1      
 563   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 564   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 565   1      
 566   1         SFRPAGE = DAC1_PAGE;
 567   1      
 568   1         DAC1CN = 0x84;                      // Enable DAC1 in left-justified mode
 569   1                                             // managed by write data to DAC1H
 570   1         
 571   1         DAC1 = DAC1_VALUE;                  // Write to DAC1
 572   1      
 573   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 574   1      }
 575          
 576          //-----------------------------------------------------------------------------
 577          // ADC0_Init
 578          //-----------------------------------------------------------------------------
 579          //
 580          // Return Value:  None
 581          // Parameters:    None
 582          //
 583          // Configures ADC0 to make single-ended analog measurements on pin AIN0.0 for
 584          // the FIR filter.  Timer3 overflows are the conversion source and the data is
 585          // left-justified.  This function also enables the ADC end-of-conversion
 586          // interrupt and leaves the ADC disabled.
 587          //
 588          //-----------------------------------------------------------------------------
 589          void ADC0_Init (void)
 590          {
 591   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 592   1        
 593   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 594   1      
 595   1         SFRPAGE = ADC0_PAGE;
 596   1      
 597   1         ADC0CN = 0x05;                      // ADC0 disabled; normal tracking
 598   1                                             // mode; ADC0 conversions are initiated
 599   1                                             // on overflow of Timer3; ADC0 data is
 600   1                                             // left-justified
 601   1      
 602   1         REF0CN = 0x03;                      // Enable on-chip VREF and VREF output
 603   1                                             // buffer
 604   1      #ifndef BIPOLIAR_ADC
 605   1         AMX0SL = 0x00;                      // Select AIN0.0 as ADC mux input
 606   1      #else 
                 AMX0CF = 0x01;
                 AMX0SL = 0x00;
              #endif
 610   1        
 611   1         ADC0CF = (SYSCLK/2500000) << 3;     // ADC conversion clock = 2.5MHz
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 11  

 612   1      
 613   1         EIE2 |= 0x02;                       // Enable ADC interrupts
 614   1      
 615   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 616   1      }
 617          
 618          //-----------------------------------------------------------------------------
 619          // Timer3_Init
 620          //-----------------------------------------------------------------------------
 621          //
 622          // Return Value:  None
 623          // Parameters:    None
 624          //
 625          // Configure Timer3 to auto-reload at interval specified by <counts> (no
 626          // interrupt generated) using SYSCLK as its time base.
 627          //
 628          // Timer 3 overflow automatically triggers ADC0 conversion.
 629          //
 630          //-----------------------------------------------------------------------------
 631          void Timer3_Init (int counts)
 632          {
 633   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 634   1        
 635   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 636   1      
 637   1         SFRPAGE = TMR3_PAGE;
 638   1      
 639   1         TMR3CN = 0x00;                      // Stop Timer3; Clear TF3;
 640   1         TMR3CF = 0x08;                      // use SYSCLK as timebase
 641   1      
 642   1         RCAP3   = -counts;                  // Init reload values
 643   1         TMR3    = RCAP3;                    // set to reload immediately
 644   1         EIE2   &= ~0x01;                    // Disable Timer3 interrupts
 645   1         TR3 = 1;                            // Start Timer3
 646   1      
 647   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 648   1      }
 649          //-----------------------------------------------------------------------------
 650          // Timer4_Init
 651          //-----------------------------------------------------------------------------
 652          //
 653          // Return Value:  None
 654          // Parameters:
 655          //   1) counts - the number of timer clocks to count before a timer interrupt
 656          //           should occur
 657          //
 658          // Configure Timer4 to auto-reload mode and to generate interrupts
 659          // at intervals specified in <counts> using SYSCLK as its time base.
 660          //
 661          // Timer 4 overflow controls the DAC update rate.
 662          //
 663          //-----------------------------------------------------------------------------
 664          void Timer4_Init (int counts)
 665          {
 666   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 667   1        
 668   1         SFRPAGE_SAVE = SFRPAGE;          // Save Current SFR page
 669   1      
 670   1         SFRPAGE = TMR4_PAGE;
 671   1      
 672   1         TMR4CN = 0x00;                   // Stop Timer4; Clear overflow flag (TF4);
 673   1                                          // Set to Auto-Reload Mode
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 12  

 674   1      
 675   1         TMR4CF = 0x08;                   // Configure Timer4 to increment;
 676   1                                          // Timer4 counts SYSCLKs
 677   1      
 678   1         RCAP4 = -counts;                 // Set reload value
 679   1         TMR4 = RCAP4;                    // Initialzie Timer4 to reload value
 680   1        
 681   1         EIE2 |= 0x04;                    // Enable Timer4 interrupts
 682   1         TR4 = 1;                         // Start Timer4
 683   1      
 684   1         SFRPAGE = SFRPAGE_SAVE;          // Restore SFR page
 685   1      }
 686          //-----------------------------------------------------------------------------
 687          // ADC0_ISR
 688          //-----------------------------------------------------------------------------
 689          //
 690          // ADC0 end-of-conversion ISR
 691          //
 692          // This interrupt service routine is called on ADC0 conversion complete.
 693          // The ADC result is converted to signed and stored in the FIR delay line.
 694          //
 695          // If the global <FIR_On> bit is set to a '1', then the FIR output is computed
 696          // and stored in the global variable 'Sample'.  The 'Sample_Ready' indicator
 697          // bit is set to indicate the value is ready.
 698          //
 699          // If <FIR_On> is set to '0', then the ADC sample is copied to the global
 700          // 'Sample' variable.  The 'Sample_Ready' indicator bit is set to indicate
 701          // that the value is ready.
 702          //
 703          //-----------------------------------------------------------------------------
 704          //void ADC0_ISR (void) interrupt 15
 705          #pragma NOAREGS
 706          SI_INTERRUPT(ADC0_ISR, INTERRUPT_ADC0_EOC)
 707          {
 708   1         volatile SI_UU16_t input;
 709   1        
 710   1         AD0INT = 0;                         // Clear ADC conversion complete
 711   1                                             // indicator
 712   1      
 713   1         input.s16 = ADC0^0x8000;            // Convert to bipolar value
 714   1         
 715   1         
 716   1         if (data_for_filter_counter < N) {
 717   2            data_for_filter [data_for_filter_counter++].u16 = input.u16;
 718   2         }
 719   1      }
 720          
 721          #pragma NOAREGS
 722          SI_INTERRUPT(TIMER0_ISR, INTERRUPT_TIMER0)
 723          {
 724   1        unsigned char SFRPAGE_save = SFRPAGE;
 725   1        SFRPAGE = TIMER01_PAGE;
 726   1        TH0     = 0x00;
 727   1        TL0     = 0x00;
 728   1        TF0     = 0;
 729   1        SFRPAGE = SFRPAGE_save;
 730   1        if(modbus_was_sendind_received()) {
 731   2          modbus_command_received();
 732   2          SFRPAGE = CONFIG_PAGE;
 733   2          LED485  = !LED485;
 734   2        }
 735   1        if (DC24OUTPUT == 0) {
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 13  

 736   2          if (TimerForDC24Output++ % DividerForDC24Output == 0) {
 737   3            DC24OUTPUT = 1;
 738   3          }
 739   2        }
 740   1        SFRPAGE = SFRPAGE_save;
 741   1      }
 742          
 743          #pragma NOAREGS
 744          SI_INTERRUPT(UART0_ISR, INTERRUPT_UART0)
 745          {
 746   1        unsigned char SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 747   1        SFRPAGE = UART0_PAGE;
 748   1        if(RI0 == 1) {
 749   2          modbus_byte_receive(SBUF0);
 750   2          RI0 = 0;
 751   2        }
 752   1        if(TI0 == 1) {
 753   2          TI0 = 0;
 754   2          if (modbus_transmit_buffer_is_empty()) {
 755   3          }
 756   2          else {
 757   3            modbus_transmit_byte();
 758   3          }
 759   2        }
 760   1        SFRPAGE = SFRPAGE_save;               // Restore the SFRPAGE  
 761   1      }
 762          //-----------------------------------------------------------------------------
 763          // Timer4_ISR
 764          //-----------------------------------------------------------------------------
 765          //
 766          // This ISR is called on Timer4 overflows.  Timer4 is set to auto-reload mode
 767          // and is used to schedule the DAC output sample rate in this example.
 768          // Note that the value that is written to DAC1 during this ISR call is
 769          // actually transferred to DAC1 at the next Timer4 overflow.
 770          //
 771          //-----------------------------------------------------------------------------
 772          //void Timer4_ISR (void) interrupt 16
 773          #pragma NOAREGS
 774          SI_INTERRUPT(Timer4_ISR, INTERRUPT_TIMER4)
 775          { 
 776   1         char number = 0;
 777   1         int temp1 = 0;                      // The temporary value that passes
 778   1                                             // through 3 stages before being written
 779   1                                             // to the IDAC
 780   1         TMR3CN &= ~0x80;                    // Clear Timer3 overflow flag
 781   1        
 782   1         for (number=0; number<12; number++) {
 783   2            if (freq_dac_flags [number] == 1) {
 784   3              phase_acc[number].u16 += Phase_Add [number];
 785   3              temp1 += (SINE_TABLE[phase_acc[number].u8[MSB]] / freq_divider);
 786   3            }
 787   2         }
 788   1           
 789   1         SFRPAGE = DAC0_PAGE;
 790   1      
 791   1         // Add a DC bias to make the rails 0 to 65535
 792   1         // Note: the XOR with 0x8000 translates the bipolar quantity into
 793   1         // a unipolar quantity.
 794   1      
 795   1         DAC0 = 0x8000 ^ temp1;              // Write to DAC0
 796   1      }
 797          
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 14  

 798          #pragma NOAREGS
 799          void init_after_flash_reload() {
 800   1         //-----------------------------------------------------------------------
 801   1         SI_SEGMENT_VARIABLE(i, uint8_t, xdata);
 802   1         SI_SEGMENT_VARIABLE(d, uint8_t, xdata);
 803   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, uint8_t, xdata);
 804   1         //-----------------------------------------------------------------------
 805   1         SFRPAGE_save = SFRPAGE;
 806   1         d = 0;
 807   1         //----------------------- FREQ DIVIDER INIT -----------------------------
 808   1         freq_divider = modbus_get_freq_divider();
 809   1         if (freq_divider == 0) {
 810   2            freq_divider = 1;
 811   2         }
 812   1         //--------------------------- FREQ INIT ---------------------------------
 813   1         modbus_init_freqs(FREQS);
 814   1         for (i=0; i<12; i++) {
 815   2            Phase_Add [i] = (unsigned int)((unsigned long)((FREQS [i] *
 816   2                      PHASE_PRECISION) / OUTPUT_RATE_DAC));
 817   2            if (getFreqFromModbusForDAC(i) != 0) {
 818   3               freq_dac_flags [i] = 1;
 819   3               if (i < 8) {
 820   4                  d = bit_set(d, i);
 821   4               }
 822   3            } else {
 823   3               freq_dac_flags [i] = 0;
 824   3            }
 825   2         }
 826   1         SFRPAGE = CONFIG_PAGE;
 827   1         //-----------------------------------------------------------------------
 828   1         // CLEAR - INVERSE LOGIC
 829   1         P7 =  0xFF;
 830   1         if ((d & CMD_1) == (uint8_t)CMD_1) {
 831   2            bit_clear_P7(0);
 832   2         }
 833   1         if ((d & CMD_2) == CMD_2) {
 834   2            bit_clear_P7(1);
 835   2         }
 836   1         if ((d & CMD_3) == CMD_3) {
 837   2            bit_clear_P7(2);
 838   2         }
 839   1         if ((d & CMD_4) == CMD_4) {
 840   2            bit_clear_P7(3);
 841   2         }
 842   1         if ((d & CMD_5) == CMD_5) {
 843   2            bit_clear_P7(4);
 844   2         }
 845   1         if ((d & CMD_6) == CMD_6) {
 846   2            bit_clear_P7(5);
 847   2         }
 848   1         //--------------------------------------------------------------------------
 849   1         d = getDC24DurationTimeIfEnabed();
 850   1         if (d != 0) {
 851   2           DC24OUTPUT = 0;
 852   2           DividerForDC24Output = d * SECOND_INTERVAL;
 853   2           TimerForDC24Output = 1;
 854   2         }
 855   1         SFRPAGE = SFRPAGE_save;
 856   1         //--------------------------------------------------------------------------
 857   1      }
 858          //-----------------------------------------------------------------------------
 859          // putchar
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/18/2020 01:16:06 PAGE 15  

 860          //-----------------------------------------------------------------------------
 861          //
 862          // Return Value:
 863          //   1) char c - returns the char c that was passed as a parameter
 864          // Parameters:
 865          //   1) char c - the character to be printed
 866          //
 867          // Print the character <c> using UART0 at <BAUDRATE>.
 868          //
 869          //-----------------------------------------------------------------------------
 870          #if defined __C51__
 871          char putchar (char c)
 872          #elif defined SDCC
              void putchar (char c)
              #endif
 875          {
 876   1         modbus_push_transmit_buffer(c);
 877   1      #if defined __C51__
 878   1         return c;                           // Print the character
 879   1      #endif
 880   1      }
 881          //-----------------------------------------------------------------------------
 882          // End Of File
 883          //-----------------------------------------------------------------------------


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1997    ----
   CONSTANT SIZE    =    512    ----
   XDATA SIZE       =   2379      18
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      7      12
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  1 WARNING(S),  0 ERROR(S)
