
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354941500                       # Number of ticks simulated
final_tick                               2261632496500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              322981768                       # Simulator instruction rate (inst/s)
host_op_rate                                322969344                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              971953523                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751532                       # Number of bytes of host memory used
host_seconds                                     0.37                       # Real time elapsed on the host
sim_insts                                   117939285                       # Number of instructions simulated
sim_ops                                     117939285                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       108032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       189696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        74944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        76288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       566592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1036736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       108032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        76288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        205504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       554688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          554688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         2964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         8853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8667                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8667                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    304365649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    534443000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     59683075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    211144653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    214931193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1596296855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2920864424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    304365649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     59683075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    214931193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        578979916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1562758934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1562758934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1562758934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    304365649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    534443000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     59683075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    211144653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    214931193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1596296855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4483623358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               139307000     91.91%     91.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.02% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      7.98%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151566500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61992500     75.32%     75.32% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20313000     24.68%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5033                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.423749                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64940                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5033                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.902841                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.340474                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   472.083274                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.047540                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.922038                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130286                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130286                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30609                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30609                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25769                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25769                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          595                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          595                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56378                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56378                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56378                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56378                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2879                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2879                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2135                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2135                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           16                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5014                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5014                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5014                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5014                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27904                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27904                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61392                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61392                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61392                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61392                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085971                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085971                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076512                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076512                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.026187                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026187                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081672                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081672                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081672                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081672                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3241                       # number of writebacks
system.cpu0.dcache.writebacks::total             3241                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2492                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971993                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338530                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2492                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           135.846709                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.600371                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.371622                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           335687                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          335687                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       164104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         164104                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       164104                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          164104                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       164104                       # number of overall hits
system.cpu0.icache.overall_hits::total         164104                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2493                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2493                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2493                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2493                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2493                       # number of overall misses
system.cpu0.icache.overall_misses::total         2493                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166597                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166597                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166597                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166597                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166597                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166597                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014964                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014964                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014964                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014964                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014964                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014964                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2492                       # number of writebacks
system.cpu0.icache.writebacks::total             2492                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       795                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351989000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357775000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.32%      5.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8194500      0.74%      6.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1044634000     93.95%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2122                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.237652                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49025                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2122                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.103205                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.475143                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.762509                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722192                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893042                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78643                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78643                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12770                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1574                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          679                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2253                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2253                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2253                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2253                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37240                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37240                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37240                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37240                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066159                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066159                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060499                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060499                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060499                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060499                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1006                       # number of writebacks
system.cpu1.dcache.writebacks::total             1006                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803480                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99910                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.793375                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.575256                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.228224                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.376124                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623493                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999616                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273033                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273033                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134613                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134613                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134613                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134613                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134613                       # number of overall hits
system.cpu1.icache.overall_hits::total         134613                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135882                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135882                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135882                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135882                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009339                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009339                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009339                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009339                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009339                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009339                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357511500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357676000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          276.938053                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   275.789871                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.148182                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.538652                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002243                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.540895                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551499500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560932500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         510522000     87.12%     87.12% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75510000     12.88%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12726                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.428564                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159054                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12726                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.498350                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.458205                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   317.970359                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334879                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621036                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955915                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355544                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355544                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76081                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76081                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79967                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79967                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       156048                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          156048                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       156048                       # number of overall hits
system.cpu3.dcache.overall_hits::total         156048                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5819                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5819                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6920                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12739                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12739                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12739                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12739                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81900                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81900                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86887                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86887                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168787                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168787                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168787                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168787                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071050                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071050                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079644                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079644                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075474                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075474                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075474                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075474                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8401                       # number of writebacks
system.cpu3.dcache.writebacks::total             8401                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4269                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871363                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             254050                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4269                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.510424                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.629307                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.242056                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401620                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598129                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           907110                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          907110                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       447150                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         447150                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       447150                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          447150                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       447150                       # number of overall hits
system.cpu3.icache.overall_hits::total         447150                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4270                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4270                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4270                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4270                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4270                       # number of overall misses
system.cpu3.icache.overall_misses::total         4270                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451420                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451420                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451420                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451420                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451420                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451420                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009459                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009459                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009459                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009459                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009459                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009459                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4269                       # number of writebacks
system.cpu3.icache.writebacks::total             4269                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     16563                       # number of replacements
system.l2.tags.tagsinuse                  8002.150785                       # Cycle average of tags in use
system.l2.tags.total_refs                       25966                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16563                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.567711                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3856.040595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       153.169614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       345.986035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        12.280314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         9.333062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        72.655192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        36.854845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        49.993775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        16.277657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   873.569734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   622.631826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   178.074950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   291.145873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   511.131681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   973.005632                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.470708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.018697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.042235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.008869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.004499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.006103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.106637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.076005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.021738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.035540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.062394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.118775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976825                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3988                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2839                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.958740                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    435438                       # Number of tag accesses
system.l2.tags.data_accesses                   435438                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12649                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5437                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5437                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          392                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           99                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1373                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         3078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4821                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5126                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          805                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1692                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          938                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          954                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         3078                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3853                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11320                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          805                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1692                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          938                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          954                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         3078                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3853                       # number of overall hits
system.l2.overall_hits::total                   11320                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1664                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5989                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8193                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1192                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3211                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          631                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         2875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4806                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1688                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2964                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          331                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1171                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1192                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         8864                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16210                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1688                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2964                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          331                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1171                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1192                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         8864                       # number of overall misses
system.l2.overall_misses::total                 16210                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5437                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5437                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               21                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2600                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4656                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2125                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4270                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12717                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27530                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4656                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2125                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4270                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12717                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27530                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.761905                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.809339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.845070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.871634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.856471                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.677096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.260835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.279157                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.399776                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.424630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.491789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.483890                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.677096                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.636598                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.260835                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.551059                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.279157                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.697020                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.588812                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.677096                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.636598                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.260835                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.551059                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.279157                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.697020                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.588812                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8667                       # number of writebacks
system.l2.writebacks::total                      8667                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8017                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8667                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6681                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              136                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             57                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              31                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8222                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8182                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1591424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1591504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1591504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             31790                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   31790    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               31790                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33986                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8192                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28497                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4653                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62483                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12845                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              44090                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          44184                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  302458                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166485                       # Number of instructions committed
system.switch_cpus0.committedOps               166485                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160669                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17224                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160669                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       221614                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       113304                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62747                       # number of memory refs
system.switch_cpus0.num_load_insts              34190                       # Number of load instructions
system.switch_cpus0.num_store_insts             28557                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231436.826260                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      71021.173740                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234813                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765187                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22627                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2866      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            96320     57.82%     59.54% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35150     21.10%     80.75% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28837     17.31%     98.06% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.94%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166597                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23722                       # DTB read hits
system.switch_cpus1.dtb.read_misses               327                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37542                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23268                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23393                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522857852                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135496                       # Number of instructions committed
system.switch_cpus1.committedOps               135496                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130179                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16017                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130179                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172855                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99155                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38651                       # number of memory refs
system.switch_cpus1.num_load_insts              24607                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3656332973.353505                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      866524878.646496                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191588                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808412                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19746                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2818      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86818     63.89%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25657     18.88%     84.93% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6420      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135882                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522857738                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520506738.609086                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2350999.390914                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82722                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34093                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88112                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15517                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170834                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49610                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161855                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162007                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523264994                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450937                       # Number of instructions committed
system.switch_cpus3.committedOps               450937                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433986                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8523                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46957                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433986                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624418                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294772                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171948                       # number of memory refs
system.switch_cpus3.num_load_insts              83562                       # Number of load instructions
system.switch_cpus3.num_store_insts             88386                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1645924221.087530                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2877340772.912469                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636120                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363880                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58349                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9715      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256532     56.83%     58.98% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.09% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85822     19.01%     78.41% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88453     19.59%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451420                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56270                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6898                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1378                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          754                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          624                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18565                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5437                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5515                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             130                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            58                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8032                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       276032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       531024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       208856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1358304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2960528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           16563                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            72843                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.259064                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.704824                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62127     85.29%     85.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5464      7.50%     92.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2393      3.29%     96.08% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2815      3.86%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     44      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              72843                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001986                       # Number of seconds simulated
sim_ticks                                  1986120500                       # Number of ticks simulated
final_tick                               2263975364500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               69568221                       # Simulator instruction rate (inst/s)
host_op_rate                                 69567733                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1129493802                       # Simulator tick rate (ticks/s)
host_mem_usage                                 764844                       # Number of bytes of host memory used
host_seconds                                     1.76                       # Real time elapsed on the host
sim_insts                                   122328272                       # Number of instructions simulated
sim_ops                                     122328272                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       114560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       201536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       414848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       599744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        17216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1365824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       114560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       414848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        543616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4277696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4277696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         6482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         9371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         66839                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              66839                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      2513443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      1868970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     57680287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    101472192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    208873530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    301967580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      4640202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      8668155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             687684358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2513443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     57680287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    208873530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      4640202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        273707461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2153794797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2153794797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2153794797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2513443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      1868970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     57680287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    101472192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    208873530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    301967580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      4640202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      8668155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2841479155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     229     40.60%     40.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72     12.77%     53.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.35%     53.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     53.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    260     46.10%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 564                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      229     42.96%     42.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72     13.51%     56.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.38%     56.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.19%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     229     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  533                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2153995000     98.22%     98.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.25%     98.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.00%     98.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     98.48% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               33388000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2193045500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.880769                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.945035                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  416     84.04%     84.04% # number of callpals executed
system.cpu0.kern.callpal::rdps                      6      1.21%     85.25% # number of callpals executed
system.cpu0.kern.callpal::rti                      73     14.75%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   495                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               75                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               94                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          451.743353                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               5568                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               94                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            59.234043                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   451.743353                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.882311                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.882311                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          447                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            61849                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           61849                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        18968                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          18968                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        10752                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10752                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          517                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          517                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          448                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          448                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        29720                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           29720                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        29720                       # number of overall hits
system.cpu0.dcache.overall_hits::total          29720                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          113                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          113                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           32                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           14                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           11                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          145                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           145                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          145                       # number of overall misses
system.cpu0.dcache.overall_misses::total          145                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        19081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        19081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        10784                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        10784                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        29865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        29865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        29865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        29865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005922                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005922                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002967                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002967                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.026365                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.026365                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.023965                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023965                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004855                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004855                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004855                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004855                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           42                       # number of writebacks
system.cpu0.dcache.writebacks::total               42                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              255                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              36208                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              255                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           141.992157                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          485                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           202521                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          202521                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       100878                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         100878                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       100878                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          100878                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       100878                       # number of overall hits
system.cpu0.icache.overall_hits::total         100878                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          255                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          255                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          255                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           255                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          255                       # number of overall misses
system.cpu0.icache.overall_misses::total          255                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       101133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       101133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       101133                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       101133                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       101133                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       101133                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002521                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002521                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002521                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002521                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002521                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002521                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          255                       # number of writebacks
system.cpu0.icache.writebacks::total              255                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       701                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     178     45.64%     45.64% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.51%     46.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.26%     46.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    209     53.59%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 390                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      178     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     177     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  358                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1669987000     99.19%     99.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     99.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.01%     99.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               13372000      0.79%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1683621500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.846890                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.917949                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      3.34%      3.58% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.48%      4.06% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  364     86.87%     90.93% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      0.95%     91.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.24%     92.12% # number of callpals executed
system.cpu1.kern.callpal::rti                      23      5.49%     97.61% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   419                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.724138                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65245000     50.73%     50.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            63368000     49.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5207                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.089481                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              91726                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5207                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.615902                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.089481                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.972831                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972831                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           198743                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          198743                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        52116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          52116                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        38165                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         38165                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          537                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          537                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          612                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          612                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        90281                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           90281                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        90281                       # number of overall hits
system.cpu1.dcache.overall_hits::total          90281                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3042                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3042                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2157                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2157                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           99                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           99                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           23                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5199                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5199                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5199                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5199                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        55158                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        55158                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        40322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        40322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          635                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          635                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        95480                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        95480                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        95480                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        95480                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.055151                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.055151                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.053494                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.053494                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.155660                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.155660                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.036220                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.036220                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.054451                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.054451                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.054451                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.054451                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3241                       # number of writebacks
system.cpu1.dcache.writebacks::total             3241                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2818                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.993682                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             439033                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2818                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           155.795955                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.036285                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.957397                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000071                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999917                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           523806                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          523806                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       257673                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         257673                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       257673                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          257673                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       257673                       # number of overall hits
system.cpu1.icache.overall_hits::total         257673                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2820                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2820                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2820                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2820                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2820                       # number of overall misses
system.cpu1.icache.overall_misses::total         2820                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       260493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       260493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       260493                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       260493                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       260493                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       260493                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010826                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010826                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010826                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010826                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010826                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010826                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2818                       # number of writebacks
system.cpu1.icache.writebacks::total             2818                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     223                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     13145                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2646     36.71%     36.71% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     65      0.90%     37.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.03%     37.64% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     37.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4493     62.34%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7207                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2643     49.37%     49.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      65      1.21%     50.59% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.04%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2642     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5353                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1655925500     75.51%     75.51% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                4647500      0.21%     75.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.00%     75.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     75.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              532307500     24.27%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          2193090500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998866                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.588026                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.742750                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::6                         3      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     11.11%     36.11% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.78%     38.89% # number of syscalls executed
system.cpu2.kern.syscall::33                        5     13.89%     52.78% # number of syscalls executed
system.cpu2.kern.syscall::45                        8     22.22%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.78%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.78%     80.56% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.78%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      5.56%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::92                        1      2.78%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.78%     94.44% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.78%     97.22% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.78%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    36                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  346      3.88%      3.93% # number of callpals executed
system.cpu2.kern.callpal::tbi                      10      0.11%      4.04% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6719     75.35%     79.39% # number of callpals executed
system.cpu2.kern.callpal::rdps                    340      3.81%     83.20% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     83.21% # number of callpals executed
system.cpu2.kern.callpal::rti                     420      4.71%     87.92% # number of callpals executed
system.cpu2.kern.callpal::callsys                  71      0.80%     88.72% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.03%     88.75% # number of callpals executed
system.cpu2.kern.callpal::rdunique               1002     11.24%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  8917                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              765                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                349                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                348                      
system.cpu2.kern.mode_good::user                  349                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.454902                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.625673                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2603855500     87.60%     87.60% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           368616500     12.40%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     346                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            39775                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          500.078981                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             917583                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            39775                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            23.069340                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    16.139077                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   483.939904                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.031522                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.945195                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.976717                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1983065                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1983065                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       563743                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         563743                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       343361                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        343361                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        11462                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11462                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12702                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12702                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       907104                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          907104                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       907104                       # number of overall hits
system.cpu2.dcache.overall_hits::total         907104                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        28600                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        28600                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        10242                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        10242                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1337                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1337                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           44                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        38842                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         38842                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        38842                       # number of overall misses
system.cpu2.dcache.overall_misses::total        38842                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       592343                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       592343                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       353603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       353603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        12799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        12799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12746                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12746                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       945946                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       945946                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       945946                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       945946                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.048283                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.048283                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028965                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028965                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.104461                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.104461                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.003452                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.003452                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.041062                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.041062                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.041062                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.041062                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22235                       # number of writebacks
system.cpu2.dcache.writebacks::total            22235                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            83325                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3194842                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            83325                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            38.341938                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    30.319523                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   481.680477                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.059218                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.940782                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          430                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6576029                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6576029                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      3163027                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3163027                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      3163027                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3163027                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      3163027                       # number of overall hits
system.cpu2.icache.overall_hits::total        3163027                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        83325                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        83325                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        83325                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         83325                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        83325                       # number of overall misses
system.cpu2.icache.overall_misses::total        83325                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      3246352                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3246352                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      3246352                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3246352                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      3246352                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3246352                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.025667                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.025667                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.025667                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.025667                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.025667                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.025667                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        83325                       # number of writebacks
system.cpu2.icache.writebacks::total            83325                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       100                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      30     34.09%     34.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      2.27%     36.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      3.41%     39.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     53     60.23%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  88                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       30     46.88%     46.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      3.12%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      4.69%     54.69% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      29     45.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   64                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1885092500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.02%     99.75% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4785000      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1890327000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.547170                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.727273                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.19%      3.19% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   80     85.11%     88.30% # number of callpals executed
system.cpu3.kern.callpal::rdps                      7      7.45%     95.74% # number of callpals executed
system.cpu3.kern.callpal::rti                       4      4.26%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    94                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                7                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              531                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          421.701862                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3477                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              531                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.548023                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   421.701862                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.823636                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.823636                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          419                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            16152                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           16152                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3656                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3656                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3289                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3289                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           42                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           40                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6945                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6945                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6945                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6945                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          428                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          428                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          253                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          253                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           20                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           18                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          681                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           681                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          681                       # number of overall misses
system.cpu3.dcache.overall_misses::total          681                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         4084                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4084                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7626                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7626                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7626                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7626                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.104799                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.104799                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.071429                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.071429                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.322581                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.322581                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.310345                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.310345                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.089300                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.089300                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.089300                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.089300                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          318                       # number of writebacks
system.cpu3.dcache.writebacks::total              318                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              985                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              59193                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              985                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            60.094416                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            44417                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           44417                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        20731                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          20731                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        20731                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           20731                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        20731                       # number of overall hits
system.cpu3.icache.overall_hits::total          20731                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          985                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          985                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          985                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           985                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          985                       # number of overall misses
system.cpu3.icache.overall_misses::total          985                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        21716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        21716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        21716                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        21716                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        21716                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        21716                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.045358                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.045358                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.045358                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.045358                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.045358                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.045358                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          985                       # number of writebacks
system.cpu3.icache.writebacks::total              985                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 427                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3559424                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        442                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1251                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1251                       # Transaction distribution
system.iobus.trans_dist::WriteReq               57061                       # Transaction distribution
system.iobus.trans_dist::WriteResp              57061                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       111512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       111512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  116624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5684                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3560544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3560544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3566228                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                55756                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                55756                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               501804                       # Number of tag accesses
system.iocache.tags.data_accesses              501804                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          140                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              140                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        55616                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        55616                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          140                       # number of demand (read+write) misses
system.iocache.demand_misses::total               140                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          140                       # number of overall misses
system.iocache.overall_misses::total              140                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          140                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            140                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        55616                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        55616                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          140                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             140                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          140                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            140                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55616                       # number of writebacks
system.iocache.writebacks::total                55616                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21458                       # number of replacements
system.l2.tags.tagsinuse                  8007.605622                       # Cycle average of tags in use
system.l2.tags.total_refs                       41051                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21458                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.913086                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3097.720253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        11.854967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        15.163016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         4.217470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         5.197652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        16.574039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        20.715595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        20.496473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         5.157767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    38.182050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    26.319677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   625.126947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   423.994497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  2288.986838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1252.603352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   109.833868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    45.461160                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.378140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.001447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.002502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.003213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.076309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.051757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.279417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.152906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.013407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.005549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977491                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          944                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2501                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994019                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1822136                       # Number of tag accesses
system.l2.tags.data_accesses                  1822136                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        25836                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25836                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        55212                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            55212                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         4381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4716                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1030                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        76838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              78886                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           50                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        25380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27080                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          177                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           53                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1030                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1688                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        76838                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29761                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          841                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          294                       # number of demand (read+write) hits
system.l2.demand_hits::total                   110682                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          177                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           53                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1030                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1688                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        76838                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29761                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          841                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          294                       # number of overall hits
system.l2.overall_hits::total                  110682                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1773                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         5725                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7674                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         6487                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8499                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1377                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         3733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5262                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           78                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           58                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1790                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3150                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         6487                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9458                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          144                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          270                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21435                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           78                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           58                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1790                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3150                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         6487                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9458                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          144                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          270                       # number of overall misses
system.l2.overall_misses::total                 21435                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        25836                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25836                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        55212                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        55212                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        10106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        83325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst          985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          87385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        29113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          255                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2820                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        83325                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39219                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst          985                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          564                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               132117                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          255                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2820                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        83325                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39219                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst          985                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          564                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              132117                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.653846                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.813559                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.760000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.854046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.566495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.852041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.619370                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.305882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.634752                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.077852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.146193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.097259                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.494949                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.498552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.128225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.279891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.162699                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.305882                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.522523                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.634752                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.651095                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.077852                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.241159                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.146193                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.478723                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162243                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.305882                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.522523                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.634752                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.651095                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.077852                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.241159                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.146193                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.478723                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162243                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11223                       # number of writebacks
system.l2.writebacks::total                     11223                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1111                       # Transaction distribution
system.membus.trans_dist::ReadResp              15012                       # Transaction distribution
system.membus.trans_dist::WriteReq               1445                       # Transaction distribution
system.membus.trans_dist::WriteResp              1445                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        66839                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9030                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              271                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             90                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             135                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7686                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13901                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         55616                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        55616                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       167128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       167128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        63563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        68675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 235803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3568384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3568384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2085760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2091444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5659828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            156129                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  156129    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156129                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               19898                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              11605                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               31503                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              11087                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          11087                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 4386174                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             101133                       # Number of instructions committed
system.switch_cpus0.committedOps               101133                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        97126                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               9119                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         6732                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               97126                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       123733                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        75256                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                31650                       # number of memory refs
system.switch_cpus0.num_load_insts              20042                       # Number of load instructions
system.switch_cpus0.num_store_insts             11608                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4274508.915569                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      111665.084431                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.025458                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.974542                       # Percentage of idle cycles
system.switch_cpus0.Branches                    17198                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          454      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            64383     63.66%     64.11% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              86      0.09%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           21669     21.43%     85.62% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          11612     11.48%     97.10% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2929      2.90%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            101133                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               55664                       # DTB read hits
system.switch_cpus1.dtb.read_misses               130                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           28506                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              40938                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16400                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               96602                       # DTB hits
system.switch_cpus1.dtb.data_misses               148                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           44906                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             131107                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         131228                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3366820                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             260335                       # Number of instructions committed
system.switch_cpus1.committedOps               260335                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       251936                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           349                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               6701                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        28108                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              251936                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  349                       # number of float instructions
system.switch_cpus1.num_int_register_reads       344910                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       179915                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                96936                       # number of memory refs
system.switch_cpus1.num_load_insts              55924                       # Number of load instructions
system.switch_cpus1.num_store_insts             41012                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3145929.493463                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      220890.506537                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.065608                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.934392                       # Percentage of idle cycles
system.switch_cpus1.Branches                    36812                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         4602      1.77%      1.77% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           153376     58.88%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             170      0.07%     60.71% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.02%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           56942     21.86%     82.59% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          41293     15.85%     98.44% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          4061      1.56%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            260493                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              602013                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1918                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          110637                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             366856                       # DTB write hits
system.switch_cpus2.dtb.write_misses              317                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  13                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          65544                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              968869                       # DTB hits
system.switch_cpus2.dtb.data_misses              2235                       # DTB misses
system.switch_cpus2.dtb.data_acv                   25                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          176181                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             832166                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1900                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         834066                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 4386415                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            3244092                       # Number of instructions committed
system.switch_cpus2.committedOps              3244092                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      3098550                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         17954                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             118854                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       326692                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             3098550                       # number of integer instructions
system.switch_cpus2.num_fp_insts                17954                       # number of float instructions
system.switch_cpus2.num_int_register_reads      4228221                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      2352485                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        10116                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         9979                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               975981                       # number of memory refs
system.switch_cpus2.num_load_insts             607749                       # Number of load instructions
system.switch_cpus2.num_store_insts            368232                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      799704.303300                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      3586710.696700                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.817686                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.182314                       # Percentage of idle cycles
system.switch_cpus2.Branches                   479731                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        73304      2.26%      2.26% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          2087884     64.31%     66.57% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            9775      0.30%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           4613      0.14%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              5      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           1949      0.06%     67.08% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     67.08% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            652      0.02%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          629623     19.39%     86.49% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         369382     11.38%     97.87% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         69164      2.13%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           3246352                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                4133                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              19                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3610                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7743                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              19                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1228                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1228                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 3780661                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              21714                       # Number of instructions committed
system.switch_cpus3.committedOps                21714                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20988                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                934                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2100                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20988                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        28863                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14821                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7775                       # number of memory refs
system.switch_cpus3.num_load_insts               4152                       # Number of load instructions
system.switch_cpus3.num_store_insts              3623                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3759999.018613                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      20661.981387                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.005465                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.994535                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3309                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          221      1.02%      1.02% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            13105     60.35%     61.36% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              48      0.22%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4265     19.64%     81.28% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3628     16.71%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           438      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             21716                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       266808                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       118477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        56916                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1381                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1081                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          300                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1111                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            122149                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1445                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1445                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25836                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        55212                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10174                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             214                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            96                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            310                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12470                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         87385                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33653                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       219077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       115005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                363970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        27072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        13334                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       315008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       542880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8688128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3992202                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        96000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        62644                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13737268                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          132970                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           402334                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.335870                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.752922                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 316679     78.71%     78.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  55851     13.88%     92.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  10148      2.52%     95.11% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  19639      4.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             402334                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.784044                       # Number of seconds simulated
sim_ticks                                784043728000                       # Number of ticks simulated
final_tick                               3048019092500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2842421                       # Simulator instruction rate (inst/s)
host_op_rate                                  2842421                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              418502800                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768940                       # Number of bytes of host memory used
host_seconds                                  1873.45                       # Real time elapsed on the host
sim_insts                                  5325131628                       # Number of instructions simulated
sim_ops                                    5325131628                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      8210560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    152633024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      7576320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    165216832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      7801088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    213936384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      6080320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    144969344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          706423872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      8210560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      7576320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      7801088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      6080320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29668288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    479941696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       479941696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       128290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2384891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       118380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      2581513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       121892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      3342756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        95005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      2265146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11037873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       7499089                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7499089                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     10472069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    194674122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      9663135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    210724002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      9949812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    272862822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      7755078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    184899565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             901000603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     10472069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      9663135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      9949812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      7755078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37840094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       612136388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            612136388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       612136388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     10472069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    194674122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      9663135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    210724002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      9949812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    272862822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      7755078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    184899565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1513136992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     363                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    164996                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   12202     33.78%     33.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.06%     33.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    803      2.22%     36.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    711      1.97%     38.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  22387     61.97%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               36123                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    12202     47.34%     47.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.08%     47.42% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     803      3.12%     50.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     711      2.76%     53.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   12037     46.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                25773                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            781756841500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               39347000      0.01%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              100358000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2141465500      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        784039512000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.537678                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.713479                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      0.78%      0.78% # number of syscalls executed
system.cpu0.kern.syscall::17                        8      6.25%      7.03% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      0.78%      7.81% # number of syscalls executed
system.cpu0.kern.syscall::73                        2      1.56%      9.38% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      1.56%     10.94% # number of syscalls executed
system.cpu0.kern.syscall::75                      114     89.06%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   128                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  698      0.94%      0.94% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1817      2.44%      3.37% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.00%      3.38% # number of callpals executed
system.cpu0.kern.callpal::swpipl                29945     40.15%     43.53% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1851      2.48%     46.01% # number of callpals executed
system.cpu0.kern.callpal::rti                    4648      6.23%     52.25% # number of callpals executed
system.cpu0.kern.callpal::callsys                2748      3.68%     55.93% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.00%     55.93% # number of callpals executed
system.cpu0.kern.callpal::rdunique              32862     44.07%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 74575                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             6462                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               4323                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               4322                      
system.cpu0.kern.mode_good::user                 4323                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.668833                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.801576                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      132676182000     16.87%     16.87% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        653580097000     83.13%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1817                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          5072183                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.177582                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          277689085                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5072183                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            54.747450                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   504.177582                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.984722                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984722                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        570615167                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       570615167                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    219623590                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      219623590                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     57939176                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      57939176                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        42775                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        42775                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        44387                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        44387                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    277562766                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       277562766                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    277562766                       # number of overall hits
system.cpu0.dcache.overall_hits::total      277562766                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      3850217                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3850217                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1243179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1243179                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        10903                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        10903                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         8901                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8901                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      5093396                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5093396                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      5093396                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5093396                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    223473807                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    223473807                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     59182355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     59182355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        53678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        53678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        53288                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        53288                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    282656162                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    282656162                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    282656162                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    282656162                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017229                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.021006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021006                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.203119                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.203119                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.167036                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.167036                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018020                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018020                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018020                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018020                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      2982957                       # number of writebacks
system.cpu0.dcache.writebacks::total          2982957                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           383514                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1313742216                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           383514                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3425.539135                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       2630308276                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      2630308276                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1314578867                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1314578867                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1314578867                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1314578867                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1314578867                       # number of overall hits
system.cpu0.icache.overall_hits::total     1314578867                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       383514                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       383514                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       383514                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        383514                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       383514                       # number of overall misses
system.cpu0.icache.overall_misses::total       383514                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1314962381                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1314962381                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1314962381                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1314962381                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1314962381                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1314962381                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000292                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000292                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000292                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000292                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000292                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000292                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       383514                       # number of writebacks
system.cpu0.icache.writebacks::total           383514                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     422                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    143179                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    7039     31.79%     31.79% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    803      3.63%     35.42% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    502      2.27%     37.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  13795     62.31%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               22139                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     7039     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     803      5.30%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     502      3.31%     55.03% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    6820     44.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                15164                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            783040672000     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               39347000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               82456000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1017225000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        784179700000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.494382                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.684945                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      0.96%      0.96% # number of syscalls executed
system.cpu1.kern.syscall::74                        8      7.69%      8.65% # number of syscalls executed
system.cpu1.kern.syscall::75                       95     91.35%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   104                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  465      0.88%      0.88% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  720      1.36%      2.23% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.01%      2.24% # number of callpals executed
system.cpu1.kern.callpal::swpipl                18447     34.75%     36.99% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1846      3.48%     40.46% # number of callpals executed
system.cpu1.kern.callpal::rti                    2388      4.50%     44.96% # number of callpals executed
system.cpu1.kern.callpal::callsys                 633      1.19%     46.16% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.01%     46.16% # number of callpals executed
system.cpu1.kern.callpal::rdunique              28581     53.84%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 53088                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2608                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               2048                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                500                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               2197                      
system.cpu1.kern.mode_good::user                 2048                      
system.cpu1.kern.mode_good::idle                  149                      
system.cpu1.kern.mode_switch_good::kernel     0.842408                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.298000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.852211                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2005117000      0.26%      0.26% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        666690824000     84.85%     85.11% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        116991387000     14.89%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     720                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          5093341                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          505.060660                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          282018316                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5093341                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            55.370005                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   505.060660                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.986447                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986447                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        579392401                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       579392401                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    223281469                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      223281469                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     58696081                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      58696081                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21906                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21906                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        24199                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24199                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    281977550                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       281977550                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    281977550                       # number of overall hits
system.cpu1.dcache.overall_hits::total      281977550                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      3871571                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3871571                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1237083                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1237083                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         5720                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5720                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3286                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3286                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      5108654                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5108654                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      5108654                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5108654                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    227153040                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    227153040                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     59933164                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     59933164                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        27626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        27626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        27485                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        27485                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    287086204                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    287086204                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    287086204                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    287086204                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017044                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017044                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.020641                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020641                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.207051                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.207051                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.119556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.119556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017795                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017795                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017795                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017795                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      2939690                       # number of writebacks
system.cpu1.dcache.writebacks::total          2939690                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           249171                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1336334687                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           249171                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5363.122863                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2675449545                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2675449545                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   1337351016                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1337351016                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   1337351016                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1337351016                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   1337351016                       # number of overall hits
system.cpu1.icache.overall_hits::total     1337351016                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       249171                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       249171                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       249171                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        249171                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       249171                       # number of overall misses
system.cpu1.icache.overall_misses::total       249171                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   1337600187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1337600187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   1337600187                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1337600187                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   1337600187                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1337600187                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000186                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000186                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000186                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000186                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000186                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000186                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       249171                       # number of writebacks
system.cpu1.icache.writebacks::total           249171                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     489                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    640778                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    9651     31.29%     31.29% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    128      0.42%     31.71% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    803      2.60%     34.31% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    550      1.78%     36.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  19711     63.91%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               30843                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     9651     46.72%     46.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     128      0.62%     47.34% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     803      3.89%     51.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     550      2.66%     53.89% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    9525     46.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                20657                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            782014956500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                9152000      0.00%     99.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               39347000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               79036500      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1783700500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        783926192500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.483233                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.669747                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.58%      0.58% # number of syscalls executed
system.cpu2.kern.syscall::4                         1      0.58%      1.16% # number of syscalls executed
system.cpu2.kern.syscall::17                        3      1.74%      2.91% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.58%      3.49% # number of syscalls executed
system.cpu2.kern.syscall::71                        8      4.65%      8.14% # number of syscalls executed
system.cpu2.kern.syscall::74                       29     16.86%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::75                      129     75.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   172                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  730      1.15%      1.15% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 1016      1.59%      2.74% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.01%      2.75% # number of callpals executed
system.cpu2.kern.callpal::swpipl                26509     41.60%     44.35% # number of callpals executed
system.cpu2.kern.callpal::rdps                   2115      3.32%     47.67% # number of callpals executed
system.cpu2.kern.callpal::rti                    2937      4.61%     52.28% # number of callpals executed
system.cpu2.kern.callpal::callsys                 736      1.16%     53.43% # number of callpals executed
system.cpu2.kern.callpal::imb                       4      0.01%     53.44% # number of callpals executed
system.cpu2.kern.callpal::rdunique              29666     46.56%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 63717                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             3954                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2600                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2601                      
system.cpu2.kern.mode_good::user                 2600                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.657815                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.793561                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       68918389500      8.79%      8.79% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        715003927000     91.21%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    1016                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          5891851                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          507.836918                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          310094217                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5891851                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            52.631035                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   507.836918                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.991869                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.991869                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        637943807                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       637943807                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    241038981                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      241038981                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     68982261                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      68982261                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        32829                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        32829                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        36904                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        36904                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    310021242                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       310021242                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    310021242                       # number of overall hits
system.cpu2.dcache.overall_hits::total      310021242                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      4644548                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4644548                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1266308                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1266308                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         8921                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         8921                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         4720                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         4720                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      5910856                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5910856                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      5910856                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5910856                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    245683529                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    245683529                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     70248569                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     70248569                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        41750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        41750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        41624                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        41624                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    315932098                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    315932098                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    315932098                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    315932098                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018905                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018905                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.018026                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.018026                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.213677                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.213677                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.113396                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.113396                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018709                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018709                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018709                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018709                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      3727558                       # number of writebacks
system.cpu2.dcache.writebacks::total          3727558                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           337157                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1435237225                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           337157                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          4256.880993                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2874468061                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2874468061                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1436728295                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1436728295                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1436728295                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1436728295                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1436728295                       # number of overall hits
system.cpu2.icache.overall_hits::total     1436728295                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       337157                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       337157                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       337157                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        337157                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       337157                       # number of overall misses
system.cpu2.icache.overall_misses::total       337157                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1437065452                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1437065452                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1437065452                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1437065452                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1437065452                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1437065452                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000235                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000235                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       337157                       # number of writebacks
system.cpu2.icache.writebacks::total           337157                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     538                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    153616                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   15656     38.72%     38.72% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    803      1.99%     40.70% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    983      2.43%     43.13% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  22994     56.87%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               40436                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    15656     47.15%     47.15% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     803      2.42%     49.57% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     983      2.96%     52.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   15761     47.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                33203                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            782325588000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               39347000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              110001000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1704743000      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        784179679000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.685440                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.821125                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         3      2.65%      2.65% # number of syscalls executed
system.cpu3.kern.syscall::4                        19     16.81%     19.47% # number of syscalls executed
system.cpu3.kern.syscall::17                        8      7.08%     26.55% # number of syscalls executed
system.cpu3.kern.syscall::71                        3      2.65%     29.20% # number of syscalls executed
system.cpu3.kern.syscall::73                        3      2.65%     31.86% # number of syscalls executed
system.cpu3.kern.syscall::74                       65     57.52%     89.38% # number of syscalls executed
system.cpu3.kern.syscall::75                       12     10.62%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   113                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  393      0.54%      0.54% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 1113      1.54%      2.08% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.01%      2.09% # number of callpals executed
system.cpu3.kern.callpal::swpipl                36117     49.98%     52.07% # number of callpals executed
system.cpu3.kern.callpal::rdps                   4991      6.91%     58.98% # number of callpals executed
system.cpu3.kern.callpal::rti                    2904      4.02%     62.99% # number of callpals executed
system.cpu3.kern.callpal::callsys                 830      1.15%     64.14% # number of callpals executed
system.cpu3.kern.callpal::imb                       4      0.01%     64.15% # number of callpals executed
system.cpu3.kern.callpal::rdunique              25907     35.85%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 72263                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             4017                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               2397                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               2397                      
system.cpu3.kern.mode_good::user                 2397                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.596714                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.747428                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      236739534000     30.12%     30.12% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        549237803000     69.88%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    1113                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          4449207                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          504.588771                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          235979742                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4449207                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            53.038607                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   504.588771                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.985525                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.985525                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        485367350                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       485367350                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    185856741                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      185856741                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     49996329                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      49996329                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        59203                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        59203                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        64020                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        64020                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    235853070                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       235853070                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    235853070                       # number of overall hits
system.cpu3.dcache.overall_hits::total      235853070                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      3308455                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3308455                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      1152324                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1152324                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        10383                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        10383                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         4743                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4743                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      4460779                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4460779                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      4460779                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4460779                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    189165196                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    189165196                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     51148653                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     51148653                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        69586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        69586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        68763                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68763                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    240313849                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    240313849                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    240313849                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    240313849                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.017490                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017490                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.022529                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.022529                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.149211                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.149211                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.068976                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.068976                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.018562                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018562                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.018562                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.018562                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      2597288                       # number of writebacks
system.cpu3.dcache.writebacks::total          2597288                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           303808                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1113376683                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           303808                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3664.737871                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          473                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       2228236048                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      2228236048                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   1113662312                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1113662312                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   1113662312                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1113662312                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   1113662312                       # number of overall hits
system.cpu3.icache.overall_hits::total     1113662312                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       303808                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       303808                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       303808                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        303808                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       303808                       # number of overall misses
system.cpu3.icache.overall_misses::total       303808                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   1113966120                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1113966120                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   1113966120                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1113966120                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   1113966120                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1113966120                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000273                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000273                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000273                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000273                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000273                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000273                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       303808                       # number of writebacks
system.cpu3.icache.writebacks::total           303808                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 914                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  7507968                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        919                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1668                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1668                       # Transaction distribution
system.iobus.trans_dist::WriteReq              127374                       # Transaction distribution
system.iobus.trans_dist::WriteResp             127374                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        16376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        22966                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       235118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       235118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  258084                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        65504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        69589                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      7509944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      7509944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  7579533                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               117559                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               117559                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1058031                       # Number of tag accesses
system.iocache.tags.data_accesses             1058031                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          247                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              247                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       117312                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       117312                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          247                       # number of demand (read+write) misses
system.iocache.demand_misses::total               247                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          247                       # number of overall misses
system.iocache.overall_misses::total              247                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          247                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            247                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       117312                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       117312                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          247                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             247                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          247                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            247                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          117312                       # number of writebacks
system.iocache.writebacks::total               117312                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  11531764                       # number of replacements
system.l2.tags.tagsinuse                  8028.607531                       # Cycle average of tags in use
system.l2.tags.total_refs                    25482044                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11531764                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.209726                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3605.300273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.081401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.187751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.017213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.046154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.184488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.207115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.236673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.058713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    82.270698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   908.038231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    79.485856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   988.514476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   114.736035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1405.944493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    69.069552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   774.228408                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.440100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.010043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.110845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.120668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.014006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.171624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.008431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.094510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980055                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8063                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984253                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 351258797                       # Number of tag accesses
system.l2.tags.data_accesses                351258797                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     12247493                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12247493                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       542656                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           542656                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         2211                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          376                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          546                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          661                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3794                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          979                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          187                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          204                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1434                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        37612                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        21336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        32186                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        34488                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                125622                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       255224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       130791                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       215260                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst       208803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             810078                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      2640509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      2495886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      2520252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      2148090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9804737                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       255224                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      2678121                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       130791                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2517222                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       215260                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      2552438                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       208803                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      2182578                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10740437                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       255224                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      2678121                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       130791                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2517222                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       215260                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      2552438                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       208803                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      2182578                       # number of overall hits
system.l2.overall_hits::total                10740437                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         1970                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1237                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1463                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         2486                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7156                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          963                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          535                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          491                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          584                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2573                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data      1188867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data      1210368                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      1225736                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data      1108614                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4733585                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       128290                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       118380                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       121897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        95005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           463572                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      1196102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      1371309                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      2117181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data      1156643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5841235                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       128290                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2384969                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       118380                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      2581677                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       121897                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      3342917                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        95005                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      2265257                       # number of demand (read+write) misses
system.l2.demand_misses::total               11038392                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       128290                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2384969                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       118380                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      2581677                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       121897                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      3342917                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        95005                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      2265257                       # number of overall misses
system.l2.overall_misses::total              11038392                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     12247493                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12247493                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       542656                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       542656                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         4181                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1613                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         2009                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3147                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10950                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1942                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          722                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          695                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          648                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4007                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1226479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1231704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1257922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      1143102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4859207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       383514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       249171                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       337157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       303808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1273650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      3836611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      3867195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      4637433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      3304733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15645972                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       383514                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      5063090                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       249171                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      5098899                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       337157                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      5895355                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       303808                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      4447835                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21778829                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       383514                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      5063090                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       249171                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      5098899                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       337157                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      5895355                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       303808                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      4447835                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21778829                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.471179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.766894                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.728223                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.789959                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.653516                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.495881                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.740997                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.706475                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.901235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.642126                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.969333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.982678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.974413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.969829                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.974148                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.334512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.475095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.361544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.312714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.363971                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.311760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.354600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.456542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.349996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.373338                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.334512                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.471050                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.475095                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.506320                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.361544                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.567043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.312714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.509294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.506840                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.334512                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.471050                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.475095                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.506320                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.361544                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.567043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.312714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.509294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.506840                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              7381777                       # number of writebacks
system.l2.writebacks::total                   7381777                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1421                       # Transaction distribution
system.membus.trans_dist::ReadResp            6306475                       # Transaction distribution
system.membus.trans_dist::WriteReq              10062                       # Transaction distribution
system.membus.trans_dist::WriteResp             10062                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7499089                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3401593                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            31647                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20216                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           10057                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4737831                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4733257                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6305054                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        117312                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       117312                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       352430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       352430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        22966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32925992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     32948958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33301388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      7523776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      7523776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        69589                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1178869824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1178939413                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1186463189                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          22124525                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                22124525    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            22124525                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           223474594                       # DTB read hits
system.switch_cpus0.dtb.read_misses             65761                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       221957434                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           59235315                       # DTB write hits
system.switch_cpus0.dtb.write_misses            12327                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       58067171                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           282709909                       # DTB hits
system.switch_cpus0.dtb.data_misses             78088                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       280024605                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1307721899                       # ITB hits
system.switch_cpus0.itb.fetch_misses            10803                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1307732702                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1568087819                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1314884293                       # Number of instructions committed
system.switch_cpus0.committedOps           1314884293                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   1078026734                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     226497966                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            2940353                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     90671939                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          1078026734                       # number of integer instructions
system.switch_cpus0.num_fp_insts            226497966                       # number of float instructions
system.switch_cpus0.num_int_register_reads   1767688082                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    867251996                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    255287657                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    184675827                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            282848761                       # number of memory refs
system.switch_cpus0.num_load_insts          223593460                       # Number of load instructions
system.switch_cpus0.num_store_insts          59255301                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      253114693.593739                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1314973125.406261                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.838584                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.161416                       # Percentage of idle cycles
system.switch_cpus0.Branches                112546873                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     85468102      6.50%      6.50% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        778779081     59.22%     65.72% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        26040903      1.98%     67.70% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       87465874      6.65%     74.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        8123112      0.62%     74.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        2499692      0.19%     75.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      37902562      2.88%     78.05% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        4661606      0.35%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       223679245     17.01%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       59259639      4.51%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       1082565      0.08%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1314962381                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           227137431                       # DTB read hits
system.switch_cpus1.dtb.read_misses             66135                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       226380797                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           59961328                       # DTB write hits
system.switch_cpus1.dtb.write_misses            12626                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       59266584                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           287098759                       # DTB hits
system.switch_cpus1.dtb.data_misses             78761                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       285647381                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         1333713090                       # ITB hits
system.switch_cpus1.itb.fetch_misses            10026                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     1333723116                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1568359822                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         1337521426                       # Number of instructions committed
system.switch_cpus1.committedOps           1337521426                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   1096532314                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     230106111                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            2784384                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     92213185                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          1096532314                       # number of integer instructions
system.switch_cpus1.num_fp_insts            230106111                       # number of float instructions
system.switch_cpus1.num_int_register_reads   1798159504                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    882473291                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    259238968                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    187691147                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            287224796                       # number of memory refs
system.switch_cpus1.num_load_insts          227246913                       # Number of load instructions
system.switch_cpus1.num_store_insts          59977883                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      230517697.386039                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1337842124.613961                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.853020                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.146980                       # Percentage of idle cycles
system.switch_cpus1.Branches                114183468                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     87301672      6.53%      6.53% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        792711525     59.26%     65.79% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        26456537      1.98%     67.77% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     67.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       88891144      6.65%     74.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        8235933      0.62%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        2532888      0.19%     75.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      38494423      2.88%     78.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        4708581      0.35%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       227299554     16.99%     95.44% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       59979223      4.48%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        988707      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1337600187                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           245627114                       # DTB read hits
system.switch_cpus2.dtb.read_misses            543399                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       244852619                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           70291363                       # DTB write hits
system.switch_cpus2.dtb.write_misses            20635                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       69038176                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           315918477                       # DTB hits
system.switch_cpus2.dtb.data_misses            564034                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       313890795                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1430453640                       # ITB hits
system.switch_cpus2.itb.fetch_misses            11630                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1430465270                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1567852923                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1436501418                       # Number of instructions committed
system.switch_cpus2.committedOps           1436501418                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   1163043096                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     273121546                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            5801631                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     96861804                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          1163043096                       # number of integer instructions
system.switch_cpus2.num_fp_insts            273121546                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1923323975                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    921141932                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    307141721                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    222092576                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            316586738                       # number of memory refs
system.switch_cpus2.num_load_insts          246269693                       # Number of load instructions
system.switch_cpus2.num_store_insts          70317045                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      130991231.984458                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1436861691.015542                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.916452                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.083548                       # Percentage of idle cycles
system.switch_cpus2.Branches                122523579                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     95131201      6.62%      6.62% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        825271858     57.43%     64.05% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        26392004      1.84%     65.88% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      103354904      7.19%     73.08% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       11028431      0.77%     73.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        3242824      0.23%     74.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      43518983      3.03%     77.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        6557227      0.46%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       246353563     17.14%     94.70% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       70320602      4.89%     99.59% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       5893855      0.41%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1437065452                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           189192514                       # DTB read hits
system.switch_cpus3.dtb.read_misses             58550                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       187137295                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           51217262                       # DTB write hits
system.switch_cpus3.dtb.write_misses            11351                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       48714668                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           240409776                       # DTB hits
system.switch_cpus3.dtb.data_misses             69901                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       235851963                       # DTB accesses
system.switch_cpus3.itb.fetch_hits         1099024260                       # ITB hits
system.switch_cpus3.itb.fetch_misses            10037                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses     1099034297                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1568359896                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         1113896219                       # Number of instructions committed
system.switch_cpus3.committedOps           1113896219                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    914976094                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     189827740                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            2589031                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     77237702                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           914976094                       # number of integer instructions
system.switch_cpus3.num_fp_insts            189827740                       # number of float instructions
system.switch_cpus3.num_int_register_reads   1496548933                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    735519625                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    214017770                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    154745621                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            240527172                       # number of memory refs
system.switch_cpus3.num_load_insts          189293412                       # Number of load instructions
system.switch_cpus3.num_store_insts          51233760                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      454190734.532550                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1114169161.467450                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.710404                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.289596                       # Percentage of idle cycles
system.switch_cpus3.Branches                 95752277                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     71893116      6.45%      6.45% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        660515909     59.29%     65.75% # Class of executed instruction
system.switch_cpus3.op_class::IntMult        21991732      1.97%     67.72% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     67.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       73348373      6.58%     74.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        6820160      0.61%     74.92% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        2103474      0.19%     75.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      31751901      2.85%     77.96% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        3915923      0.35%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       189408772     17.00%     95.31% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       51237340      4.60%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        979420      0.09%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1113966120                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     43685144                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     21125589                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2501972                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         868967                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       616949                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       252018                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1421                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          16985789                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10062                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12247493                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       542656                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7271039                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           35113                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         21650                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          56763                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4863781                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4863781                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1273650                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15710718                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       924873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     15025091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       587122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     15086521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       818292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     17470153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       759669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     13222257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              63893978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     34646976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    516618161                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     21628864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    515180216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     30792640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    617008348                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     29175104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    451870352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2216920661                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11766882                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         55463509                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.125068                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480858                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51026766     92.00%     92.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2738167      4.94%     96.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 973580      1.76%     98.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 648660      1.17%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  76304      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     32      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55463509                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000938                       # Number of seconds simulated
sim_ticks                                   937948000                       # Number of ticks simulated
final_tick                               3048957040500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             6400152362                       # Simulator instruction rate (inst/s)
host_op_rate                               6400058321                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1126857967                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768940                       # Number of bytes of host memory used
host_seconds                                     0.83                       # Real time elapsed on the host
sim_insts                                  5327060518                       # Number of instructions simulated
sim_ops                                    5327060518                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       232960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       435648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        24192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        76160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        88256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       553216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1410560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       232960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        24192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        88256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        345536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       700928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          700928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         6807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         8644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10952                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    248371978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    464469246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     25792475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     81198531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     94094769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    589815214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       136468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1503878680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    248371978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     25792475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     94094769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       136468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        368395689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       747299424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            747299424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       747299424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    248371978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    464469246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     25792475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     81198531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     94094769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    589815214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       136468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2251178104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      4218                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1112     45.86%     45.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      3.79%     49.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.04%     49.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.04%     49.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1219     50.27%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2425                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1112     47.99%     47.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      3.97%     51.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.04%     52.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     52.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1111     47.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2317                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               625248000     76.78%     76.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.85%     77.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     77.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     77.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              181957000     22.34%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           814318500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.911403                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.955464                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      5.88%      5.88% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      5.88%     11.76% # number of syscalls executed
system.cpu0.kern.syscall::4                         5     29.41%     41.18% # number of syscalls executed
system.cpu0.kern.syscall::6                         2     11.76%     52.94% # number of syscalls executed
system.cpu0.kern.syscall::19                        2     11.76%     64.71% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      5.88%     70.59% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      5.88%     76.47% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      5.88%     82.35% # number of syscalls executed
system.cpu0.kern.syscall::73                        2     11.76%     94.12% # number of syscalls executed
system.cpu0.kern.syscall::130                       1      5.88%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    17                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   27      0.86%      0.89% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.06%      0.96% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2186     69.75%     70.71% # number of callpals executed
system.cpu0.kern.callpal::rdps                     10      0.32%     71.03% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.03%     71.06% # number of callpals executed
system.cpu0.kern.callpal::rti                     145      4.63%     75.69% # number of callpals executed
system.cpu0.kern.callpal::callsys                  28      0.89%     76.58% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.16%     76.74% # number of callpals executed
system.cpu0.kern.callpal::rdunique                729     23.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  3134                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              173                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 51                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 52                      
system.cpu0.kern.mode_good::user                   51                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.300578                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.459821                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         455089500     68.33%     68.33% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           210884500     31.67%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      27                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            14472                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          478.943109                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             398333                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            14845                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.832806                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   478.943109                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.935436                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.935436                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          373                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           792907                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          792907                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       229899                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         229899                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       130914                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        130914                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         6556                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6556                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7107                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7107                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       360813                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          360813                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       360813                       # number of overall hits
system.cpu0.dcache.overall_hits::total         360813                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10176                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10176                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3838                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3838                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          668                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          668                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           27                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14014                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14014                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14014                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14014                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       240075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       240075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       134752                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       134752                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7134                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7134                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       374827                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       374827                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       374827                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       374827                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.042387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.042387                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.028482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.028482                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.092470                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.092470                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.003785                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003785                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.037388                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037388                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.037388                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037388                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9918                       # number of writebacks
system.cpu0.dcache.writebacks::total             9918                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             8935                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.950129                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2263652                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             9447                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           239.615963                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.950129                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999903                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999903                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2664552                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2664552                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1318866                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1318866                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1318866                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1318866                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1318866                       # number of overall hits
system.cpu0.icache.overall_hits::total        1318866                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         8940                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8940                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         8940                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8940                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         8940                       # number of overall misses
system.cpu0.icache.overall_misses::total         8940                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1327806                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1327806                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1327806                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1327806                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1327806                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1327806                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006733                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006733                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006733                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006733                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006733                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006733                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         8935                       # number of writebacks
system.cpu0.icache.writebacks::total             8935                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       807                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      99     44.80%     44.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.45%     45.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.36%     46.61% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    118     53.39%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 221                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       99     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.50%     49.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.49%     51.24% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      98     48.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  201                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               970246000     99.35%     99.35% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.35% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.04%     99.39% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5947000      0.61%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           976603000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.830508                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.909502                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.34%      0.34% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.73%     20.07% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      1.36%     21.43% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  148     50.34%     71.77% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.02%     72.79% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.81%     96.60% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.06%     99.66% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.34%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   294                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          60327500      6.54%      6.54% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8194500      0.89%      7.42% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           854452500     92.58%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2027                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          425.944980                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              47583                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2488                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            19.125000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   425.944980                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.831924                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.831924                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            83916                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           83916                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        23550                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          23550                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        13910                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         13910                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          446                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          446                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          468                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          468                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        37460                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           37460                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        37460                       # number of overall hits
system.cpu1.dcache.overall_hits::total          37460                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1615                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1615                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          754                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          754                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           42                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           19                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2369                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2369                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2369                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2369                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        25165                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        25165                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        14664                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        14664                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          487                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          487                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        39829                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        39829                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        39829                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        39829                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.064176                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.064176                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.051418                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.051418                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.086066                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.086066                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.039014                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.039014                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.059479                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.059479                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.059479                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.059479                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1116                       # number of writebacks
system.cpu1.dcache.writebacks::total             1116                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1412                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1209916                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1924                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           628.854470                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           281392                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          281392                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       138578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         138578                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       138578                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          138578                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       138578                       # number of overall hits
system.cpu1.icache.overall_hits::total         138578                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1412                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1412                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1412                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1412                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1412                       # number of overall misses
system.cpu1.icache.overall_misses::total         1412                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       139990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       139990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       139990                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       139990                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       139990                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       139990                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010086                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010086                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010086                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010086                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010086                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010086                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1412                       # number of writebacks
system.cpu1.icache.writebacks::total             1412                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1216                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     249     49.31%     49.31% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.20%     49.50% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.20%     49.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    254     50.30%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 505                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      247     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     246     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  495                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1041339000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     98.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     98.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               13792500      1.31%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1055292500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.991968                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.968504                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.980198                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    12                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    3      0.52%      0.52% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   53      9.14%      9.66% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  402     69.31%     78.97% # number of callpals executed
system.cpu2.kern.callpal::rdps                      3      0.52%     79.48% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.17%     79.66% # number of callpals executed
system.cpu2.kern.callpal::rti                     101     17.41%     97.07% # number of callpals executed
system.cpu2.kern.callpal::callsys                  15      2.59%     99.66% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   580                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 96                      
system.cpu2.kern.mode_good::user                   97                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         983660500     92.87%     92.87% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            75508000      7.13%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            12551                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          434.701599                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             189701                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            13063                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.522009                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   434.701599                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.849027                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.849027                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          458                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           362257                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          362257                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        78074                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          78074                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        81539                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         81539                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1131                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1131                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1243                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1243                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       159613                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          159613                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       159613                       # number of overall hits
system.cpu2.dcache.overall_hits::total         159613                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         5693                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         5693                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         6928                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         6928                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          140                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           22                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12621                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12621                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12621                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12621                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        83767                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        83767                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        88467                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        88467                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1265                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1265                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       172234                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       172234                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       172234                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       172234                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.067962                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.067962                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.078312                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.078312                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.110149                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.110149                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.017391                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.017391                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.073278                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.073278                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.073278                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.073278                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8337                       # number of writebacks
system.cpu2.dcache.writebacks::total             8337                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4563                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999439                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1965759                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5075                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           387.341675                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999439                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           925693                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          925693                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       455999                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         455999                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       455999                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          455999                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       455999                       # number of overall hits
system.cpu2.icache.overall_hits::total         455999                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         4565                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4565                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         4565                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4565                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         4565                       # number of overall misses
system.cpu2.icache.overall_misses::total         4565                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       460564                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       460564                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       460564                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       460564                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       460564                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       460564                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009912                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009912                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009912                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009912                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009912                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009912                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         4563                       # number of writebacks
system.cpu2.icache.writebacks::total             4563                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               975763000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                 563500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           976540000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu3.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu3.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    19                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                3                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          374.907469                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              15808                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              348                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            45.425287                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   374.907469                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.732241                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.732241                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             1351                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            1351                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data          413                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total            413                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data          230                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           230                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            8                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            3                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          643                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             643                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          643                       # number of overall hits
system.cpu3.dcache.overall_hits::total            643                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            6                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            5                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            6                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data           11                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data           11                       # number of overall misses
system.cpu3.dcache.overall_misses::total           11                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data          419                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total          419                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          654                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          654                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          654                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          654                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014320                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014320                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.021277                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.021277                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.016820                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016820                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.016820                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016820                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dcache.writebacks::total                1                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                2                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             298937                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              514                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           581.589494                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          505                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             3854                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            3854                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst         1924                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           1924                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst         1924                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            1924                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst         1924                       # number of overall hits
system.cpu3.icache.overall_hits::total           1924                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::total            2                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst         1926                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         1926                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst         1926                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         1926                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst         1926                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         1926                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001038                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu3.icache.writebacks::total                2                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 398                       # Transaction distribution
system.iobus.trans_dist::WriteResp                398                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2336                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     22313                       # number of replacements
system.l2.tags.tagsinuse                  8076.416878                       # Cycle average of tags in use
system.l2.tags.total_refs                       78469                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30271                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.592217                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2387.847293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1752.168860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2179.733112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   115.043091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   187.109931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   248.089011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   438.383643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   321.507812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   446.534126                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.291485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.213888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.266081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.014043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.022841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.030284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.053514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.039247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.054509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985891                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7958                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          869                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.971436                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    695281                       # Number of tag accesses
system.l2.tags.data_accesses                   695281                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        19372                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19372                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11212                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11212                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           70                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           73                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  145                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1786                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          104                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3024                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         5300                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         3185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9519                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         5740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         2810                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9473                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         5300                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7526                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1034                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1024                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         3185                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3944                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22016                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         5300                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7526                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1034                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1024                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         3185                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3944                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data            3                       # number of overall hits
system.l2.overall_hits::total                   22016                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1860                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          543                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         5724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8127                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         3640                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         1379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5399                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         4952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         2925                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8524                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         3640                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6812                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          378                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1190                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         1379                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8649                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22050                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3640                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6812                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          378                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1190                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         1379                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8649                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst            2                       # number of overall misses
system.l2.overall_misses::total                 22050                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        19372                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19372                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11212                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11212                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              190                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         3646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         6858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         8940                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         4564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14918                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        10692                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1567                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         5735                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17997                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         8940                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        14338                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1412                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2214                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         4564                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        12593                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44066                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         8940                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        14338                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1412                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2214                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         4564                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        12593                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44066                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.270833                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.098765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.236842                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.510148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.839258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.834646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.728814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.407159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.267705                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.302147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.361912                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.463150                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.412891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.510026                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.473634                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.407159                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.475101                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.267705                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.537489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.302147                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.686810                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.500386                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.407159                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.475101                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.267705                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.537489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.302147                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.686810                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.500386                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10952                       # number of writebacks
system.l2.writebacks::total                     10952                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              14475                       # Transaction distribution
system.membus.trans_dist::WriteReq                398                       # Transaction distribution
system.membus.trans_dist::WriteResp               398                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10952                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9107                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              162                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             72                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              66                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8194                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13923                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        64516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        66416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  66416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2111488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2113824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2113824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             43360                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   43360    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               43360                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              246681                       # DTB read hits
system.switch_cpus0.dtb.read_misses               454                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           83902                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             142336                       # DTB write hits
system.switch_cpus0.dtb.write_misses               63                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          50433                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              389017                       # DTB hits
system.switch_cpus0.dtb.data_misses               517                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          134335                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             444775                       # ITB hits
system.switch_cpus0.itb.fetch_misses              461                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         445236                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1620130                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1327277                       # Number of instructions committed
system.switch_cpus0.committedOps              1327277                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1266464                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          9362                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              47841                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       151150                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1266464                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 9362                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1709037                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       955928                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         6180                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         6103                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               390800                       # number of memory refs
system.switch_cpus0.num_load_insts             248305                       # Number of load instructions
system.switch_cpus0.num_store_insts            142495                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      472965.140031                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1147164.859969                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.708070                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.291930                       # Percentage of idle cycles
system.switch_cpus0.Branches                   212885                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        28390      2.14%      2.14% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           870240     65.54%     67.68% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1954      0.15%     67.82% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           2975      0.22%     68.05% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              1      0.00%     68.05% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           1718      0.13%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            587      0.04%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     68.22% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          259543     19.55%     87.77% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         142795     10.75%     98.52% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         19602      1.48%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1327806                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               25105                       # DTB read hits
system.switch_cpus1.dtb.read_misses               329                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15047                       # DTB write hits
system.switch_cpus1.dtb.write_misses               35                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               40152                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23389                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23514                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1953209                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             139605                       # Number of instructions committed
system.switch_cpus1.committedOps               139605                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       134260                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2793                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16243                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              134260                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  296                       # number of float instructions
system.switch_cpus1.num_int_register_reads       178458                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       101768                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                41263                       # number of memory refs
system.switch_cpus1.num_load_insts              25994                       # Number of load instructions
system.switch_cpus1.num_store_insts             15269                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1807322.437463                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      145886.562537                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.074691                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.925309                       # Percentage of idle cycles
system.switch_cpus1.Branches                    20092                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2785      1.99%      1.99% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            88276     63.06%     65.05% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              89      0.06%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             24      0.02%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27066     19.33%     84.47% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15280     10.92%     95.38% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6467      4.62%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            139990                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               84570                       # DTB read hits
system.switch_cpus2.dtb.read_misses               371                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           34065                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              89674                       # DTB write hits
system.switch_cpus2.dtb.write_misses              106                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          15517                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              174244                       # DTB hits
system.switch_cpus2.dtb.data_misses               477                       # DTB misses
system.switch_cpus2.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           49582                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             161917                       # ITB hits
system.switch_cpus2.itb.fetch_misses              152                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         162069                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2110918                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             460082                       # Number of instructions committed
system.switch_cpus2.committedOps               460082                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       442997                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               8845                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        47589                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              442997                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus2.num_int_register_reads       637230                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       301291                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               175358                       # number of memory refs
system.switch_cpus2.num_load_insts              85409                       # Number of load instructions
system.switch_cpus2.num_store_insts             89949                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      1592482.228745                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      518435.771255                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.245597                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.754403                       # Percentage of idle cycles
system.switch_cpus2.Branches                    59373                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         9757      2.12%      2.12% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           262155     56.92%     59.04% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             528      0.11%     59.15% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           1172      0.25%     59.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            227      0.05%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           87679     19.04%     78.49% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          90016     19.54%     98.04% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          9030      1.96%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            460564                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                 428                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                246                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 674                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                301                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1953082                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts               1926                       # Number of instructions committed
system.switch_cpus3.committedOps                 1926                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses         1836                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts          143                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                1836                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads         2461                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes         1433                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  676                       # number of memory refs
system.switch_cpus3.num_load_insts                428                       # Number of load instructions
system.switch_cpus3.num_store_insts               248                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1951078.834705                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles       2003.165295                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001026                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998974                       # Percentage of idle cycles
system.switch_cpus3.Branches                      262                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu             1123     58.31%     58.77% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               5      0.26%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus3.op_class::MemRead             447     23.21%     82.24% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite            248     12.88%     95.12% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            94      4.88%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total              1926                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        88824                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        41502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8533                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2371                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1532                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          839                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             33812                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               398                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19372                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11212                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7851                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             297                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            74                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11228                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14919                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18341                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        25302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        44933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        37400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           42                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                130053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1047168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1567368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       131584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       219168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       493376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1347496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4806944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22313                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           112087                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.216046                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.650068                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98142     87.56%     87.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7557      6.74%     94.30% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2542      2.27%     96.57% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3809      3.40%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     37      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             112087                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
