
DFplayer_practice2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042bc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800445c  0800445c  0001445c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800451c  0800451c  0001451c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004524  08004524  00014524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004528  08004528  00014528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  0800452c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000108  20000070  0800459c  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000178  0800459c  00020178  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000a306  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001a20  00000000  00000000  0002a3a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000908  00000000  00000000  0002bdc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000860  00000000  00000000  0002c6d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004029  00000000  00000000  0002cf30  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002fe9  00000000  00000000  00030f59  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00033f42  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002bac  00000000  00000000  00033fc0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004444 	.word	0x08004444

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08004444 	.word	0x08004444

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int c) {
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  if( c == '\n' ) {
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	2b0a      	cmp	r3, #10
 800059c:	d108      	bne.n	80005b0 <__io_putchar+0x20>
    int b = '\r';
 800059e:	230d      	movs	r3, #13
 80005a0:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart2,(uint8_t*)&b, 1, 1);
 80005a2:	f107 010c 	add.w	r1, r7, #12
 80005a6:	2301      	movs	r3, #1
 80005a8:	2201      	movs	r2, #1
 80005aa:	4807      	ldr	r0, [pc, #28]	; (80005c8 <__io_putchar+0x38>)
 80005ac:	f002 f997 	bl	80028de <HAL_UART_Transmit>
  }
  HAL_UART_Transmit(&huart2,(uint8_t*)&c, 1, 1);
 80005b0:	1d39      	adds	r1, r7, #4
 80005b2:	2301      	movs	r3, #1
 80005b4:	2201      	movs	r2, #1
 80005b6:	4804      	ldr	r0, [pc, #16]	; (80005c8 <__io_putchar+0x38>)
 80005b8:	f002 f991 	bl	80028de <HAL_UART_Transmit>
  return 0;
 80005bc:	2300      	movs	r3, #0
}
 80005be:	4618      	mov	r0, r3
 80005c0:	3710      	adds	r7, #16
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	20000128 	.word	0x20000128

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b088      	sub	sp, #32
 80005d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d2:	f000 fbcf 	bl	8000d74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d6:	f000 f86b 	bl	80006b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005da:	f000 f96f 	bl	80008bc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005de:	f000 f919 	bl	8000814 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80005e2:	f000 f941 	bl	8000868 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80005e6:	f000 f8c3 	bl	8000770 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  //標準出力stdoutにNULLを指定
  setbuf(stdout,NULL);
 80005ea:	4b2b      	ldr	r3, [pc, #172]	; (8000698 <main+0xcc>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	689b      	ldr	r3, [r3, #8]
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f002 ff88 	bl	8003508 <setbuf>
  HAL_UART_Transmit(&huart1,vol_set,sizeof(vol_set),100);

#else

  //定数宣言
  const int AD = 4096;		//AD変換数値変更用
 80005f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005fc:	61bb      	str	r3, [r7, #24]
  const int VOLMAX = 0x1E;  //音量最大：30
 80005fe:	231e      	movs	r3, #30
 8000600:	617b      	str	r3, [r7, #20]

  //変数宣言
  uint8_t volume1=0; //音量用変数
 8000602:	2300      	movs	r3, #0
 8000604:	77fb      	strb	r3, [r7, #31]
  uint8_t volume2=0; //音量保管用変数
 8000606:	2300      	movs	r3, #0
 8000608:	77bb      	strb	r3, [r7, #30]
  //配列の宣言
  //uint8_t vol_set[]={};  //UART送信データ格納用配列：音量送信用
  uint8_t next_set[]={0x7E,0xFF,0x06,0x01,0x00,0x00,0x00,0xEF};   //UART送信データ格納用配列：次の曲の再生
 800060a:	4a24      	ldr	r2, [pc, #144]	; (800069c <main+0xd0>)
 800060c:	f107 030c 	add.w	r3, r7, #12
 8000610:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000614:	e883 0003 	stmia.w	r3, {r0, r1}
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //AD変換開始
	  HAL_ADC_Start(&hadc1);
 8000618:	4821      	ldr	r0, [pc, #132]	; (80006a0 <main+0xd4>)
 800061a:	f000 fc61 	bl	8000ee0 <HAL_ADC_Start>
	  //ポーリング処理
	  if(HAL_ADC_PollForConversion(&hadc1,1000)==HAL_OK)
 800061e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000622:	481f      	ldr	r0, [pc, #124]	; (80006a0 <main+0xd4>)
 8000624:	f000 fd43 	bl	80010ae <HAL_ADC_PollForConversion>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d10e      	bne.n	800064c <main+0x80>
	  {
		  analogValue = HAL_ADC_GetValue(&hadc1);
 800062e:	481c      	ldr	r0, [pc, #112]	; (80006a0 <main+0xd4>)
 8000630:	f000 ff09 	bl	8001446 <HAL_ADC_GetValue>
 8000634:	4602      	mov	r2, r0
 8000636:	4b1b      	ldr	r3, [pc, #108]	; (80006a4 <main+0xd8>)
 8000638:	601a      	str	r2, [r3, #0]
		  volume1 = analogValue*VOLMAX/AD;  //最大4096→0x1Eに変換
 800063a:	4b1a      	ldr	r3, [pc, #104]	; (80006a4 <main+0xd8>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	697a      	ldr	r2, [r7, #20]
 8000640:	fb02 f203 	mul.w	r2, r2, r3
 8000644:	69bb      	ldr	r3, [r7, #24]
 8000646:	fbb2 f3f3 	udiv	r3, r2, r3
 800064a:	77fb      	strb	r3, [r7, #31]
	  }
	  //AD変換終了
	  HAL_ADC_Stop(&hadc1);
 800064c:	4814      	ldr	r0, [pc, #80]	; (80006a0 <main+0xd4>)
 800064e:	f000 fcfb 	bl	8001048 <HAL_ADC_Stop>
	  uint8_t vol_set[]={0x7E,0xFF,0x06,0x06,0x00,0x00,volume1,0xEF};  //UART送信データ　音量
 8000652:	237e      	movs	r3, #126	; 0x7e
 8000654:	713b      	strb	r3, [r7, #4]
 8000656:	23ff      	movs	r3, #255	; 0xff
 8000658:	717b      	strb	r3, [r7, #5]
 800065a:	2306      	movs	r3, #6
 800065c:	71bb      	strb	r3, [r7, #6]
 800065e:	2306      	movs	r3, #6
 8000660:	71fb      	strb	r3, [r7, #7]
 8000662:	2300      	movs	r3, #0
 8000664:	723b      	strb	r3, [r7, #8]
 8000666:	2300      	movs	r3, #0
 8000668:	727b      	strb	r3, [r7, #9]
 800066a:	7ffb      	ldrb	r3, [r7, #31]
 800066c:	72bb      	strb	r3, [r7, #10]
 800066e:	23ef      	movs	r3, #239	; 0xef
 8000670:	72fb      	strb	r3, [r7, #11]

	   //volume変化時に音量調整
	   if(volume1 != volume2){
 8000672:	7ffa      	ldrb	r2, [r7, #31]
 8000674:	7fbb      	ldrb	r3, [r7, #30]
 8000676:	429a      	cmp	r2, r3
 8000678:	d0ce      	beq.n	8000618 <main+0x4c>
		  printf("vol1:%d",volume1);
 800067a:	7ffb      	ldrb	r3, [r7, #31]
 800067c:	4619      	mov	r1, r3
 800067e:	480a      	ldr	r0, [pc, #40]	; (80006a8 <main+0xdc>)
 8000680:	f002 ff2a 	bl	80034d8 <iprintf>
		  HAL_UART_Transmit(&huart1,vol_set,sizeof(vol_set),100);
 8000684:	1d39      	adds	r1, r7, #4
 8000686:	2364      	movs	r3, #100	; 0x64
 8000688:	2208      	movs	r2, #8
 800068a:	4808      	ldr	r0, [pc, #32]	; (80006ac <main+0xe0>)
 800068c:	f002 f927 	bl	80028de <HAL_UART_Transmit>
		  volume2 = volume1;
 8000690:	7ffb      	ldrb	r3, [r7, #31]
 8000692:	77bb      	strb	r3, [r7, #30]
  {
 8000694:	e7c0      	b.n	8000618 <main+0x4c>
 8000696:	bf00      	nop
 8000698:	2000000c 	.word	0x2000000c
 800069c:	08004464 	.word	0x08004464
 80006a0:	20000098 	.word	0x20000098
 80006a4:	20000124 	.word	0x20000124
 80006a8:	0800445c 	.word	0x0800445c
 80006ac:	200000e0 	.word	0x200000e0

080006b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b094      	sub	sp, #80	; 0x50
 80006b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b6:	f107 0320 	add.w	r3, r7, #32
 80006ba:	2230      	movs	r2, #48	; 0x30
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f002 ff02 	bl	80034c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c4:	f107 030c 	add.w	r3, r7, #12
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]
 80006cc:	605a      	str	r2, [r3, #4]
 80006ce:	609a      	str	r2, [r3, #8]
 80006d0:	60da      	str	r2, [r3, #12]
 80006d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d4:	2300      	movs	r3, #0
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	4a23      	ldr	r2, [pc, #140]	; (8000768 <SystemClock_Config+0xb8>)
 80006da:	4b23      	ldr	r3, [pc, #140]	; (8000768 <SystemClock_Config+0xb8>)
 80006dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006e2:	6413      	str	r3, [r2, #64]	; 0x40
 80006e4:	4b20      	ldr	r3, [pc, #128]	; (8000768 <SystemClock_Config+0xb8>)
 80006e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006ec:	60bb      	str	r3, [r7, #8]
 80006ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006f0:	2300      	movs	r3, #0
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	4a1d      	ldr	r2, [pc, #116]	; (800076c <SystemClock_Config+0xbc>)
 80006f6:	4b1d      	ldr	r3, [pc, #116]	; (800076c <SystemClock_Config+0xbc>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000702:	6013      	str	r3, [r2, #0]
 8000704:	4b19      	ldr	r3, [pc, #100]	; (800076c <SystemClock_Config+0xbc>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800070c:	607b      	str	r3, [r7, #4]
 800070e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000710:	2302      	movs	r3, #2
 8000712:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000714:	2301      	movs	r3, #1
 8000716:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000718:	2310      	movs	r3, #16
 800071a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800071c:	2300      	movs	r3, #0
 800071e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000720:	f107 0320 	add.w	r3, r7, #32
 8000724:	4618      	mov	r0, r3
 8000726:	f001 fc45 	bl	8001fb4 <HAL_RCC_OscConfig>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000730:	f000 f920 	bl	8000974 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000734:	230f      	movs	r3, #15
 8000736:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000738:	2300      	movs	r3, #0
 800073a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800073c:	2300      	movs	r3, #0
 800073e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000748:	f107 030c 	add.w	r3, r7, #12
 800074c:	2100      	movs	r1, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f001 fea8 	bl	80024a4 <HAL_RCC_ClockConfig>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800075a:	f000 f90b 	bl	8000974 <Error_Handler>
  }
}
 800075e:	bf00      	nop
 8000760:	3750      	adds	r7, #80	; 0x50
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	40023800 	.word	0x40023800
 800076c:	40007000 	.word	0x40007000

08000770 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000776:	463b      	mov	r3, r7
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000782:	4b21      	ldr	r3, [pc, #132]	; (8000808 <MX_ADC1_Init+0x98>)
 8000784:	4a21      	ldr	r2, [pc, #132]	; (800080c <MX_ADC1_Init+0x9c>)
 8000786:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000788:	4b1f      	ldr	r3, [pc, #124]	; (8000808 <MX_ADC1_Init+0x98>)
 800078a:	2200      	movs	r2, #0
 800078c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800078e:	4b1e      	ldr	r3, [pc, #120]	; (8000808 <MX_ADC1_Init+0x98>)
 8000790:	2200      	movs	r2, #0
 8000792:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000794:	4b1c      	ldr	r3, [pc, #112]	; (8000808 <MX_ADC1_Init+0x98>)
 8000796:	2200      	movs	r2, #0
 8000798:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800079a:	4b1b      	ldr	r3, [pc, #108]	; (8000808 <MX_ADC1_Init+0x98>)
 800079c:	2200      	movs	r2, #0
 800079e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007a0:	4b19      	ldr	r3, [pc, #100]	; (8000808 <MX_ADC1_Init+0x98>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007a8:	4b17      	ldr	r3, [pc, #92]	; (8000808 <MX_ADC1_Init+0x98>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007ae:	4b16      	ldr	r3, [pc, #88]	; (8000808 <MX_ADC1_Init+0x98>)
 80007b0:	4a17      	ldr	r2, [pc, #92]	; (8000810 <MX_ADC1_Init+0xa0>)
 80007b2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007b4:	4b14      	ldr	r3, [pc, #80]	; (8000808 <MX_ADC1_Init+0x98>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80007ba:	4b13      	ldr	r3, [pc, #76]	; (8000808 <MX_ADC1_Init+0x98>)
 80007bc:	2201      	movs	r2, #1
 80007be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007c0:	4b11      	ldr	r3, [pc, #68]	; (8000808 <MX_ADC1_Init+0x98>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007c8:	4b0f      	ldr	r3, [pc, #60]	; (8000808 <MX_ADC1_Init+0x98>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007ce:	480e      	ldr	r0, [pc, #56]	; (8000808 <MX_ADC1_Init+0x98>)
 80007d0:	f000 fb42 	bl	8000e58 <HAL_ADC_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80007da:	f000 f8cb 	bl	8000974 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007de:	2300      	movs	r3, #0
 80007e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80007e2:	2301      	movs	r3, #1
 80007e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007e6:	2300      	movs	r3, #0
 80007e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ea:	463b      	mov	r3, r7
 80007ec:	4619      	mov	r1, r3
 80007ee:	4806      	ldr	r0, [pc, #24]	; (8000808 <MX_ADC1_Init+0x98>)
 80007f0:	f000 fe54 	bl	800149c <HAL_ADC_ConfigChannel>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80007fa:	f000 f8bb 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007fe:	bf00      	nop
 8000800:	3710      	adds	r7, #16
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	20000098 	.word	0x20000098
 800080c:	40012000 	.word	0x40012000
 8000810:	0f000001 	.word	0x0f000001

08000814 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000818:	4b11      	ldr	r3, [pc, #68]	; (8000860 <MX_USART1_UART_Init+0x4c>)
 800081a:	4a12      	ldr	r2, [pc, #72]	; (8000864 <MX_USART1_UART_Init+0x50>)
 800081c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800081e:	4b10      	ldr	r3, [pc, #64]	; (8000860 <MX_USART1_UART_Init+0x4c>)
 8000820:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000824:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000826:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <MX_USART1_UART_Init+0x4c>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800082c:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <MX_USART1_UART_Init+0x4c>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000832:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <MX_USART1_UART_Init+0x4c>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000838:	4b09      	ldr	r3, [pc, #36]	; (8000860 <MX_USART1_UART_Init+0x4c>)
 800083a:	220c      	movs	r2, #12
 800083c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083e:	4b08      	ldr	r3, [pc, #32]	; (8000860 <MX_USART1_UART_Init+0x4c>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000844:	4b06      	ldr	r3, [pc, #24]	; (8000860 <MX_USART1_UART_Init+0x4c>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800084a:	4805      	ldr	r0, [pc, #20]	; (8000860 <MX_USART1_UART_Init+0x4c>)
 800084c:	f001 fffa 	bl	8002844 <HAL_UART_Init>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000856:	f000 f88d 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	200000e0 	.word	0x200000e0
 8000864:	40011000 	.word	0x40011000

08000868 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800086c:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <MX_USART2_UART_Init+0x4c>)
 800086e:	4a12      	ldr	r2, [pc, #72]	; (80008b8 <MX_USART2_UART_Init+0x50>)
 8000870:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000872:	4b10      	ldr	r3, [pc, #64]	; (80008b4 <MX_USART2_UART_Init+0x4c>)
 8000874:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000878:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800087a:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <MX_USART2_UART_Init+0x4c>)
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000880:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <MX_USART2_UART_Init+0x4c>)
 8000882:	2200      	movs	r2, #0
 8000884:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000886:	4b0b      	ldr	r3, [pc, #44]	; (80008b4 <MX_USART2_UART_Init+0x4c>)
 8000888:	2200      	movs	r2, #0
 800088a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800088c:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <MX_USART2_UART_Init+0x4c>)
 800088e:	220c      	movs	r2, #12
 8000890:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000892:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <MX_USART2_UART_Init+0x4c>)
 8000894:	2200      	movs	r2, #0
 8000896:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000898:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <MX_USART2_UART_Init+0x4c>)
 800089a:	2200      	movs	r2, #0
 800089c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800089e:	4805      	ldr	r0, [pc, #20]	; (80008b4 <MX_USART2_UART_Init+0x4c>)
 80008a0:	f001 ffd0 	bl	8002844 <HAL_UART_Init>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008aa:	f000 f863 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	20000128 	.word	0x20000128
 80008b8:	40004400 	.word	0x40004400

080008bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b088      	sub	sp, #32
 80008c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c2:	f107 030c 	add.w	r3, r7, #12
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
 80008ca:	605a      	str	r2, [r3, #4]
 80008cc:	609a      	str	r2, [r3, #8]
 80008ce:	60da      	str	r2, [r3, #12]
 80008d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	60bb      	str	r3, [r7, #8]
 80008d6:	4a23      	ldr	r2, [pc, #140]	; (8000964 <MX_GPIO_Init+0xa8>)
 80008d8:	4b22      	ldr	r3, [pc, #136]	; (8000964 <MX_GPIO_Init+0xa8>)
 80008da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008dc:	f043 0304 	orr.w	r3, r3, #4
 80008e0:	6313      	str	r3, [r2, #48]	; 0x30
 80008e2:	4b20      	ldr	r3, [pc, #128]	; (8000964 <MX_GPIO_Init+0xa8>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	f003 0304 	and.w	r3, r3, #4
 80008ea:	60bb      	str	r3, [r7, #8]
 80008ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	607b      	str	r3, [r7, #4]
 80008f2:	4a1c      	ldr	r2, [pc, #112]	; (8000964 <MX_GPIO_Init+0xa8>)
 80008f4:	4b1b      	ldr	r3, [pc, #108]	; (8000964 <MX_GPIO_Init+0xa8>)
 80008f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f8:	f043 0301 	orr.w	r3, r3, #1
 80008fc:	6313      	str	r3, [r2, #48]	; 0x30
 80008fe:	4b19      	ldr	r3, [pc, #100]	; (8000964 <MX_GPIO_Init+0xa8>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	f003 0301 	and.w	r3, r3, #1
 8000906:	607b      	str	r3, [r7, #4]
 8000908:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800090a:	2201      	movs	r2, #1
 800090c:	2120      	movs	r1, #32
 800090e:	4816      	ldr	r0, [pc, #88]	; (8000968 <MX_GPIO_Init+0xac>)
 8000910:	f001 fb12 	bl	8001f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000914:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000918:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800091a:	4b14      	ldr	r3, [pc, #80]	; (800096c <MX_GPIO_Init+0xb0>)
 800091c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091e:	2300      	movs	r3, #0
 8000920:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000922:	f107 030c 	add.w	r3, r7, #12
 8000926:	4619      	mov	r1, r3
 8000928:	4811      	ldr	r0, [pc, #68]	; (8000970 <MX_GPIO_Init+0xb4>)
 800092a:	f001 f983 	bl	8001c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800092e:	2320      	movs	r3, #32
 8000930:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000932:	2301      	movs	r3, #1
 8000934:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000936:	2300      	movs	r3, #0
 8000938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093a:	2300      	movs	r3, #0
 800093c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800093e:	f107 030c 	add.w	r3, r7, #12
 8000942:	4619      	mov	r1, r3
 8000944:	4808      	ldr	r0, [pc, #32]	; (8000968 <MX_GPIO_Init+0xac>)
 8000946:	f001 f975 	bl	8001c34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 800094a:	2200      	movs	r2, #0
 800094c:	2101      	movs	r1, #1
 800094e:	2028      	movs	r0, #40	; 0x28
 8000950:	f001 f8a7 	bl	8001aa2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000954:	2028      	movs	r0, #40	; 0x28
 8000956:	f001 f8c0 	bl	8001ada <HAL_NVIC_EnableIRQ>

}
 800095a:	bf00      	nop
 800095c:	3720      	adds	r7, #32
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40023800 	.word	0x40023800
 8000968:	40020000 	.word	0x40020000
 800096c:	10210000 	.word	0x10210000
 8000970:	40020800 	.word	0x40020800

08000974 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000978:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800097a:	e7fe      	b.n	800097a <Error_Handler+0x6>

0800097c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	607b      	str	r3, [r7, #4]
 8000986:	4a10      	ldr	r2, [pc, #64]	; (80009c8 <HAL_MspInit+0x4c>)
 8000988:	4b0f      	ldr	r3, [pc, #60]	; (80009c8 <HAL_MspInit+0x4c>)
 800098a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000990:	6453      	str	r3, [r2, #68]	; 0x44
 8000992:	4b0d      	ldr	r3, [pc, #52]	; (80009c8 <HAL_MspInit+0x4c>)
 8000994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800099a:	607b      	str	r3, [r7, #4]
 800099c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	603b      	str	r3, [r7, #0]
 80009a2:	4a09      	ldr	r2, [pc, #36]	; (80009c8 <HAL_MspInit+0x4c>)
 80009a4:	4b08      	ldr	r3, [pc, #32]	; (80009c8 <HAL_MspInit+0x4c>)
 80009a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009ac:	6413      	str	r3, [r2, #64]	; 0x40
 80009ae:	4b06      	ldr	r3, [pc, #24]	; (80009c8 <HAL_MspInit+0x4c>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b6:	603b      	str	r3, [r7, #0]
 80009b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ba:	bf00      	nop
 80009bc:	370c      	adds	r7, #12
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	40023800 	.word	0x40023800

080009cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b08a      	sub	sp, #40	; 0x28
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d4:	f107 0314 	add.w	r3, r7, #20
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
 80009e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a1b      	ldr	r2, [pc, #108]	; (8000a58 <HAL_ADC_MspInit+0x8c>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d12f      	bne.n	8000a4e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	613b      	str	r3, [r7, #16]
 80009f2:	4a1a      	ldr	r2, [pc, #104]	; (8000a5c <HAL_ADC_MspInit+0x90>)
 80009f4:	4b19      	ldr	r3, [pc, #100]	; (8000a5c <HAL_ADC_MspInit+0x90>)
 80009f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009fc:	6453      	str	r3, [r2, #68]	; 0x44
 80009fe:	4b17      	ldr	r3, [pc, #92]	; (8000a5c <HAL_ADC_MspInit+0x90>)
 8000a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a06:	613b      	str	r3, [r7, #16]
 8000a08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	4a13      	ldr	r2, [pc, #76]	; (8000a5c <HAL_ADC_MspInit+0x90>)
 8000a10:	4b12      	ldr	r3, [pc, #72]	; (8000a5c <HAL_ADC_MspInit+0x90>)
 8000a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a14:	f043 0301 	orr.w	r3, r3, #1
 8000a18:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1a:	4b10      	ldr	r3, [pc, #64]	; (8000a5c <HAL_ADC_MspInit+0x90>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	f003 0301 	and.w	r3, r3, #1
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a26:	2301      	movs	r3, #1
 8000a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a2a:	2303      	movs	r3, #3
 8000a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4619      	mov	r1, r3
 8000a38:	4809      	ldr	r0, [pc, #36]	; (8000a60 <HAL_ADC_MspInit+0x94>)
 8000a3a:	f001 f8fb 	bl	8001c34 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2102      	movs	r1, #2
 8000a42:	2012      	movs	r0, #18
 8000a44:	f001 f82d 	bl	8001aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000a48:	2012      	movs	r0, #18
 8000a4a:	f001 f846 	bl	8001ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000a4e:	bf00      	nop
 8000a50:	3728      	adds	r7, #40	; 0x28
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	40012000 	.word	0x40012000
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	40020000 	.word	0x40020000

08000a64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08c      	sub	sp, #48	; 0x30
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	f107 031c 	add.w	r3, r7, #28
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a3a      	ldr	r2, [pc, #232]	; (8000b6c <HAL_UART_MspInit+0x108>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d135      	bne.n	8000af2 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	61bb      	str	r3, [r7, #24]
 8000a8a:	4a39      	ldr	r2, [pc, #228]	; (8000b70 <HAL_UART_MspInit+0x10c>)
 8000a8c:	4b38      	ldr	r3, [pc, #224]	; (8000b70 <HAL_UART_MspInit+0x10c>)
 8000a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a90:	f043 0310 	orr.w	r3, r3, #16
 8000a94:	6453      	str	r3, [r2, #68]	; 0x44
 8000a96:	4b36      	ldr	r3, [pc, #216]	; (8000b70 <HAL_UART_MspInit+0x10c>)
 8000a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9a:	f003 0310 	and.w	r3, r3, #16
 8000a9e:	61bb      	str	r3, [r7, #24]
 8000aa0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	617b      	str	r3, [r7, #20]
 8000aa6:	4a32      	ldr	r2, [pc, #200]	; (8000b70 <HAL_UART_MspInit+0x10c>)
 8000aa8:	4b31      	ldr	r3, [pc, #196]	; (8000b70 <HAL_UART_MspInit+0x10c>)
 8000aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aac:	f043 0301 	orr.w	r3, r3, #1
 8000ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab2:	4b2f      	ldr	r3, [pc, #188]	; (8000b70 <HAL_UART_MspInit+0x10c>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	617b      	str	r3, [r7, #20]
 8000abc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000abe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000ac2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000acc:	2303      	movs	r3, #3
 8000ace:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ad0:	2307      	movs	r3, #7
 8000ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad4:	f107 031c 	add.w	r3, r7, #28
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4826      	ldr	r0, [pc, #152]	; (8000b74 <HAL_UART_MspInit+0x110>)
 8000adc:	f001 f8aa 	bl	8001c34 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	2101      	movs	r1, #1
 8000ae4:	2025      	movs	r0, #37	; 0x25
 8000ae6:	f000 ffdc 	bl	8001aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000aea:	2025      	movs	r0, #37	; 0x25
 8000aec:	f000 fff5 	bl	8001ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000af0:	e038      	b.n	8000b64 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a20      	ldr	r2, [pc, #128]	; (8000b78 <HAL_UART_MspInit+0x114>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d133      	bne.n	8000b64 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000afc:	2300      	movs	r3, #0
 8000afe:	613b      	str	r3, [r7, #16]
 8000b00:	4a1b      	ldr	r2, [pc, #108]	; (8000b70 <HAL_UART_MspInit+0x10c>)
 8000b02:	4b1b      	ldr	r3, [pc, #108]	; (8000b70 <HAL_UART_MspInit+0x10c>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b0a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b0c:	4b18      	ldr	r3, [pc, #96]	; (8000b70 <HAL_UART_MspInit+0x10c>)
 8000b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b14:	613b      	str	r3, [r7, #16]
 8000b16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	4a14      	ldr	r2, [pc, #80]	; (8000b70 <HAL_UART_MspInit+0x10c>)
 8000b1e:	4b14      	ldr	r3, [pc, #80]	; (8000b70 <HAL_UART_MspInit+0x10c>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b22:	f043 0301 	orr.w	r3, r3, #1
 8000b26:	6313      	str	r3, [r2, #48]	; 0x30
 8000b28:	4b11      	ldr	r3, [pc, #68]	; (8000b70 <HAL_UART_MspInit+0x10c>)
 8000b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2c:	f003 0301 	and.w	r3, r3, #1
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b34:	230c      	movs	r3, #12
 8000b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b40:	2303      	movs	r3, #3
 8000b42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b44:	2307      	movs	r3, #7
 8000b46:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b48:	f107 031c 	add.w	r3, r7, #28
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4809      	ldr	r0, [pc, #36]	; (8000b74 <HAL_UART_MspInit+0x110>)
 8000b50:	f001 f870 	bl	8001c34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8000b54:	2200      	movs	r2, #0
 8000b56:	2101      	movs	r1, #1
 8000b58:	2026      	movs	r0, #38	; 0x26
 8000b5a:	f000 ffa2 	bl	8001aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b5e:	2026      	movs	r0, #38	; 0x26
 8000b60:	f000 ffbb 	bl	8001ada <HAL_NVIC_EnableIRQ>
}
 8000b64:	bf00      	nop
 8000b66:	3730      	adds	r7, #48	; 0x30
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	40011000 	.word	0x40011000
 8000b70:	40023800 	.word	0x40023800
 8000b74:	40020000 	.word	0x40020000
 8000b78:	40004400 	.word	0x40004400

08000b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <NMI_Handler+0x4>

08000b82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b86:	e7fe      	b.n	8000b86 <HardFault_Handler+0x4>

08000b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <MemManage_Handler+0x4>

08000b8e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b92:	e7fe      	b.n	8000b92 <BusFault_Handler+0x4>

08000b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b98:	e7fe      	b.n	8000b98 <UsageFault_Handler+0x4>

08000b9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc8:	f000 f926 	bl	8000e18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bcc:	bf00      	nop
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000bd4:	4802      	ldr	r0, [pc, #8]	; (8000be0 <ADC_IRQHandler+0x10>)
 8000bd6:	f000 faf5 	bl	80011c4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	20000098 	.word	0x20000098

08000be4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000be8:	4802      	ldr	r0, [pc, #8]	; (8000bf4 <USART1_IRQHandler+0x10>)
 8000bea:	f001 ff09 	bl	8002a00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	200000e0 	.word	0x200000e0

08000bf8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bfc:	4802      	ldr	r0, [pc, #8]	; (8000c08 <USART2_IRQHandler+0x10>)
 8000bfe:	f001 feff 	bl	8002a00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	20000128 	.word	0x20000128

08000c0c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000c10:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000c14:	f001 f9aa 	bl	8001f6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c1c:	b590      	push	{r4, r7, lr}
 8000c1e:	b087      	sub	sp, #28
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c28:	2300      	movs	r3, #0
 8000c2a:	617b      	str	r3, [r7, #20]
 8000c2c:	e00a      	b.n	8000c44 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c2e:	68bc      	ldr	r4, [r7, #8]
 8000c30:	1c63      	adds	r3, r4, #1
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	f3af 8000 	nop.w
 8000c38:	4603      	mov	r3, r0
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	3301      	adds	r3, #1
 8000c42:	617b      	str	r3, [r7, #20]
 8000c44:	697a      	ldr	r2, [r7, #20]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	dbf0      	blt.n	8000c2e <_read+0x12>
	}

return len;
 8000c4c:	687b      	ldr	r3, [r7, #4]
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	371c      	adds	r7, #28
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd90      	pop	{r4, r7, pc}

08000c56 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b086      	sub	sp, #24
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	60f8      	str	r0, [r7, #12]
 8000c5e:	60b9      	str	r1, [r7, #8]
 8000c60:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c62:	2300      	movs	r3, #0
 8000c64:	617b      	str	r3, [r7, #20]
 8000c66:	e009      	b.n	8000c7c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	1c5a      	adds	r2, r3, #1
 8000c6c:	60ba      	str	r2, [r7, #8]
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	4618      	mov	r0, r3
 8000c72:	f7ff fc8d 	bl	8000590 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	617b      	str	r3, [r7, #20]
 8000c7c:	697a      	ldr	r2, [r7, #20]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	dbf1      	blt.n	8000c68 <_write+0x12>
	}
	return len;
 8000c84:	687b      	ldr	r3, [r7, #4]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3718      	adds	r7, #24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000c98:	4b11      	ldr	r3, [pc, #68]	; (8000ce0 <_sbrk+0x50>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d102      	bne.n	8000ca6 <_sbrk+0x16>
		heap_end = &end;
 8000ca0:	4b0f      	ldr	r3, [pc, #60]	; (8000ce0 <_sbrk+0x50>)
 8000ca2:	4a10      	ldr	r2, [pc, #64]	; (8000ce4 <_sbrk+0x54>)
 8000ca4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000ca6:	4b0e      	ldr	r3, [pc, #56]	; (8000ce0 <_sbrk+0x50>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000cac:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <_sbrk+0x50>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	466a      	mov	r2, sp
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d907      	bls.n	8000cca <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8000cba:	f002 fbdb 	bl	8003474 <__errno>
 8000cbe:	4602      	mov	r2, r0
 8000cc0:	230c      	movs	r3, #12
 8000cc2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc8:	e006      	b.n	8000cd8 <_sbrk+0x48>
	}

	heap_end += incr;
 8000cca:	4b05      	ldr	r3, [pc, #20]	; (8000ce0 <_sbrk+0x50>)
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	4a03      	ldr	r2, [pc, #12]	; (8000ce0 <_sbrk+0x50>)
 8000cd4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000cd6:	68fb      	ldr	r3, [r7, #12]
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3710      	adds	r7, #16
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	2000008c 	.word	0x2000008c
 8000ce4:	20000178 	.word	0x20000178

08000ce8 <_close>:

int _close(int file)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
	return -1;
 8000cf0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d10:	605a      	str	r2, [r3, #4]
	return 0;
 8000d12:	2300      	movs	r3, #0
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	370c      	adds	r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr

08000d20 <_isatty>:

int _isatty(int file)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	return 1;
 8000d28:	2301      	movs	r3, #1
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	370c      	adds	r7, #12
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr

08000d36 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d36:	b480      	push	{r7}
 8000d38:	b085      	sub	sp, #20
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	60f8      	str	r0, [r7, #12]
 8000d3e:	60b9      	str	r1, [r7, #8]
 8000d40:	607a      	str	r2, [r7, #4]
	return 0;
 8000d42:	2300      	movs	r3, #0
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr

08000d50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d54:	4a06      	ldr	r2, [pc, #24]	; (8000d70 <SystemInit+0x20>)
 8000d56:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <SystemInit+0x20>)
 8000d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d78:	4a0e      	ldr	r2, [pc, #56]	; (8000db4 <HAL_Init+0x40>)
 8000d7a:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <HAL_Init+0x40>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d84:	4a0b      	ldr	r2, [pc, #44]	; (8000db4 <HAL_Init+0x40>)
 8000d86:	4b0b      	ldr	r3, [pc, #44]	; (8000db4 <HAL_Init+0x40>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d90:	4a08      	ldr	r2, [pc, #32]	; (8000db4 <HAL_Init+0x40>)
 8000d92:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <HAL_Init+0x40>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d9c:	2003      	movs	r0, #3
 8000d9e:	f000 fe75 	bl	8001a8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000da2:	2000      	movs	r0, #0
 8000da4:	f000 f808 	bl	8000db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000da8:	f7ff fde8 	bl	800097c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40023c00 	.word	0x40023c00

08000db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dc0:	4b12      	ldr	r3, [pc, #72]	; (8000e0c <HAL_InitTick+0x54>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <HAL_InitTick+0x58>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dce:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 fe8d 	bl	8001af6 <HAL_SYSTICK_Config>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e00e      	b.n	8000e04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	2b0f      	cmp	r3, #15
 8000dea:	d80a      	bhi.n	8000e02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dec:	2200      	movs	r2, #0
 8000dee:	6879      	ldr	r1, [r7, #4]
 8000df0:	f04f 30ff 	mov.w	r0, #4294967295
 8000df4:	f000 fe55 	bl	8001aa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000df8:	4a06      	ldr	r2, [pc, #24]	; (8000e14 <HAL_InitTick+0x5c>)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e000      	b.n	8000e04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000000 	.word	0x20000000
 8000e10:	20000008 	.word	0x20000008
 8000e14:	20000004 	.word	0x20000004

08000e18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e1c:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <HAL_IncTick+0x20>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	461a      	mov	r2, r3
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <HAL_IncTick+0x24>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4413      	add	r3, r2
 8000e28:	4a04      	ldr	r2, [pc, #16]	; (8000e3c <HAL_IncTick+0x24>)
 8000e2a:	6013      	str	r3, [r2, #0]
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	20000008 	.word	0x20000008
 8000e3c:	20000170 	.word	0x20000170

08000e40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  return uwTick;
 8000e44:	4b03      	ldr	r3, [pc, #12]	; (8000e54 <HAL_GetTick+0x14>)
 8000e46:	681b      	ldr	r3, [r3, #0]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	20000170 	.word	0x20000170

08000e58 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e60:	2300      	movs	r3, #0
 8000e62:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d101      	bne.n	8000e6e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e033      	b.n	8000ed6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d109      	bne.n	8000e8a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e76:	6878      	ldr	r0, [r7, #4]
 8000e78:	f7ff fda8 	bl	80009cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2200      	movs	r2, #0
 8000e80:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2200      	movs	r2, #0
 8000e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8e:	f003 0310 	and.w	r3, r3, #16
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d118      	bne.n	8000ec8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e9a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000e9e:	f023 0302 	bic.w	r3, r3, #2
 8000ea2:	f043 0202 	orr.w	r2, r3, #2
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f000 fc1a 	bl	80016e4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eba:	f023 0303 	bic.w	r3, r3, #3
 8000ebe:	f043 0201 	orr.w	r2, r3, #1
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	641a      	str	r2, [r3, #64]	; 0x40
 8000ec6:	e001      	b.n	8000ecc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
	...

08000ee0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d101      	bne.n	8000efa <HAL_ADC_Start+0x1a>
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	e097      	b.n	800102a <HAL_ADC_Start+0x14a>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2201      	movs	r2, #1
 8000efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	689b      	ldr	r3, [r3, #8]
 8000f08:	f003 0301 	and.w	r3, r3, #1
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d018      	beq.n	8000f42 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	687a      	ldr	r2, [r7, #4]
 8000f16:	6812      	ldr	r2, [r2, #0]
 8000f18:	6892      	ldr	r2, [r2, #8]
 8000f1a:	f042 0201 	orr.w	r2, r2, #1
 8000f1e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f20:	4b45      	ldr	r3, [pc, #276]	; (8001038 <HAL_ADC_Start+0x158>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a45      	ldr	r2, [pc, #276]	; (800103c <HAL_ADC_Start+0x15c>)
 8000f26:	fba2 2303 	umull	r2, r3, r2, r3
 8000f2a:	0c9a      	lsrs	r2, r3, #18
 8000f2c:	4613      	mov	r3, r2
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	4413      	add	r3, r2
 8000f32:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000f34:	e002      	b.n	8000f3c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000f36:	68bb      	ldr	r3, [r7, #8]
 8000f38:	3b01      	subs	r3, #1
 8000f3a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d1f9      	bne.n	8000f36 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	f003 0301 	and.w	r3, r3, #1
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d15f      	bne.n	8001010 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f54:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f58:	f023 0301 	bic.w	r3, r3, #1
 8000f5c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d007      	beq.n	8000f82 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f76:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f7a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f8e:	d106      	bne.n	8000f9e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f94:	f023 0206 	bic.w	r2, r3, #6
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	645a      	str	r2, [r3, #68]	; 0x44
 8000f9c:	e002      	b.n	8000fa4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000fac:	4b24      	ldr	r3, [pc, #144]	; (8001040 <HAL_ADC_Start+0x160>)
 8000fae:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000fb8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f003 031f 	and.w	r3, r3, #31
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d10f      	bne.n	8000fe6 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d129      	bne.n	8001028 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	6812      	ldr	r2, [r2, #0]
 8000fdc:	6892      	ldr	r2, [r2, #8]
 8000fde:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	e020      	b.n	8001028 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a16      	ldr	r2, [pc, #88]	; (8001044 <HAL_ADC_Start+0x164>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d11b      	bne.n	8001028 <HAL_ADC_Start+0x148>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d114      	bne.n	8001028 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	6812      	ldr	r2, [r2, #0]
 8001006:	6892      	ldr	r2, [r2, #8]
 8001008:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800100c:	609a      	str	r2, [r3, #8]
 800100e:	e00b      	b.n	8001028 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001014:	f043 0210 	orr.w	r2, r3, #16
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001020:	f043 0201 	orr.w	r2, r3, #1
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001028:	2300      	movs	r3, #0
}
 800102a:	4618      	mov	r0, r3
 800102c:	3714      	adds	r7, #20
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	20000000 	.word	0x20000000
 800103c:	431bde83 	.word	0x431bde83
 8001040:	40012300 	.word	0x40012300
 8001044:	40012000 	.word	0x40012000

08001048 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001056:	2b01      	cmp	r3, #1
 8001058:	d101      	bne.n	800105e <HAL_ADC_Stop+0x16>
 800105a:	2302      	movs	r3, #2
 800105c:	e021      	b.n	80010a2 <HAL_ADC_Stop+0x5a>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2201      	movs	r2, #1
 8001062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	6812      	ldr	r2, [r2, #0]
 800106e:	6892      	ldr	r2, [r2, #8]
 8001070:	f022 0201 	bic.w	r2, r2, #1
 8001074:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	2b00      	cmp	r3, #0
 8001082:	d109      	bne.n	8001098 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001088:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800108c:	f023 0301 	bic.w	r3, r3, #1
 8001090:	f043 0201 	orr.w	r2, r3, #1
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80010a0:	2300      	movs	r3, #0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b084      	sub	sp, #16
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
 80010b6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80010b8:	2300      	movs	r3, #0
 80010ba:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010ca:	d113      	bne.n	80010f4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80010d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80010da:	d10b      	bne.n	80010f4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e0:	f043 0220 	orr.w	r2, r3, #32
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2200      	movs	r2, #0
 80010ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e063      	b.n	80011bc <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80010f4:	f7ff fea4 	bl	8000e40 <HAL_GetTick>
 80010f8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80010fa:	e021      	b.n	8001140 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001102:	d01d      	beq.n	8001140 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d007      	beq.n	800111a <HAL_ADC_PollForConversion+0x6c>
 800110a:	f7ff fe99 	bl	8000e40 <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	1ad2      	subs	r2, r2, r3
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	429a      	cmp	r2, r3
 8001118:	d912      	bls.n	8001140 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 0302 	and.w	r3, r3, #2
 8001124:	2b02      	cmp	r3, #2
 8001126:	d00b      	beq.n	8001140 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112c:	f043 0204 	orr.w	r2, r3, #4
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2200      	movs	r2, #0
 8001138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800113c:	2303      	movs	r3, #3
 800113e:	e03d      	b.n	80011bc <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 0302 	and.w	r3, r3, #2
 800114a:	2b02      	cmp	r3, #2
 800114c:	d1d6      	bne.n	80010fc <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f06f 0212 	mvn.w	r2, #18
 8001156:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d123      	bne.n	80011ba <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001176:	2b00      	cmp	r3, #0
 8001178:	d11f      	bne.n	80011ba <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001180:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001184:	2b00      	cmp	r3, #0
 8001186:	d006      	beq.n	8001196 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001192:	2b00      	cmp	r3, #0
 8001194:	d111      	bne.n	80011ba <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d105      	bne.n	80011ba <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	f043 0201 	orr.w	r2, r3, #1
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80011cc:	2300      	movs	r3, #0
 80011ce:	60fb      	str	r3, [r7, #12]
 80011d0:	2300      	movs	r3, #0
 80011d2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	2b02      	cmp	r3, #2
 80011e0:	bf0c      	ite	eq
 80011e2:	2301      	moveq	r3, #1
 80011e4:	2300      	movne	r3, #0
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f003 0320 	and.w	r3, r3, #32
 80011f4:	2b20      	cmp	r3, #32
 80011f6:	bf0c      	ite	eq
 80011f8:	2301      	moveq	r3, #1
 80011fa:	2300      	movne	r3, #0
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d049      	beq.n	800129a <HAL_ADC_IRQHandler+0xd6>
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d046      	beq.n	800129a <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001210:	f003 0310 	and.w	r3, r3, #16
 8001214:	2b00      	cmp	r3, #0
 8001216:	d105      	bne.n	8001224 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d12b      	bne.n	800128a <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001236:	2b00      	cmp	r3, #0
 8001238:	d127      	bne.n	800128a <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001240:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001244:	2b00      	cmp	r3, #0
 8001246:	d006      	beq.n	8001256 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001252:	2b00      	cmp	r3, #0
 8001254:	d119      	bne.n	800128a <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	6812      	ldr	r2, [r2, #0]
 800125e:	6852      	ldr	r2, [r2, #4]
 8001260:	f022 0220 	bic.w	r2, r2, #32
 8001264:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001276:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800127a:	2b00      	cmp	r3, #0
 800127c:	d105      	bne.n	800128a <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001282:	f043 0201 	orr.w	r2, r3, #1
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f000 f8e8 	bl	8001460 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f06f 0212 	mvn.w	r2, #18
 8001298:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f003 0304 	and.w	r3, r3, #4
 80012a4:	2b04      	cmp	r3, #4
 80012a6:	bf0c      	ite	eq
 80012a8:	2301      	moveq	r3, #1
 80012aa:	2300      	movne	r3, #0
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012ba:	2b80      	cmp	r3, #128	; 0x80
 80012bc:	bf0c      	ite	eq
 80012be:	2301      	moveq	r3, #1
 80012c0:	2300      	movne	r3, #0
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d057      	beq.n	800137c <HAL_ADC_IRQHandler+0x1b8>
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d054      	beq.n	800137c <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d6:	f003 0310 	and.w	r3, r3, #16
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d105      	bne.n	80012ea <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d139      	bne.n	800136c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012fe:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001302:	2b00      	cmp	r3, #0
 8001304:	d006      	beq.n	8001314 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001310:	2b00      	cmp	r3, #0
 8001312:	d12b      	bne.n	800136c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800131e:	2b00      	cmp	r3, #0
 8001320:	d124      	bne.n	800136c <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800132c:	2b00      	cmp	r3, #0
 800132e:	d11d      	bne.n	800136c <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001334:	2b00      	cmp	r3, #0
 8001336:	d119      	bne.n	800136c <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	6812      	ldr	r2, [r2, #0]
 8001340:	6852      	ldr	r2, [r2, #4]
 8001342:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001346:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800135c:	2b00      	cmp	r3, #0
 800135e:	d105      	bne.n	800136c <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001364:	f043 0201 	orr.w	r2, r3, #1
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f000 fab5 	bl	80018dc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f06f 020c 	mvn.w	r2, #12
 800137a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	2b01      	cmp	r3, #1
 8001388:	bf0c      	ite	eq
 800138a:	2301      	moveq	r3, #1
 800138c:	2300      	movne	r3, #0
 800138e:	b2db      	uxtb	r3, r3
 8001390:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800139c:	2b40      	cmp	r3, #64	; 0x40
 800139e:	bf0c      	ite	eq
 80013a0:	2301      	moveq	r3, #1
 80013a2:	2300      	movne	r3, #0
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d017      	beq.n	80013de <HAL_ADC_IRQHandler+0x21a>
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d014      	beq.n	80013de <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d10d      	bne.n	80013de <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f000 f850 	bl	8001474 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f06f 0201 	mvn.w	r2, #1
 80013dc:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f003 0320 	and.w	r3, r3, #32
 80013e8:	2b20      	cmp	r3, #32
 80013ea:	bf0c      	ite	eq
 80013ec:	2301      	moveq	r3, #1
 80013ee:	2300      	movne	r3, #0
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80013fe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001402:	bf0c      	ite	eq
 8001404:	2301      	moveq	r3, #1
 8001406:	2300      	movne	r3, #0
 8001408:	b2db      	uxtb	r3, r3
 800140a:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d015      	beq.n	800143e <HAL_ADC_IRQHandler+0x27a>
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d012      	beq.n	800143e <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141c:	f043 0202 	orr.w	r2, r3, #2
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f06f 0220 	mvn.w	r2, #32
 800142c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f000 f82a 	bl	8001488 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f06f 0220 	mvn.w	r2, #32
 800143c:	601a      	str	r2, [r3, #0]
  }
}
 800143e:	bf00      	nop
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001446:	b480      	push	{r7}
 8001448:	b083      	sub	sp, #12
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001454:	4618      	mov	r0, r3
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800149c:	b490      	push	{r4, r7}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d101      	bne.n	80014b8 <HAL_ADC_ConfigChannel+0x1c>
 80014b4:	2302      	movs	r3, #2
 80014b6:	e107      	b.n	80016c8 <HAL_ADC_ConfigChannel+0x22c>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2201      	movs	r2, #1
 80014bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2b09      	cmp	r3, #9
 80014c6:	d926      	bls.n	8001516 <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	68d9      	ldr	r1, [r3, #12]
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	4618      	mov	r0, r3
 80014da:	4603      	mov	r3, r0
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	4403      	add	r3, r0
 80014e0:	3b1e      	subs	r3, #30
 80014e2:	2007      	movs	r0, #7
 80014e4:	fa00 f303 	lsl.w	r3, r0, r3
 80014e8:	43db      	mvns	r3, r3
 80014ea:	400b      	ands	r3, r1
 80014ec:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	68d9      	ldr	r1, [r3, #12]
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	6898      	ldr	r0, [r3, #8]
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	b29b      	uxth	r3, r3
 8001502:	461c      	mov	r4, r3
 8001504:	4623      	mov	r3, r4
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	4423      	add	r3, r4
 800150a:	3b1e      	subs	r3, #30
 800150c:	fa00 f303 	lsl.w	r3, r0, r3
 8001510:	430b      	orrs	r3, r1
 8001512:	60d3      	str	r3, [r2, #12]
 8001514:	e023      	b.n	800155e <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	6919      	ldr	r1, [r3, #16]
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	b29b      	uxth	r3, r3
 8001526:	4618      	mov	r0, r3
 8001528:	4603      	mov	r3, r0
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	4403      	add	r3, r0
 800152e:	2007      	movs	r0, #7
 8001530:	fa00 f303 	lsl.w	r3, r0, r3
 8001534:	43db      	mvns	r3, r3
 8001536:	400b      	ands	r3, r1
 8001538:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	6919      	ldr	r1, [r3, #16]
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	6898      	ldr	r0, [r3, #8]
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	b29b      	uxth	r3, r3
 800154e:	461c      	mov	r4, r3
 8001550:	4623      	mov	r3, r4
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	4423      	add	r3, r4
 8001556:	fa00 f303 	lsl.w	r3, r0, r3
 800155a:	430b      	orrs	r3, r1
 800155c:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	2b06      	cmp	r3, #6
 8001564:	d824      	bhi.n	80015b0 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6819      	ldr	r1, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685a      	ldr	r2, [r3, #4]
 8001574:	4613      	mov	r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	4413      	add	r3, r2
 800157a:	3b05      	subs	r3, #5
 800157c:	221f      	movs	r2, #31
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	43db      	mvns	r3, r3
 8001584:	4003      	ands	r3, r0
 8001586:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6819      	ldr	r1, [r3, #0]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	b29b      	uxth	r3, r3
 8001598:	461c      	mov	r4, r3
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685a      	ldr	r2, [r3, #4]
 800159e:	4613      	mov	r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	4413      	add	r3, r2
 80015a4:	3b05      	subs	r3, #5
 80015a6:	fa04 f303 	lsl.w	r3, r4, r3
 80015aa:	4303      	orrs	r3, r0
 80015ac:	634b      	str	r3, [r1, #52]	; 0x34
 80015ae:	e04c      	b.n	800164a <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	2b0c      	cmp	r3, #12
 80015b6:	d824      	bhi.n	8001602 <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6819      	ldr	r1, [r3, #0]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685a      	ldr	r2, [r3, #4]
 80015c6:	4613      	mov	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	4413      	add	r3, r2
 80015cc:	3b23      	subs	r3, #35	; 0x23
 80015ce:	221f      	movs	r2, #31
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	43db      	mvns	r3, r3
 80015d6:	4003      	ands	r3, r0
 80015d8:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6819      	ldr	r1, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	461c      	mov	r4, r3
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685a      	ldr	r2, [r3, #4]
 80015f0:	4613      	mov	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	3b23      	subs	r3, #35	; 0x23
 80015f8:	fa04 f303 	lsl.w	r3, r4, r3
 80015fc:	4303      	orrs	r3, r0
 80015fe:	630b      	str	r3, [r1, #48]	; 0x30
 8001600:	e023      	b.n	800164a <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6819      	ldr	r1, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685a      	ldr	r2, [r3, #4]
 8001610:	4613      	mov	r3, r2
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4413      	add	r3, r2
 8001616:	3b41      	subs	r3, #65	; 0x41
 8001618:	221f      	movs	r2, #31
 800161a:	fa02 f303 	lsl.w	r3, r2, r3
 800161e:	43db      	mvns	r3, r3
 8001620:	4003      	ands	r3, r0
 8001622:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6819      	ldr	r1, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	b29b      	uxth	r3, r3
 8001634:	461c      	mov	r4, r3
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685a      	ldr	r2, [r3, #4]
 800163a:	4613      	mov	r3, r2
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	4413      	add	r3, r2
 8001640:	3b41      	subs	r3, #65	; 0x41
 8001642:	fa04 f303 	lsl.w	r3, r4, r3
 8001646:	4303      	orrs	r3, r0
 8001648:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800164a:	4b22      	ldr	r3, [pc, #136]	; (80016d4 <HAL_ADC_ConfigChannel+0x238>)
 800164c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a21      	ldr	r2, [pc, #132]	; (80016d8 <HAL_ADC_ConfigChannel+0x23c>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d109      	bne.n	800166c <HAL_ADC_ConfigChannel+0x1d0>
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2b12      	cmp	r3, #18
 800165e:	d105      	bne.n	800166c <HAL_ADC_ConfigChannel+0x1d0>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a19      	ldr	r2, [pc, #100]	; (80016d8 <HAL_ADC_ConfigChannel+0x23c>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d123      	bne.n	80016be <HAL_ADC_ConfigChannel+0x222>
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2b10      	cmp	r3, #16
 800167c:	d003      	beq.n	8001686 <HAL_ADC_ConfigChannel+0x1ea>
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2b11      	cmp	r3, #17
 8001684:	d11b      	bne.n	80016be <HAL_ADC_ConfigChannel+0x222>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b10      	cmp	r3, #16
 8001698:	d111      	bne.n	80016be <HAL_ADC_ConfigChannel+0x222>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800169a:	4b10      	ldr	r3, [pc, #64]	; (80016dc <HAL_ADC_ConfigChannel+0x240>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a10      	ldr	r2, [pc, #64]	; (80016e0 <HAL_ADC_ConfigChannel+0x244>)
 80016a0:	fba2 2303 	umull	r2, r3, r2, r3
 80016a4:	0c9a      	lsrs	r2, r3, #18
 80016a6:	4613      	mov	r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	4413      	add	r3, r2
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80016b0:	e002      	b.n	80016b8 <HAL_ADC_ConfigChannel+0x21c>
      {
        counter--;
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	3b01      	subs	r3, #1
 80016b6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1f9      	bne.n	80016b2 <HAL_ADC_ConfigChannel+0x216>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2200      	movs	r2, #0
 80016c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80016c6:	2300      	movs	r3, #0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc90      	pop	{r4, r7}
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	40012300 	.word	0x40012300
 80016d8:	40012000 	.word	0x40012000
 80016dc:	20000000 	.word	0x20000000
 80016e0:	431bde83 	.word	0x431bde83

080016e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016ec:	4b79      	ldr	r3, [pc, #484]	; (80018d4 <ADC_Init+0x1f0>)
 80016ee:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	685a      	ldr	r2, [r3, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	431a      	orrs	r2, r3
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	6812      	ldr	r2, [r2, #0]
 8001712:	6852      	ldr	r2, [r2, #4]
 8001714:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001718:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	6812      	ldr	r2, [r2, #0]
 8001722:	6851      	ldr	r1, [r2, #4]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	6912      	ldr	r2, [r2, #16]
 8001728:	0212      	lsls	r2, r2, #8
 800172a:	430a      	orrs	r2, r1
 800172c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	6812      	ldr	r2, [r2, #0]
 8001736:	6852      	ldr	r2, [r2, #4]
 8001738:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800173c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	6812      	ldr	r2, [r2, #0]
 8001746:	6851      	ldr	r1, [r2, #4]
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	6892      	ldr	r2, [r2, #8]
 800174c:	430a      	orrs	r2, r1
 800174e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	6812      	ldr	r2, [r2, #0]
 8001758:	6892      	ldr	r2, [r2, #8]
 800175a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800175e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	6812      	ldr	r2, [r2, #0]
 8001768:	6891      	ldr	r1, [r2, #8]
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	68d2      	ldr	r2, [r2, #12]
 800176e:	430a      	orrs	r2, r1
 8001770:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001776:	4a58      	ldr	r2, [pc, #352]	; (80018d8 <ADC_Init+0x1f4>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d022      	beq.n	80017c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	6812      	ldr	r2, [r2, #0]
 8001784:	6892      	ldr	r2, [r2, #8]
 8001786:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800178a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	6812      	ldr	r2, [r2, #0]
 8001794:	6891      	ldr	r1, [r2, #8]
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800179a:	430a      	orrs	r2, r1
 800179c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	6812      	ldr	r2, [r2, #0]
 80017a6:	6892      	ldr	r2, [r2, #8]
 80017a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80017ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	6812      	ldr	r2, [r2, #0]
 80017b6:	6891      	ldr	r1, [r2, #8]
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80017bc:	430a      	orrs	r2, r1
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	e00f      	b.n	80017e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	6812      	ldr	r2, [r2, #0]
 80017ca:	6892      	ldr	r2, [r2, #8]
 80017cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80017d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	6812      	ldr	r2, [r2, #0]
 80017da:	6892      	ldr	r2, [r2, #8]
 80017dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80017e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	6812      	ldr	r2, [r2, #0]
 80017ea:	6892      	ldr	r2, [r2, #8]
 80017ec:	f022 0202 	bic.w	r2, r2, #2
 80017f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	6812      	ldr	r2, [r2, #0]
 80017fa:	6891      	ldr	r1, [r2, #8]
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	7e12      	ldrb	r2, [r2, #24]
 8001800:	0052      	lsls	r2, r2, #1
 8001802:	430a      	orrs	r2, r1
 8001804:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	f893 3020 	ldrb.w	r3, [r3, #32]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d01b      	beq.n	8001848 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	6812      	ldr	r2, [r2, #0]
 8001818:	6852      	ldr	r2, [r2, #4]
 800181a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800181e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	6812      	ldr	r2, [r2, #0]
 8001828:	6852      	ldr	r2, [r2, #4]
 800182a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800182e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	6812      	ldr	r2, [r2, #0]
 8001838:	6851      	ldr	r1, [r2, #4]
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800183e:	3a01      	subs	r2, #1
 8001840:	0352      	lsls	r2, r2, #13
 8001842:	430a      	orrs	r2, r1
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	e007      	b.n	8001858 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	6812      	ldr	r2, [r2, #0]
 8001850:	6852      	ldr	r2, [r2, #4]
 8001852:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001856:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	6812      	ldr	r2, [r2, #0]
 8001860:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001862:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001866:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	6812      	ldr	r2, [r2, #0]
 8001870:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	69d2      	ldr	r2, [r2, #28]
 8001876:	3a01      	subs	r2, #1
 8001878:	0512      	lsls	r2, r2, #20
 800187a:	430a      	orrs	r2, r1
 800187c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	6812      	ldr	r2, [r2, #0]
 8001886:	6892      	ldr	r2, [r2, #8]
 8001888:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800188c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	687a      	ldr	r2, [r7, #4]
 8001894:	6812      	ldr	r2, [r2, #0]
 8001896:	6891      	ldr	r1, [r2, #8]
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 800189e:	0252      	lsls	r2, r2, #9
 80018a0:	430a      	orrs	r2, r1
 80018a2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	6812      	ldr	r2, [r2, #0]
 80018ac:	6892      	ldr	r2, [r2, #8]
 80018ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	687a      	ldr	r2, [r7, #4]
 80018ba:	6812      	ldr	r2, [r2, #0]
 80018bc:	6891      	ldr	r1, [r2, #8]
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	6952      	ldr	r2, [r2, #20]
 80018c2:	0292      	lsls	r2, r2, #10
 80018c4:	430a      	orrs	r2, r1
 80018c6:	609a      	str	r2, [r3, #8]
}
 80018c8:	bf00      	nop
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr
 80018d4:	40012300 	.word	0x40012300
 80018d8:	0f000001 	.word	0x0f000001

080018dc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001900:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <__NVIC_SetPriorityGrouping+0x44>)
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001906:	68ba      	ldr	r2, [r7, #8]
 8001908:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800190c:	4013      	ands	r3, r2
 800190e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001918:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800191c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001922:	4a04      	ldr	r2, [pc, #16]	; (8001934 <__NVIC_SetPriorityGrouping+0x44>)
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	60d3      	str	r3, [r2, #12]
}
 8001928:	bf00      	nop
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800193c:	4b04      	ldr	r3, [pc, #16]	; (8001950 <__NVIC_GetPriorityGrouping+0x18>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	0a1b      	lsrs	r3, r3, #8
 8001942:	f003 0307 	and.w	r3, r3, #7
}
 8001946:	4618      	mov	r0, r3
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	e000ed00 	.word	0xe000ed00

08001954 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800195e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001962:	2b00      	cmp	r3, #0
 8001964:	db0b      	blt.n	800197e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001966:	4909      	ldr	r1, [pc, #36]	; (800198c <__NVIC_EnableIRQ+0x38>)
 8001968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196c:	095b      	lsrs	r3, r3, #5
 800196e:	79fa      	ldrb	r2, [r7, #7]
 8001970:	f002 021f 	and.w	r2, r2, #31
 8001974:	2001      	movs	r0, #1
 8001976:	fa00 f202 	lsl.w	r2, r0, r2
 800197a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	e000e100 	.word	0xe000e100

08001990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800199c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	db0a      	blt.n	80019ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a4:	490d      	ldr	r1, [pc, #52]	; (80019dc <__NVIC_SetPriority+0x4c>)
 80019a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	b2d2      	uxtb	r2, r2
 80019ae:	0112      	lsls	r2, r2, #4
 80019b0:	b2d2      	uxtb	r2, r2
 80019b2:	440b      	add	r3, r1
 80019b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b8:	e00a      	b.n	80019d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ba:	4909      	ldr	r1, [pc, #36]	; (80019e0 <__NVIC_SetPriority+0x50>)
 80019bc:	79fb      	ldrb	r3, [r7, #7]
 80019be:	f003 030f 	and.w	r3, r3, #15
 80019c2:	3b04      	subs	r3, #4
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	0112      	lsls	r2, r2, #4
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	440b      	add	r3, r1
 80019ce:	761a      	strb	r2, [r3, #24]
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	e000e100 	.word	0xe000e100
 80019e0:	e000ed00 	.word	0xe000ed00

080019e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b089      	sub	sp, #36	; 0x24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f003 0307 	and.w	r3, r3, #7
 80019f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	f1c3 0307 	rsb	r3, r3, #7
 80019fe:	2b04      	cmp	r3, #4
 8001a00:	bf28      	it	cs
 8001a02:	2304      	movcs	r3, #4
 8001a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3304      	adds	r3, #4
 8001a0a:	2b06      	cmp	r3, #6
 8001a0c:	d902      	bls.n	8001a14 <NVIC_EncodePriority+0x30>
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	3b03      	subs	r3, #3
 8001a12:	e000      	b.n	8001a16 <NVIC_EncodePriority+0x32>
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a18:	2201      	movs	r2, #1
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	1e5a      	subs	r2, r3, #1
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	401a      	ands	r2, r3
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a32:	1e59      	subs	r1, r3, #1
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a38:	4313      	orrs	r3, r2
         );
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3724      	adds	r7, #36	; 0x24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
	...

08001a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3b01      	subs	r3, #1
 8001a54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a58:	d301      	bcc.n	8001a5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e00f      	b.n	8001a7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5e:	4a0a      	ldr	r2, [pc, #40]	; (8001a88 <SysTick_Config+0x40>)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a66:	210f      	movs	r1, #15
 8001a68:	f04f 30ff 	mov.w	r0, #4294967295
 8001a6c:	f7ff ff90 	bl	8001990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a70:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <SysTick_Config+0x40>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a76:	4b04      	ldr	r3, [pc, #16]	; (8001a88 <SysTick_Config+0x40>)
 8001a78:	2207      	movs	r2, #7
 8001a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	e000e010 	.word	0xe000e010

08001a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff ff2b 	bl	80018f0 <__NVIC_SetPriorityGrouping>
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b086      	sub	sp, #24
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	60b9      	str	r1, [r7, #8]
 8001aac:	607a      	str	r2, [r7, #4]
 8001aae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab4:	f7ff ff40 	bl	8001938 <__NVIC_GetPriorityGrouping>
 8001ab8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	68b9      	ldr	r1, [r7, #8]
 8001abe:	6978      	ldr	r0, [r7, #20]
 8001ac0:	f7ff ff90 	bl	80019e4 <NVIC_EncodePriority>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aca:	4611      	mov	r1, r2
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff ff5f 	bl	8001990 <__NVIC_SetPriority>
}
 8001ad2:	bf00      	nop
 8001ad4:	3718      	adds	r7, #24
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b082      	sub	sp, #8
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ff33 	bl	8001954 <__NVIC_EnableIRQ>
}
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff ffa2 	bl	8001a48 <SysTick_Config>
 8001b04:	4603      	mov	r3, r0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b084      	sub	sp, #16
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b1a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001b1c:	f7ff f990 	bl	8000e40 <HAL_GetTick>
 8001b20:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d008      	beq.n	8001b40 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2280      	movs	r2, #128	; 0x80
 8001b32:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e052      	b.n	8001be6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	6812      	ldr	r2, [r2, #0]
 8001b48:	6812      	ldr	r2, [r2, #0]
 8001b4a:	f022 0216 	bic.w	r2, r2, #22
 8001b4e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	6812      	ldr	r2, [r2, #0]
 8001b58:	6952      	ldr	r2, [r2, #20]
 8001b5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b5e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d103      	bne.n	8001b70 <HAL_DMA_Abort+0x62>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d007      	beq.n	8001b80 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	687a      	ldr	r2, [r7, #4]
 8001b76:	6812      	ldr	r2, [r2, #0]
 8001b78:	6812      	ldr	r2, [r2, #0]
 8001b7a:	f022 0208 	bic.w	r2, r2, #8
 8001b7e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	6812      	ldr	r2, [r2, #0]
 8001b88:	6812      	ldr	r2, [r2, #0]
 8001b8a:	f022 0201 	bic.w	r2, r2, #1
 8001b8e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b90:	e013      	b.n	8001bba <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b92:	f7ff f955 	bl	8000e40 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b05      	cmp	r3, #5
 8001b9e:	d90c      	bls.n	8001bba <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2220      	movs	r2, #32
 8001ba4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2203      	movs	r2, #3
 8001bb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e015      	b.n	8001be6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d1e4      	bne.n	8001b92 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bcc:	223f      	movs	r2, #63	; 0x3f
 8001bce:	409a      	lsls	r2, r3
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	b083      	sub	sp, #12
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d004      	beq.n	8001c0c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2280      	movs	r2, #128	; 0x80
 8001c06:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e00c      	b.n	8001c26 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2205      	movs	r2, #5
 8001c10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	687a      	ldr	r2, [r7, #4]
 8001c1a:	6812      	ldr	r2, [r2, #0]
 8001c1c:	6812      	ldr	r2, [r2, #0]
 8001c1e:	f022 0201 	bic.w	r2, r2, #1
 8001c22:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
	...

08001c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b089      	sub	sp, #36	; 0x24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c42:	2300      	movs	r3, #0
 8001c44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c46:	2300      	movs	r3, #0
 8001c48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	61fb      	str	r3, [r7, #28]
 8001c4e:	e159      	b.n	8001f04 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c50:	2201      	movs	r2, #1
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	4013      	ands	r3, r2
 8001c62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c64:	693a      	ldr	r2, [r7, #16]
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	f040 8148 	bne.w	8001efe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f003 0303 	and.w	r3, r3, #3
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d005      	beq.n	8001c86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d130      	bne.n	8001ce8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	2203      	movs	r2, #3
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43db      	mvns	r3, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	68da      	ldr	r2, [r3, #12]
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	69ba      	ldr	r2, [r7, #24]
 8001cb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	091b      	lsrs	r3, r3, #4
 8001cd2:	f003 0201 	and.w	r2, r3, #1
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f003 0303 	and.w	r3, r3, #3
 8001cf0:	2b03      	cmp	r3, #3
 8001cf2:	d017      	beq.n	8001d24 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	2203      	movs	r2, #3
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	689a      	ldr	r2, [r3, #8]
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	fa02 f303 	lsl.w	r3, r2, r3
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	69ba      	ldr	r2, [r7, #24]
 8001d22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f003 0303 	and.w	r3, r3, #3
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d123      	bne.n	8001d78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	08da      	lsrs	r2, r3, #3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	3208      	adds	r2, #8
 8001d38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	f003 0307 	and.w	r3, r3, #7
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	220f      	movs	r2, #15
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	4013      	ands	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	691a      	ldr	r2, [r3, #16]
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	08da      	lsrs	r2, r3, #3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	3208      	adds	r2, #8
 8001d72:	69b9      	ldr	r1, [r7, #24]
 8001d74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	2203      	movs	r2, #3
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f003 0203 	and.w	r2, r3, #3
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	f000 80a2 	beq.w	8001efe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	4a56      	ldr	r2, [pc, #344]	; (8001f18 <HAL_GPIO_Init+0x2e4>)
 8001dc0:	4b55      	ldr	r3, [pc, #340]	; (8001f18 <HAL_GPIO_Init+0x2e4>)
 8001dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dca:	4b53      	ldr	r3, [pc, #332]	; (8001f18 <HAL_GPIO_Init+0x2e4>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dd2:	60fb      	str	r3, [r7, #12]
 8001dd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001dd6:	4a51      	ldr	r2, [pc, #324]	; (8001f1c <HAL_GPIO_Init+0x2e8>)
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	089b      	lsrs	r3, r3, #2
 8001ddc:	3302      	adds	r3, #2
 8001dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	f003 0303 	and.w	r3, r3, #3
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	220f      	movs	r2, #15
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	43db      	mvns	r3, r3
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	4013      	ands	r3, r2
 8001df8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a48      	ldr	r2, [pc, #288]	; (8001f20 <HAL_GPIO_Init+0x2ec>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d019      	beq.n	8001e36 <HAL_GPIO_Init+0x202>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a47      	ldr	r2, [pc, #284]	; (8001f24 <HAL_GPIO_Init+0x2f0>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d013      	beq.n	8001e32 <HAL_GPIO_Init+0x1fe>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a46      	ldr	r2, [pc, #280]	; (8001f28 <HAL_GPIO_Init+0x2f4>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d00d      	beq.n	8001e2e <HAL_GPIO_Init+0x1fa>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a45      	ldr	r2, [pc, #276]	; (8001f2c <HAL_GPIO_Init+0x2f8>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d007      	beq.n	8001e2a <HAL_GPIO_Init+0x1f6>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a44      	ldr	r2, [pc, #272]	; (8001f30 <HAL_GPIO_Init+0x2fc>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d101      	bne.n	8001e26 <HAL_GPIO_Init+0x1f2>
 8001e22:	2304      	movs	r3, #4
 8001e24:	e008      	b.n	8001e38 <HAL_GPIO_Init+0x204>
 8001e26:	2307      	movs	r3, #7
 8001e28:	e006      	b.n	8001e38 <HAL_GPIO_Init+0x204>
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e004      	b.n	8001e38 <HAL_GPIO_Init+0x204>
 8001e2e:	2302      	movs	r3, #2
 8001e30:	e002      	b.n	8001e38 <HAL_GPIO_Init+0x204>
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <HAL_GPIO_Init+0x204>
 8001e36:	2300      	movs	r3, #0
 8001e38:	69fa      	ldr	r2, [r7, #28]
 8001e3a:	f002 0203 	and.w	r2, r2, #3
 8001e3e:	0092      	lsls	r2, r2, #2
 8001e40:	4093      	lsls	r3, r2
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e48:	4934      	ldr	r1, [pc, #208]	; (8001f1c <HAL_GPIO_Init+0x2e8>)
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	089b      	lsrs	r3, r3, #2
 8001e4e:	3302      	adds	r3, #2
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e56:	4b37      	ldr	r3, [pc, #220]	; (8001f34 <HAL_GPIO_Init+0x300>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	43db      	mvns	r3, r3
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	4013      	ands	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d003      	beq.n	8001e7a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e7a:	4a2e      	ldr	r2, [pc, #184]	; (8001f34 <HAL_GPIO_Init+0x300>)
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001e80:	4b2c      	ldr	r3, [pc, #176]	; (8001f34 <HAL_GPIO_Init+0x300>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ea4:	4a23      	ldr	r2, [pc, #140]	; (8001f34 <HAL_GPIO_Init+0x300>)
 8001ea6:	69bb      	ldr	r3, [r7, #24]
 8001ea8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001eaa:	4b22      	ldr	r3, [pc, #136]	; (8001f34 <HAL_GPIO_Init+0x300>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	43db      	mvns	r3, r3
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ece:	4a19      	ldr	r2, [pc, #100]	; (8001f34 <HAL_GPIO_Init+0x300>)
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ed4:	4b17      	ldr	r3, [pc, #92]	; (8001f34 <HAL_GPIO_Init+0x300>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	43db      	mvns	r3, r3
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ef8:	4a0e      	ldr	r2, [pc, #56]	; (8001f34 <HAL_GPIO_Init+0x300>)
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	3301      	adds	r3, #1
 8001f02:	61fb      	str	r3, [r7, #28]
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	2b0f      	cmp	r3, #15
 8001f08:	f67f aea2 	bls.w	8001c50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	3724      	adds	r7, #36	; 0x24
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40013800 	.word	0x40013800
 8001f20:	40020000 	.word	0x40020000
 8001f24:	40020400 	.word	0x40020400
 8001f28:	40020800 	.word	0x40020800
 8001f2c:	40020c00 	.word	0x40020c00
 8001f30:	40021000 	.word	0x40021000
 8001f34:	40013c00 	.word	0x40013c00

08001f38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	460b      	mov	r3, r1
 8001f42:	807b      	strh	r3, [r7, #2]
 8001f44:	4613      	mov	r3, r2
 8001f46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f48:	787b      	ldrb	r3, [r7, #1]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f4e:	887a      	ldrh	r2, [r7, #2]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f54:	e003      	b.n	8001f5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f56:	887b      	ldrh	r3, [r7, #2]
 8001f58:	041a      	lsls	r2, r3, #16
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	619a      	str	r2, [r3, #24]
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
	...

08001f6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001f76:	4b08      	ldr	r3, [pc, #32]	; (8001f98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f78:	695a      	ldr	r2, [r3, #20]
 8001f7a:	88fb      	ldrh	r3, [r7, #6]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d006      	beq.n	8001f90 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f82:	4a05      	ldr	r2, [pc, #20]	; (8001f98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f84:	88fb      	ldrh	r3, [r7, #6]
 8001f86:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f88:	88fb      	ldrh	r3, [r7, #6]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f000 f806 	bl	8001f9c <HAL_GPIO_EXTI_Callback>
  }
}
 8001f90:	bf00      	nop
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40013c00 	.word	0x40013c00

08001f9c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
	...

08001fb4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d101      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e264      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d075      	beq.n	80020be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fd2:	4ba3      	ldr	r3, [pc, #652]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	f003 030c 	and.w	r3, r3, #12
 8001fda:	2b04      	cmp	r3, #4
 8001fdc:	d00c      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fde:	4ba0      	ldr	r3, [pc, #640]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fe6:	2b08      	cmp	r3, #8
 8001fe8:	d112      	bne.n	8002010 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fea:	4b9d      	ldr	r3, [pc, #628]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ff2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ff6:	d10b      	bne.n	8002010 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ff8:	4b99      	ldr	r3, [pc, #612]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d05b      	beq.n	80020bc <HAL_RCC_OscConfig+0x108>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d157      	bne.n	80020bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e23f      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002018:	d106      	bne.n	8002028 <HAL_RCC_OscConfig+0x74>
 800201a:	4a91      	ldr	r2, [pc, #580]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 800201c:	4b90      	ldr	r3, [pc, #576]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002024:	6013      	str	r3, [r2, #0]
 8002026:	e01d      	b.n	8002064 <HAL_RCC_OscConfig+0xb0>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002030:	d10c      	bne.n	800204c <HAL_RCC_OscConfig+0x98>
 8002032:	4a8b      	ldr	r2, [pc, #556]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002034:	4b8a      	ldr	r3, [pc, #552]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800203c:	6013      	str	r3, [r2, #0]
 800203e:	4a88      	ldr	r2, [pc, #544]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002040:	4b87      	ldr	r3, [pc, #540]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	e00b      	b.n	8002064 <HAL_RCC_OscConfig+0xb0>
 800204c:	4a84      	ldr	r2, [pc, #528]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 800204e:	4b84      	ldr	r3, [pc, #528]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002056:	6013      	str	r3, [r2, #0]
 8002058:	4a81      	ldr	r2, [pc, #516]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 800205a:	4b81      	ldr	r3, [pc, #516]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002062:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d013      	beq.n	8002094 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800206c:	f7fe fee8 	bl	8000e40 <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002072:	e008      	b.n	8002086 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002074:	f7fe fee4 	bl	8000e40 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b64      	cmp	r3, #100	; 0x64
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e204      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002086:	4b76      	ldr	r3, [pc, #472]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0f0      	beq.n	8002074 <HAL_RCC_OscConfig+0xc0>
 8002092:	e014      	b.n	80020be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002094:	f7fe fed4 	bl	8000e40 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800209c:	f7fe fed0 	bl	8000e40 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b64      	cmp	r3, #100	; 0x64
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e1f0      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ae:	4b6c      	ldr	r3, [pc, #432]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f0      	bne.n	800209c <HAL_RCC_OscConfig+0xe8>
 80020ba:	e000      	b.n	80020be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d063      	beq.n	8002192 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020ca:	4b65      	ldr	r3, [pc, #404]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	f003 030c 	and.w	r3, r3, #12
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00b      	beq.n	80020ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020d6:	4b62      	ldr	r3, [pc, #392]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020de:	2b08      	cmp	r3, #8
 80020e0:	d11c      	bne.n	800211c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020e2:	4b5f      	ldr	r3, [pc, #380]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d116      	bne.n	800211c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020ee:	4b5c      	ldr	r3, [pc, #368]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d005      	beq.n	8002106 <HAL_RCC_OscConfig+0x152>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d001      	beq.n	8002106 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e1c4      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002106:	4956      	ldr	r1, [pc, #344]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002108:	4b55      	ldr	r3, [pc, #340]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	691b      	ldr	r3, [r3, #16]
 8002114:	00db      	lsls	r3, r3, #3
 8002116:	4313      	orrs	r3, r2
 8002118:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800211a:	e03a      	b.n	8002192 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d020      	beq.n	8002166 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002124:	4b4f      	ldr	r3, [pc, #316]	; (8002264 <HAL_RCC_OscConfig+0x2b0>)
 8002126:	2201      	movs	r2, #1
 8002128:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800212a:	f7fe fe89 	bl	8000e40 <HAL_GetTick>
 800212e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002130:	e008      	b.n	8002144 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002132:	f7fe fe85 	bl	8000e40 <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d901      	bls.n	8002144 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e1a5      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002144:	4b46      	ldr	r3, [pc, #280]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0f0      	beq.n	8002132 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002150:	4943      	ldr	r1, [pc, #268]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002152:	4b43      	ldr	r3, [pc, #268]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	4313      	orrs	r3, r2
 8002162:	600b      	str	r3, [r1, #0]
 8002164:	e015      	b.n	8002192 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002166:	4b3f      	ldr	r3, [pc, #252]	; (8002264 <HAL_RCC_OscConfig+0x2b0>)
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800216c:	f7fe fe68 	bl	8000e40 <HAL_GetTick>
 8002170:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002172:	e008      	b.n	8002186 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002174:	f7fe fe64 	bl	8000e40 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b02      	cmp	r3, #2
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e184      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002186:	4b36      	ldr	r3, [pc, #216]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d1f0      	bne.n	8002174 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0308 	and.w	r3, r3, #8
 800219a:	2b00      	cmp	r3, #0
 800219c:	d030      	beq.n	8002200 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	695b      	ldr	r3, [r3, #20]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d016      	beq.n	80021d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021a6:	4b30      	ldr	r3, [pc, #192]	; (8002268 <HAL_RCC_OscConfig+0x2b4>)
 80021a8:	2201      	movs	r2, #1
 80021aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ac:	f7fe fe48 	bl	8000e40 <HAL_GetTick>
 80021b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021b2:	e008      	b.n	80021c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021b4:	f7fe fe44 	bl	8000e40 <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d901      	bls.n	80021c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e164      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c6:	4b26      	ldr	r3, [pc, #152]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 80021c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d0f0      	beq.n	80021b4 <HAL_RCC_OscConfig+0x200>
 80021d2:	e015      	b.n	8002200 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021d4:	4b24      	ldr	r3, [pc, #144]	; (8002268 <HAL_RCC_OscConfig+0x2b4>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021da:	f7fe fe31 	bl	8000e40 <HAL_GetTick>
 80021de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021e0:	e008      	b.n	80021f4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021e2:	f7fe fe2d 	bl	8000e40 <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e14d      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021f4:	4b1a      	ldr	r3, [pc, #104]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 80021f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021f8:	f003 0302 	and.w	r3, r3, #2
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d1f0      	bne.n	80021e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0304 	and.w	r3, r3, #4
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 80a0 	beq.w	800234e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800220e:	2300      	movs	r3, #0
 8002210:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002212:	4b13      	ldr	r3, [pc, #76]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d10f      	bne.n	800223e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	60bb      	str	r3, [r7, #8]
 8002222:	4a0f      	ldr	r2, [pc, #60]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002224:	4b0e      	ldr	r3, [pc, #56]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800222c:	6413      	str	r3, [r2, #64]	; 0x40
 800222e:	4b0c      	ldr	r3, [pc, #48]	; (8002260 <HAL_RCC_OscConfig+0x2ac>)
 8002230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002236:	60bb      	str	r3, [r7, #8]
 8002238:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800223a:	2301      	movs	r3, #1
 800223c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800223e:	4b0b      	ldr	r3, [pc, #44]	; (800226c <HAL_RCC_OscConfig+0x2b8>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002246:	2b00      	cmp	r3, #0
 8002248:	d121      	bne.n	800228e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800224a:	4a08      	ldr	r2, [pc, #32]	; (800226c <HAL_RCC_OscConfig+0x2b8>)
 800224c:	4b07      	ldr	r3, [pc, #28]	; (800226c <HAL_RCC_OscConfig+0x2b8>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002254:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002256:	f7fe fdf3 	bl	8000e40 <HAL_GetTick>
 800225a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800225c:	e011      	b.n	8002282 <HAL_RCC_OscConfig+0x2ce>
 800225e:	bf00      	nop
 8002260:	40023800 	.word	0x40023800
 8002264:	42470000 	.word	0x42470000
 8002268:	42470e80 	.word	0x42470e80
 800226c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002270:	f7fe fde6 	bl	8000e40 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e106      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002282:	4b85      	ldr	r3, [pc, #532]	; (8002498 <HAL_RCC_OscConfig+0x4e4>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800228a:	2b00      	cmp	r3, #0
 800228c:	d0f0      	beq.n	8002270 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d106      	bne.n	80022a4 <HAL_RCC_OscConfig+0x2f0>
 8002296:	4a81      	ldr	r2, [pc, #516]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 8002298:	4b80      	ldr	r3, [pc, #512]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 800229a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800229c:	f043 0301 	orr.w	r3, r3, #1
 80022a0:	6713      	str	r3, [r2, #112]	; 0x70
 80022a2:	e01c      	b.n	80022de <HAL_RCC_OscConfig+0x32a>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	2b05      	cmp	r3, #5
 80022aa:	d10c      	bne.n	80022c6 <HAL_RCC_OscConfig+0x312>
 80022ac:	4a7b      	ldr	r2, [pc, #492]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 80022ae:	4b7b      	ldr	r3, [pc, #492]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 80022b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022b2:	f043 0304 	orr.w	r3, r3, #4
 80022b6:	6713      	str	r3, [r2, #112]	; 0x70
 80022b8:	4a78      	ldr	r2, [pc, #480]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 80022ba:	4b78      	ldr	r3, [pc, #480]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 80022bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022be:	f043 0301 	orr.w	r3, r3, #1
 80022c2:	6713      	str	r3, [r2, #112]	; 0x70
 80022c4:	e00b      	b.n	80022de <HAL_RCC_OscConfig+0x32a>
 80022c6:	4a75      	ldr	r2, [pc, #468]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 80022c8:	4b74      	ldr	r3, [pc, #464]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 80022ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022cc:	f023 0301 	bic.w	r3, r3, #1
 80022d0:	6713      	str	r3, [r2, #112]	; 0x70
 80022d2:	4a72      	ldr	r2, [pc, #456]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 80022d4:	4b71      	ldr	r3, [pc, #452]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 80022d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022d8:	f023 0304 	bic.w	r3, r3, #4
 80022dc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d015      	beq.n	8002312 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e6:	f7fe fdab 	bl	8000e40 <HAL_GetTick>
 80022ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ec:	e00a      	b.n	8002304 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022ee:	f7fe fda7 	bl	8000e40 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e0c5      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002304:	4b65      	ldr	r3, [pc, #404]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 8002306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0ee      	beq.n	80022ee <HAL_RCC_OscConfig+0x33a>
 8002310:	e014      	b.n	800233c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002312:	f7fe fd95 	bl	8000e40 <HAL_GetTick>
 8002316:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002318:	e00a      	b.n	8002330 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800231a:	f7fe fd91 	bl	8000e40 <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	f241 3288 	movw	r2, #5000	; 0x1388
 8002328:	4293      	cmp	r3, r2
 800232a:	d901      	bls.n	8002330 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e0af      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002330:	4b5a      	ldr	r3, [pc, #360]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 8002332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002334:	f003 0302 	and.w	r3, r3, #2
 8002338:	2b00      	cmp	r3, #0
 800233a:	d1ee      	bne.n	800231a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800233c:	7dfb      	ldrb	r3, [r7, #23]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d105      	bne.n	800234e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002342:	4a56      	ldr	r2, [pc, #344]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 8002344:	4b55      	ldr	r3, [pc, #340]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800234c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	2b00      	cmp	r3, #0
 8002354:	f000 809b 	beq.w	800248e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002358:	4b50      	ldr	r3, [pc, #320]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 030c 	and.w	r3, r3, #12
 8002360:	2b08      	cmp	r3, #8
 8002362:	d05c      	beq.n	800241e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	2b02      	cmp	r3, #2
 800236a:	d141      	bne.n	80023f0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800236c:	4b4c      	ldr	r3, [pc, #304]	; (80024a0 <HAL_RCC_OscConfig+0x4ec>)
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002372:	f7fe fd65 	bl	8000e40 <HAL_GetTick>
 8002376:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002378:	e008      	b.n	800238c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800237a:	f7fe fd61 	bl	8000e40 <HAL_GetTick>
 800237e:	4602      	mov	r2, r0
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d901      	bls.n	800238c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e081      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800238c:	4b43      	ldr	r3, [pc, #268]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1f0      	bne.n	800237a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002398:	4940      	ldr	r1, [pc, #256]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	69da      	ldr	r2, [r3, #28]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a1b      	ldr	r3, [r3, #32]
 80023a2:	431a      	orrs	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a8:	019b      	lsls	r3, r3, #6
 80023aa:	431a      	orrs	r2, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b0:	085b      	lsrs	r3, r3, #1
 80023b2:	3b01      	subs	r3, #1
 80023b4:	041b      	lsls	r3, r3, #16
 80023b6:	431a      	orrs	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023bc:	061b      	lsls	r3, r3, #24
 80023be:	4313      	orrs	r3, r2
 80023c0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023c2:	4b37      	ldr	r3, [pc, #220]	; (80024a0 <HAL_RCC_OscConfig+0x4ec>)
 80023c4:	2201      	movs	r2, #1
 80023c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c8:	f7fe fd3a 	bl	8000e40 <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023d0:	f7fe fd36 	bl	8000e40 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e056      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023e2:	4b2e      	ldr	r3, [pc, #184]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <HAL_RCC_OscConfig+0x41c>
 80023ee:	e04e      	b.n	800248e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f0:	4b2b      	ldr	r3, [pc, #172]	; (80024a0 <HAL_RCC_OscConfig+0x4ec>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f6:	f7fe fd23 	bl	8000e40 <HAL_GetTick>
 80023fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023fc:	e008      	b.n	8002410 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023fe:	f7fe fd1f 	bl	8000e40 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e03f      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002410:	4b22      	ldr	r3, [pc, #136]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1f0      	bne.n	80023fe <HAL_RCC_OscConfig+0x44a>
 800241c:	e037      	b.n	800248e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	2b01      	cmp	r3, #1
 8002424:	d101      	bne.n	800242a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e032      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800242a:	4b1c      	ldr	r3, [pc, #112]	; (800249c <HAL_RCC_OscConfig+0x4e8>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	699b      	ldr	r3, [r3, #24]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d028      	beq.n	800248a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002442:	429a      	cmp	r2, r3
 8002444:	d121      	bne.n	800248a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002450:	429a      	cmp	r2, r3
 8002452:	d11a      	bne.n	800248a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800245a:	4013      	ands	r3, r2
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002460:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002462:	4293      	cmp	r3, r2
 8002464:	d111      	bne.n	800248a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002470:	085b      	lsrs	r3, r3, #1
 8002472:	3b01      	subs	r3, #1
 8002474:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002476:	429a      	cmp	r2, r3
 8002478:	d107      	bne.n	800248a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002484:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002486:	429a      	cmp	r2, r3
 8002488:	d001      	beq.n	800248e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e000      	b.n	8002490 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3718      	adds	r7, #24
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	40007000 	.word	0x40007000
 800249c:	40023800 	.word	0x40023800
 80024a0:	42470060 	.word	0x42470060

080024a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d101      	bne.n	80024b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e0cc      	b.n	8002652 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024b8:	4b68      	ldr	r3, [pc, #416]	; (800265c <HAL_RCC_ClockConfig+0x1b8>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0207 	and.w	r2, r3, #7
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d20c      	bcs.n	80024e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024c6:	4b65      	ldr	r3, [pc, #404]	; (800265c <HAL_RCC_ClockConfig+0x1b8>)
 80024c8:	683a      	ldr	r2, [r7, #0]
 80024ca:	b2d2      	uxtb	r2, r2
 80024cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ce:	4b63      	ldr	r3, [pc, #396]	; (800265c <HAL_RCC_ClockConfig+0x1b8>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0207 	and.w	r2, r3, #7
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d001      	beq.n	80024e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e0b8      	b.n	8002652 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0302 	and.w	r3, r3, #2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d020      	beq.n	800252e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0304 	and.w	r3, r3, #4
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d005      	beq.n	8002504 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024f8:	4a59      	ldr	r2, [pc, #356]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 80024fa:	4b59      	ldr	r3, [pc, #356]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002502:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0308 	and.w	r3, r3, #8
 800250c:	2b00      	cmp	r3, #0
 800250e:	d005      	beq.n	800251c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002510:	4a53      	ldr	r2, [pc, #332]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 8002512:	4b53      	ldr	r3, [pc, #332]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800251a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800251c:	4950      	ldr	r1, [pc, #320]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 800251e:	4b50      	ldr	r3, [pc, #320]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	4313      	orrs	r3, r2
 800252c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	2b00      	cmp	r3, #0
 8002538:	d044      	beq.n	80025c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d107      	bne.n	8002552 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002542:	4b47      	ldr	r3, [pc, #284]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d119      	bne.n	8002582 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e07f      	b.n	8002652 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	2b02      	cmp	r3, #2
 8002558:	d003      	beq.n	8002562 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800255e:	2b03      	cmp	r3, #3
 8002560:	d107      	bne.n	8002572 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002562:	4b3f      	ldr	r3, [pc, #252]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d109      	bne.n	8002582 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e06f      	b.n	8002652 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002572:	4b3b      	ldr	r3, [pc, #236]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d101      	bne.n	8002582 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e067      	b.n	8002652 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002582:	4937      	ldr	r1, [pc, #220]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 8002584:	4b36      	ldr	r3, [pc, #216]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	f023 0203 	bic.w	r2, r3, #3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	4313      	orrs	r3, r2
 8002592:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002594:	f7fe fc54 	bl	8000e40 <HAL_GetTick>
 8002598:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800259a:	e00a      	b.n	80025b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800259c:	f7fe fc50 	bl	8000e40 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e04f      	b.n	8002652 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025b2:	4b2b      	ldr	r3, [pc, #172]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f003 020c 	and.w	r2, r3, #12
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d1eb      	bne.n	800259c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025c4:	4b25      	ldr	r3, [pc, #148]	; (800265c <HAL_RCC_ClockConfig+0x1b8>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0207 	and.w	r2, r3, #7
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d90c      	bls.n	80025ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025d2:	4b22      	ldr	r3, [pc, #136]	; (800265c <HAL_RCC_ClockConfig+0x1b8>)
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	b2d2      	uxtb	r2, r2
 80025d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025da:	4b20      	ldr	r3, [pc, #128]	; (800265c <HAL_RCC_ClockConfig+0x1b8>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0207 	and.w	r2, r3, #7
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d001      	beq.n	80025ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e032      	b.n	8002652 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 0304 	and.w	r3, r3, #4
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d008      	beq.n	800260a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025f8:	4919      	ldr	r1, [pc, #100]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 80025fa:	4b19      	ldr	r3, [pc, #100]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	4313      	orrs	r3, r2
 8002608:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0308 	and.w	r3, r3, #8
 8002612:	2b00      	cmp	r3, #0
 8002614:	d009      	beq.n	800262a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002616:	4912      	ldr	r1, [pc, #72]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 8002618:	4b11      	ldr	r3, [pc, #68]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	4313      	orrs	r3, r2
 8002628:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800262a:	f000 f821 	bl	8002670 <HAL_RCC_GetSysClockFreq>
 800262e:	4601      	mov	r1, r0
 8002630:	4b0b      	ldr	r3, [pc, #44]	; (8002660 <HAL_RCC_ClockConfig+0x1bc>)
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	091b      	lsrs	r3, r3, #4
 8002636:	f003 030f 	and.w	r3, r3, #15
 800263a:	4a0a      	ldr	r2, [pc, #40]	; (8002664 <HAL_RCC_ClockConfig+0x1c0>)
 800263c:	5cd3      	ldrb	r3, [r2, r3]
 800263e:	fa21 f303 	lsr.w	r3, r1, r3
 8002642:	4a09      	ldr	r2, [pc, #36]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 8002644:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002646:	4b09      	ldr	r3, [pc, #36]	; (800266c <HAL_RCC_ClockConfig+0x1c8>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4618      	mov	r0, r3
 800264c:	f7fe fbb4 	bl	8000db8 <HAL_InitTick>

  return HAL_OK;
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3710      	adds	r7, #16
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40023c00 	.word	0x40023c00
 8002660:	40023800 	.word	0x40023800
 8002664:	0800446c 	.word	0x0800446c
 8002668:	20000000 	.word	0x20000000
 800266c:	20000004 	.word	0x20000004

08002670 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002674:	b087      	sub	sp, #28
 8002676:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002678:	2200      	movs	r2, #0
 800267a:	60fa      	str	r2, [r7, #12]
 800267c:	2200      	movs	r2, #0
 800267e:	617a      	str	r2, [r7, #20]
 8002680:	2200      	movs	r2, #0
 8002682:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8002684:	2200      	movs	r2, #0
 8002686:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002688:	4a51      	ldr	r2, [pc, #324]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x160>)
 800268a:	6892      	ldr	r2, [r2, #8]
 800268c:	f002 020c 	and.w	r2, r2, #12
 8002690:	2a04      	cmp	r2, #4
 8002692:	d007      	beq.n	80026a4 <HAL_RCC_GetSysClockFreq+0x34>
 8002694:	2a08      	cmp	r2, #8
 8002696:	d008      	beq.n	80026aa <HAL_RCC_GetSysClockFreq+0x3a>
 8002698:	2a00      	cmp	r2, #0
 800269a:	f040 8090 	bne.w	80027be <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800269e:	4b4d      	ldr	r3, [pc, #308]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x164>)
 80026a0:	613b      	str	r3, [r7, #16]
       break;
 80026a2:	e08f      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026a4:	4b4c      	ldr	r3, [pc, #304]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x168>)
 80026a6:	613b      	str	r3, [r7, #16]
      break;
 80026a8:	e08c      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026aa:	4a49      	ldr	r2, [pc, #292]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x160>)
 80026ac:	6852      	ldr	r2, [r2, #4]
 80026ae:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80026b2:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026b4:	4a46      	ldr	r2, [pc, #280]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x160>)
 80026b6:	6852      	ldr	r2, [r2, #4]
 80026b8:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80026bc:	2a00      	cmp	r2, #0
 80026be:	d023      	beq.n	8002708 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026c0:	4b43      	ldr	r3, [pc, #268]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x160>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	099b      	lsrs	r3, r3, #6
 80026c6:	f04f 0400 	mov.w	r4, #0
 80026ca:	f240 11ff 	movw	r1, #511	; 0x1ff
 80026ce:	f04f 0200 	mov.w	r2, #0
 80026d2:	ea03 0301 	and.w	r3, r3, r1
 80026d6:	ea04 0402 	and.w	r4, r4, r2
 80026da:	4a3f      	ldr	r2, [pc, #252]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x168>)
 80026dc:	fb02 f104 	mul.w	r1, r2, r4
 80026e0:	2200      	movs	r2, #0
 80026e2:	fb02 f203 	mul.w	r2, r2, r3
 80026e6:	440a      	add	r2, r1
 80026e8:	493b      	ldr	r1, [pc, #236]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x168>)
 80026ea:	fba3 0101 	umull	r0, r1, r3, r1
 80026ee:	1853      	adds	r3, r2, r1
 80026f0:	4619      	mov	r1, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f04f 0400 	mov.w	r4, #0
 80026f8:	461a      	mov	r2, r3
 80026fa:	4623      	mov	r3, r4
 80026fc:	f7fd fdc0 	bl	8000280 <__aeabi_uldivmod>
 8002700:	4603      	mov	r3, r0
 8002702:	460c      	mov	r4, r1
 8002704:	617b      	str	r3, [r7, #20]
 8002706:	e04c      	b.n	80027a2 <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002708:	4a31      	ldr	r2, [pc, #196]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x160>)
 800270a:	6852      	ldr	r2, [r2, #4]
 800270c:	0992      	lsrs	r2, r2, #6
 800270e:	4611      	mov	r1, r2
 8002710:	f04f 0200 	mov.w	r2, #0
 8002714:	f240 15ff 	movw	r5, #511	; 0x1ff
 8002718:	f04f 0600 	mov.w	r6, #0
 800271c:	ea05 0501 	and.w	r5, r5, r1
 8002720:	ea06 0602 	and.w	r6, r6, r2
 8002724:	4629      	mov	r1, r5
 8002726:	4632      	mov	r2, r6
 8002728:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 800272c:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8002730:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8002734:	4651      	mov	r1, sl
 8002736:	465a      	mov	r2, fp
 8002738:	46aa      	mov	sl, r5
 800273a:	46b3      	mov	fp, r6
 800273c:	4655      	mov	r5, sl
 800273e:	465e      	mov	r6, fp
 8002740:	1b4d      	subs	r5, r1, r5
 8002742:	eb62 0606 	sbc.w	r6, r2, r6
 8002746:	4629      	mov	r1, r5
 8002748:	4632      	mov	r2, r6
 800274a:	0194      	lsls	r4, r2, #6
 800274c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002750:	018b      	lsls	r3, r1, #6
 8002752:	1a5b      	subs	r3, r3, r1
 8002754:	eb64 0402 	sbc.w	r4, r4, r2
 8002758:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 800275c:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8002760:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8002764:	4643      	mov	r3, r8
 8002766:	464c      	mov	r4, r9
 8002768:	4655      	mov	r5, sl
 800276a:	465e      	mov	r6, fp
 800276c:	18ed      	adds	r5, r5, r3
 800276e:	eb46 0604 	adc.w	r6, r6, r4
 8002772:	462b      	mov	r3, r5
 8002774:	4634      	mov	r4, r6
 8002776:	02a2      	lsls	r2, r4, #10
 8002778:	607a      	str	r2, [r7, #4]
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002780:	607a      	str	r2, [r7, #4]
 8002782:	029b      	lsls	r3, r3, #10
 8002784:	603b      	str	r3, [r7, #0]
 8002786:	e897 0018 	ldmia.w	r7, {r3, r4}
 800278a:	4618      	mov	r0, r3
 800278c:	4621      	mov	r1, r4
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f04f 0400 	mov.w	r4, #0
 8002794:	461a      	mov	r2, r3
 8002796:	4623      	mov	r3, r4
 8002798:	f7fd fd72 	bl	8000280 <__aeabi_uldivmod>
 800279c:	4603      	mov	r3, r0
 800279e:	460c      	mov	r4, r1
 80027a0:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80027a2:	4b0b      	ldr	r3, [pc, #44]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x160>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	0c1b      	lsrs	r3, r3, #16
 80027a8:	f003 0303 	and.w	r3, r3, #3
 80027ac:	3301      	adds	r3, #1
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80027b2:	697a      	ldr	r2, [r7, #20]
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ba:	613b      	str	r3, [r7, #16]
      break;
 80027bc:	e002      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027be:	4b05      	ldr	r3, [pc, #20]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x164>)
 80027c0:	613b      	str	r3, [r7, #16]
      break;
 80027c2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027c4:	693b      	ldr	r3, [r7, #16]
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	371c      	adds	r7, #28
 80027ca:	46bd      	mov	sp, r7
 80027cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027d0:	40023800 	.word	0x40023800
 80027d4:	00f42400 	.word	0x00f42400
 80027d8:	017d7840 	.word	0x017d7840

080027dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027e0:	4b03      	ldr	r3, [pc, #12]	; (80027f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80027e2:	681b      	ldr	r3, [r3, #0]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	20000000 	.word	0x20000000

080027f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80027f8:	f7ff fff0 	bl	80027dc <HAL_RCC_GetHCLKFreq>
 80027fc:	4601      	mov	r1, r0
 80027fe:	4b05      	ldr	r3, [pc, #20]	; (8002814 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	0a9b      	lsrs	r3, r3, #10
 8002804:	f003 0307 	and.w	r3, r3, #7
 8002808:	4a03      	ldr	r2, [pc, #12]	; (8002818 <HAL_RCC_GetPCLK1Freq+0x24>)
 800280a:	5cd3      	ldrb	r3, [r2, r3]
 800280c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002810:	4618      	mov	r0, r3
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40023800 	.word	0x40023800
 8002818:	0800447c 	.word	0x0800447c

0800281c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002820:	f7ff ffdc 	bl	80027dc <HAL_RCC_GetHCLKFreq>
 8002824:	4601      	mov	r1, r0
 8002826:	4b05      	ldr	r3, [pc, #20]	; (800283c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	0b5b      	lsrs	r3, r3, #13
 800282c:	f003 0307 	and.w	r3, r3, #7
 8002830:	4a03      	ldr	r2, [pc, #12]	; (8002840 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002832:	5cd3      	ldrb	r3, [r2, r3]
 8002834:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002838:	4618      	mov	r0, r3
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40023800 	.word	0x40023800
 8002840:	0800447c 	.word	0x0800447c

08002844 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e03f      	b.n	80028d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d106      	bne.n	8002870 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7fe f8fa 	bl	8000a64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2224      	movs	r2, #36	; 0x24
 8002874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6812      	ldr	r2, [r2, #0]
 8002880:	68d2      	ldr	r2, [r2, #12]
 8002882:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002886:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f000 fc19 	bl	80030c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6812      	ldr	r2, [r2, #0]
 8002896:	6912      	ldr	r2, [r2, #16]
 8002898:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800289c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	6812      	ldr	r2, [r2, #0]
 80028a6:	6952      	ldr	r2, [r2, #20]
 80028a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80028ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6812      	ldr	r2, [r2, #0]
 80028b6:	68d2      	ldr	r2, [r2, #12]
 80028b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80028bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2220      	movs	r2, #32
 80028c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2220      	movs	r2, #32
 80028d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}

080028de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028de:	b580      	push	{r7, lr}
 80028e0:	b08a      	sub	sp, #40	; 0x28
 80028e2:	af02      	add	r7, sp, #8
 80028e4:	60f8      	str	r0, [r7, #12]
 80028e6:	60b9      	str	r1, [r7, #8]
 80028e8:	603b      	str	r3, [r7, #0]
 80028ea:	4613      	mov	r3, r2
 80028ec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028ee:	2300      	movs	r3, #0
 80028f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b20      	cmp	r3, #32
 80028fc:	d17b      	bne.n	80029f6 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d002      	beq.n	800290a <HAL_UART_Transmit+0x2c>
 8002904:	88fb      	ldrh	r3, [r7, #6]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d101      	bne.n	800290e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e074      	b.n	80029f8 <HAL_UART_Transmit+0x11a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002914:	2b01      	cmp	r3, #1
 8002916:	d101      	bne.n	800291c <HAL_UART_Transmit+0x3e>
 8002918:	2302      	movs	r3, #2
 800291a:	e06d      	b.n	80029f8 <HAL_UART_Transmit+0x11a>
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2200      	movs	r2, #0
 8002928:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2221      	movs	r2, #33	; 0x21
 800292e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002932:	f7fe fa85 	bl	8000e40 <HAL_GetTick>
 8002936:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	88fa      	ldrh	r2, [r7, #6]
 800293c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	88fa      	ldrh	r2, [r7, #6]
 8002942:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800294c:	d108      	bne.n	8002960 <HAL_UART_Transmit+0x82>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d104      	bne.n	8002960 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002956:	2300      	movs	r3, #0
 8002958:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	61bb      	str	r3, [r7, #24]
 800295e:	e003      	b.n	8002968 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002964:	2300      	movs	r3, #0
 8002966:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002970:	e029      	b.n	80029c6 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	2200      	movs	r2, #0
 800297a:	2180      	movs	r1, #128	; 0x80
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f000 fa15 	bl	8002dac <UART_WaitOnFlagUntilTimeout>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e035      	b.n	80029f8 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d10a      	bne.n	80029a8 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	8812      	ldrh	r2, [r2, #0]
 800299a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800299e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	3302      	adds	r3, #2
 80029a4:	61bb      	str	r3, [r7, #24]
 80029a6:	e007      	b.n	80029b8 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	69fa      	ldr	r2, [r7, #28]
 80029ae:	7812      	ldrb	r2, [r2, #0]
 80029b0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	3301      	adds	r3, #1
 80029b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80029bc:	b29b      	uxth	r3, r3
 80029be:	3b01      	subs	r3, #1
 80029c0:	b29a      	uxth	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1d0      	bne.n	8002972 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	2200      	movs	r2, #0
 80029d8:	2140      	movs	r1, #64	; 0x40
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f000 f9e6 	bl	8002dac <UART_WaitOnFlagUntilTimeout>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <HAL_UART_Transmit+0x10c>
    {
      return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e006      	b.n	80029f8 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2220      	movs	r2, #32
 80029ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e000      	b.n	80029f8 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80029f6:	2302      	movs	r3, #2
  }
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3720      	adds	r7, #32
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08a      	sub	sp, #40	; 0x28
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8002a20:	2300      	movs	r3, #0
 8002a22:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2a:	f003 030f 	and.w	r3, r3, #15
 8002a2e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d10d      	bne.n	8002a52 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a38:	f003 0320 	and.w	r3, r3, #32
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d008      	beq.n	8002a52 <HAL_UART_IRQHandler+0x52>
 8002a40:	6a3b      	ldr	r3, [r7, #32]
 8002a42:	f003 0320 	and.w	r3, r3, #32
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 faa0 	bl	8002f90 <UART_Receive_IT>
      return;
 8002a50:	e17d      	b.n	8002d4e <HAL_UART_IRQHandler+0x34e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	f000 80b1 	beq.w	8002bbc <HAL_UART_IRQHandler+0x1bc>
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d105      	bne.n	8002a70 <HAL_UART_IRQHandler+0x70>
 8002a64:	6a3b      	ldr	r3, [r7, #32]
 8002a66:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	f000 80a6 	beq.w	8002bbc <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00a      	beq.n	8002a90 <HAL_UART_IRQHandler+0x90>
 8002a7a:	6a3b      	ldr	r3, [r7, #32]
 8002a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d005      	beq.n	8002a90 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a88:	f043 0201 	orr.w	r2, r3, #1
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a92:	f003 0304 	and.w	r3, r3, #4
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00a      	beq.n	8002ab0 <HAL_UART_IRQHandler+0xb0>
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d005      	beq.n	8002ab0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa8:	f043 0202 	orr.w	r2, r3, #2
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00a      	beq.n	8002ad0 <HAL_UART_IRQHandler+0xd0>
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	f003 0301 	and.w	r3, r3, #1
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d005      	beq.n	8002ad0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac8:	f043 0204 	orr.w	r2, r3, #4
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad2:	f003 0308 	and.w	r3, r3, #8
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00f      	beq.n	8002afa <HAL_UART_IRQHandler+0xfa>
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	f003 0320 	and.w	r3, r3, #32
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d104      	bne.n	8002aee <HAL_UART_IRQHandler+0xee>
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d005      	beq.n	8002afa <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	f043 0208 	orr.w	r2, r3, #8
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f000 8120 	beq.w	8002d44 <HAL_UART_IRQHandler+0x344>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b06:	f003 0320 	and.w	r3, r3, #32
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d007      	beq.n	8002b1e <HAL_UART_IRQHandler+0x11e>
 8002b0e:	6a3b      	ldr	r3, [r7, #32]
 8002b10:	f003 0320 	and.w	r3, r3, #32
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d002      	beq.n	8002b1e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f000 fa39 	bl	8002f90 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	695b      	ldr	r3, [r3, #20]
 8002b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b28:	2b40      	cmp	r3, #64	; 0x40
 8002b2a:	bf0c      	ite	eq
 8002b2c:	2301      	moveq	r3, #1
 8002b2e:	2300      	movne	r3, #0
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b38:	f003 0308 	and.w	r3, r3, #8
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d102      	bne.n	8002b46 <HAL_UART_IRQHandler+0x146>
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d031      	beq.n	8002baa <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f000 f97a 	bl	8002e40 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b56:	2b40      	cmp	r3, #64	; 0x40
 8002b58:	d123      	bne.n	8002ba2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	6812      	ldr	r2, [r2, #0]
 8002b62:	6952      	ldr	r2, [r2, #20]
 8002b64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b68:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d013      	beq.n	8002b9a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b76:	4a77      	ldr	r2, [pc, #476]	; (8002d54 <HAL_UART_IRQHandler+0x354>)
 8002b78:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff f835 	bl	8001bee <HAL_DMA_Abort_IT>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d016      	beq.n	8002bb8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002b94:	4610      	mov	r0, r2
 8002b96:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b98:	e00e      	b.n	8002bb8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f000 f8f0 	bl	8002d80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ba0:	e00a      	b.n	8002bb8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f000 f8ec 	bl	8002d80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ba8:	e006      	b.n	8002bb8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f8e8 	bl	8002d80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002bb6:	e0c5      	b.n	8002d44 <HAL_UART_IRQHandler+0x344>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bb8:	bf00      	nop
    return;
 8002bba:	e0c3      	b.n	8002d44 <HAL_UART_IRQHandler+0x344>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	f040 80a2 	bne.w	8002d0a <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc8:	f003 0310 	and.w	r3, r3, #16
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f000 809c 	beq.w	8002d0a <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002bd2:	6a3b      	ldr	r3, [r7, #32]
 8002bd4:	f003 0310 	and.w	r3, r3, #16
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	f000 8096 	beq.w	8002d0a <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002bde:	2300      	movs	r3, #0
 8002be0:	60fb      	str	r3, [r7, #12]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	60fb      	str	r3, [r7, #12]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	60fb      	str	r3, [r7, #12]
 8002bf2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bfe:	2b40      	cmp	r3, #64	; 0x40
 8002c00:	d14f      	bne.n	8002ca2 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	827b      	strh	r3, [r7, #18]
      if (  (nb_remaining_rx_data > 0U)
 8002c0c:	8a7b      	ldrh	r3, [r7, #18]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	f000 809a 	beq.w	8002d48 <HAL_UART_IRQHandler+0x348>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002c18:	8a7a      	ldrh	r2, [r7, #18]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	f080 8094 	bcs.w	8002d48 <HAL_UART_IRQHandler+0x348>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	8a7a      	ldrh	r2, [r7, #18]
 8002c24:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c2a:	69db      	ldr	r3, [r3, #28]
 8002c2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c30:	d02b      	beq.n	8002c8a <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	6812      	ldr	r2, [r2, #0]
 8002c3a:	68d2      	ldr	r2, [r2, #12]
 8002c3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c40:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	6812      	ldr	r2, [r2, #0]
 8002c4a:	6952      	ldr	r2, [r2, #20]
 8002c4c:	f022 0201 	bic.w	r2, r2, #1
 8002c50:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	6812      	ldr	r2, [r2, #0]
 8002c5a:	6952      	ldr	r2, [r2, #20]
 8002c5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c60:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2220      	movs	r2, #32
 8002c66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	687a      	ldr	r2, [r7, #4]
 8002c76:	6812      	ldr	r2, [r2, #0]
 8002c78:	68d2      	ldr	r2, [r2, #12]
 8002c7a:	f022 0210 	bic.w	r2, r2, #16
 8002c7e:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7fe ff42 	bl	8001b0e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	4619      	mov	r1, r3
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f000 f87a 	bl	8002d94 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002ca0:	e052      	b.n	8002d48 <HAL_UART_IRQHandler+0x348>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	823b      	strh	r3, [r7, #16]
      if (  (huart->RxXferCount > 0U)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d048      	beq.n	8002d4c <HAL_UART_IRQHandler+0x34c>
          &&(nb_rx_data > 0U) )
 8002cba:	8a3b      	ldrh	r3, [r7, #16]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d045      	beq.n	8002d4c <HAL_UART_IRQHandler+0x34c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	6812      	ldr	r2, [r2, #0]
 8002cc8:	68d2      	ldr	r2, [r2, #12]
 8002cca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002cce:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	6812      	ldr	r2, [r2, #0]
 8002cd8:	6952      	ldr	r2, [r2, #20]
 8002cda:	f022 0201 	bic.w	r2, r2, #1
 8002cde:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	6812      	ldr	r2, [r2, #0]
 8002cf6:	68d2      	ldr	r2, [r2, #12]
 8002cf8:	f022 0210 	bic.w	r2, r2, #16
 8002cfc:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002cfe:	8a3b      	ldrh	r3, [r7, #16]
 8002d00:	4619      	mov	r1, r3
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 f846 	bl	8002d94 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002d08:	e020      	b.n	8002d4c <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d008      	beq.n	8002d26 <HAL_UART_IRQHandler+0x326>
 8002d14:	6a3b      	ldr	r3, [r7, #32]
 8002d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 f8cf 	bl	8002ec2 <UART_Transmit_IT>
    return;
 8002d24:	e013      	b.n	8002d4e <HAL_UART_IRQHandler+0x34e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00e      	beq.n	8002d4e <HAL_UART_IRQHandler+0x34e>
 8002d30:	6a3b      	ldr	r3, [r7, #32]
 8002d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d009      	beq.n	8002d4e <HAL_UART_IRQHandler+0x34e>
  {
    UART_EndTransmit_IT(huart);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f000 f910 	bl	8002f60 <UART_EndTransmit_IT>
    return;
 8002d40:	bf00      	nop
 8002d42:	e004      	b.n	8002d4e <HAL_UART_IRQHandler+0x34e>
    return;
 8002d44:	bf00      	nop
 8002d46:	e002      	b.n	8002d4e <HAL_UART_IRQHandler+0x34e>
      return;
 8002d48:	bf00      	nop
 8002d4a:	e000      	b.n	8002d4e <HAL_UART_IRQHandler+0x34e>
      return;
 8002d4c:	bf00      	nop
  }
}
 8002d4e:	3728      	adds	r7, #40	; 0x28
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	08002e9b 	.word	0x08002e9b

08002d58 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	603b      	str	r3, [r7, #0]
 8002db8:	4613      	mov	r3, r2
 8002dba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dbc:	e02c      	b.n	8002e18 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dc4:	d028      	beq.n	8002e18 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d007      	beq.n	8002ddc <UART_WaitOnFlagUntilTimeout+0x30>
 8002dcc:	f7fe f838 	bl	8000e40 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	1ad2      	subs	r2, r2, r3
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d91d      	bls.n	8002e18 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68fa      	ldr	r2, [r7, #12]
 8002de2:	6812      	ldr	r2, [r2, #0]
 8002de4:	68d2      	ldr	r2, [r2, #12]
 8002de6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002dea:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	68fa      	ldr	r2, [r7, #12]
 8002df2:	6812      	ldr	r2, [r2, #0]
 8002df4:	6952      	ldr	r2, [r2, #20]
 8002df6:	f022 0201 	bic.w	r2, r2, #1
 8002dfa:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2220      	movs	r2, #32
 8002e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2220      	movs	r2, #32
 8002e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e00f      	b.n	8002e38 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	401a      	ands	r2, r3
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	bf0c      	ite	eq
 8002e28:	2301      	moveq	r3, #1
 8002e2a:	2300      	movne	r3, #0
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	461a      	mov	r2, r3
 8002e30:	79fb      	ldrb	r3, [r7, #7]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d0c3      	beq.n	8002dbe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3710      	adds	r7, #16
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6812      	ldr	r2, [r2, #0]
 8002e50:	68d2      	ldr	r2, [r2, #12]
 8002e52:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002e56:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6812      	ldr	r2, [r2, #0]
 8002e60:	6952      	ldr	r2, [r2, #20]
 8002e62:	f022 0201 	bic.w	r2, r2, #1
 8002e66:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d107      	bne.n	8002e80 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	6812      	ldr	r2, [r2, #0]
 8002e78:	68d2      	ldr	r2, [r2, #12]
 8002e7a:	f022 0210 	bic.w	r2, r2, #16
 8002e7e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2220      	movs	r2, #32
 8002e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr

08002e9a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b084      	sub	sp, #16
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ea6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f7ff ff63 	bl	8002d80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002eba:	bf00      	nop
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	b085      	sub	sp, #20
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b21      	cmp	r3, #33	; 0x21
 8002ed4:	d13d      	bne.n	8002f52 <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ede:	d113      	bne.n	8002f08 <UART_Transmit_IT+0x46>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d10f      	bne.n	8002f08 <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a1b      	ldr	r3, [r3, #32]
 8002eec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	68fa      	ldr	r2, [r7, #12]
 8002ef4:	8812      	ldrh	r2, [r2, #0]
 8002ef6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002efa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a1b      	ldr	r3, [r3, #32]
 8002f00:	1c9a      	adds	r2, r3, #2
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	621a      	str	r2, [r3, #32]
 8002f06:	e008      	b.n	8002f1a <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6a1b      	ldr	r3, [r3, #32]
 8002f10:	1c58      	adds	r0, r3, #1
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	6208      	str	r0, [r1, #32]
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	3b01      	subs	r3, #1
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	4619      	mov	r1, r3
 8002f28:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10f      	bne.n	8002f4e <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	6812      	ldr	r2, [r2, #0]
 8002f36:	68d2      	ldr	r2, [r2, #12]
 8002f38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f3c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	6812      	ldr	r2, [r2, #0]
 8002f46:	68d2      	ldr	r2, [r2, #12]
 8002f48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f4c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	e000      	b.n	8002f54 <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 8002f52:	2302      	movs	r3, #2
  }
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3714      	adds	r7, #20
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	6812      	ldr	r2, [r2, #0]
 8002f70:	68d2      	ldr	r2, [r2, #12]
 8002f72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f76:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2220      	movs	r2, #32
 8002f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f7ff fee9 	bl	8002d58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3708      	adds	r7, #8
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	2b22      	cmp	r3, #34	; 0x22
 8002fa2:	f040 8087 	bne.w	80030b4 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fae:	d117      	bne.n	8002fe0 <UART_Receive_IT+0x50>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d113      	bne.n	8002fe0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc0:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd8:	1c9a      	adds	r2, r3, #2
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	629a      	str	r2, [r3, #40]	; 0x28
 8002fde:	e026      	b.n	800302e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe4:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ff2:	d007      	beq.n	8003004 <UART_Receive_IT+0x74>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10a      	bne.n	8003012 <UART_Receive_IT+0x82>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	691b      	ldr	r3, [r3, #16]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d106      	bne.n	8003012 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	b2da      	uxtb	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	701a      	strb	r2, [r3, #0]
 8003010:	e008      	b.n	8003024 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	b2db      	uxtb	r3, r3
 800301a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800301e:	b2da      	uxtb	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003028:	1c5a      	adds	r2, r3, #1
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003032:	b29b      	uxth	r3, r3
 8003034:	3b01      	subs	r3, #1
 8003036:	b29b      	uxth	r3, r3
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	4619      	mov	r1, r3
 800303c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800303e:	2b00      	cmp	r3, #0
 8003040:	d136      	bne.n	80030b0 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	6812      	ldr	r2, [r2, #0]
 800304a:	68d2      	ldr	r2, [r2, #12]
 800304c:	f022 0220 	bic.w	r2, r2, #32
 8003050:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	6812      	ldr	r2, [r2, #0]
 800305a:	68d2      	ldr	r2, [r2, #12]
 800305c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003060:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	6812      	ldr	r2, [r2, #0]
 800306a:	6952      	ldr	r2, [r2, #20]
 800306c:	f022 0201 	bic.w	r2, r2, #1
 8003070:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2220      	movs	r2, #32
 8003076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800307e:	2b01      	cmp	r3, #1
 8003080:	d10e      	bne.n	80030a0 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6812      	ldr	r2, [r2, #0]
 800308a:	68d2      	ldr	r2, [r2, #12]
 800308c:	f022 0210 	bic.w	r2, r2, #16
 8003090:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003096:	4619      	mov	r1, r3
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f7ff fe7b 	bl	8002d94 <HAL_UARTEx_RxEventCallback>
 800309e:	e002      	b.n	80030a6 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f7ff fe63 	bl	8002d6c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 80030ac:	2300      	movs	r3, #0
 80030ae:	e002      	b.n	80030b6 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 80030b0:	2300      	movs	r3, #0
 80030b2:	e000      	b.n	80030b6 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 80030b4:	2302      	movs	r3, #2
  }
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
	...

080030c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030c4:	b091      	sub	sp, #68	; 0x44
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6378      	str	r0, [r7, #52]	; 0x34
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030cc:	6819      	ldr	r1, [r3, #0]
 80030ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80030d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	4313      	orrs	r3, r2
 80030de:	610b      	str	r3, [r1, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030e2:	689a      	ldr	r2, [r3, #8]
 80030e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030e6:	691b      	ldr	r3, [r3, #16]
 80030e8:	431a      	orrs	r2, r3
 80030ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	431a      	orrs	r2, r3
 80030f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030f2:	69db      	ldr	r3, [r3, #28]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	63bb      	str	r3, [r7, #56]	; 0x38
  MODIFY_REG(huart->Instance->CR1,
 80030f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030fa:	6819      	ldr	r1, [r3, #0]
 80030fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	f423 4216 	bic.w	r2, r3, #38400	; 0x9600
 8003106:	f022 020c 	bic.w	r2, r2, #12
 800310a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800310c:	4313      	orrs	r3, r2
 800310e:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003112:	6819      	ldr	r1, [r3, #0]
 8003114:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800311e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003120:	699b      	ldr	r3, [r3, #24]
 8003122:	4313      	orrs	r3, r2
 8003124:	614b      	str	r3, [r1, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	4bba      	ldr	r3, [pc, #744]	; (8003414 <UART_SetConfig+0x354>)
 800312c:	429a      	cmp	r2, r3
 800312e:	d004      	beq.n	800313a <UART_SetConfig+0x7a>
 8003130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	4bb8      	ldr	r3, [pc, #736]	; (8003418 <UART_SetConfig+0x358>)
 8003136:	429a      	cmp	r2, r3
 8003138:	d103      	bne.n	8003142 <UART_SetConfig+0x82>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800313a:	f7ff fb6f 	bl	800281c <HAL_RCC_GetPCLK2Freq>
 800313e:	63f8      	str	r0, [r7, #60]	; 0x3c
 8003140:	e002      	b.n	8003148 <UART_SetConfig+0x88>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003142:	f7ff fb57 	bl	80027f4 <HAL_RCC_GetPCLK1Freq>
 8003146:	63f8      	str	r0, [r7, #60]	; 0x3c
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800314a:	69db      	ldr	r3, [r3, #28]
 800314c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003150:	f040 80a7 	bne.w	80032a2 <UART_SetConfig+0x1e2>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003154:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	62ba      	str	r2, [r7, #40]	; 0x28
 800315a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800315c:	4619      	mov	r1, r3
 800315e:	f04f 0200 	mov.w	r2, #0
 8003162:	460b      	mov	r3, r1
 8003164:	4614      	mov	r4, r2
 8003166:	18db      	adds	r3, r3, r3
 8003168:	eb44 0404 	adc.w	r4, r4, r4
 800316c:	185b      	adds	r3, r3, r1
 800316e:	eb44 0402 	adc.w	r4, r4, r2
 8003172:	00e0      	lsls	r0, r4, #3
 8003174:	6178      	str	r0, [r7, #20]
 8003176:	6978      	ldr	r0, [r7, #20]
 8003178:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 800317c:	6178      	str	r0, [r7, #20]
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	613b      	str	r3, [r7, #16]
 8003182:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003186:	185d      	adds	r5, r3, r1
 8003188:	eb44 0602 	adc.w	r6, r4, r2
 800318c:	4628      	mov	r0, r5
 800318e:	4631      	mov	r1, r6
 8003190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f04f 0400 	mov.w	r4, #0
 8003198:	18db      	adds	r3, r3, r3
 800319a:	eb44 0404 	adc.w	r4, r4, r4
 800319e:	461a      	mov	r2, r3
 80031a0:	4623      	mov	r3, r4
 80031a2:	f7fd f86d 	bl	8000280 <__aeabi_uldivmod>
 80031a6:	4603      	mov	r3, r0
 80031a8:	460c      	mov	r4, r1
 80031aa:	461a      	mov	r2, r3
 80031ac:	4b9b      	ldr	r3, [pc, #620]	; (800341c <UART_SetConfig+0x35c>)
 80031ae:	fba3 2302 	umull	r2, r3, r3, r2
 80031b2:	095b      	lsrs	r3, r3, #5
 80031b4:	011e      	lsls	r6, r3, #4
 80031b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031b8:	4619      	mov	r1, r3
 80031ba:	f04f 0200 	mov.w	r2, #0
 80031be:	460b      	mov	r3, r1
 80031c0:	4614      	mov	r4, r2
 80031c2:	18db      	adds	r3, r3, r3
 80031c4:	eb44 0404 	adc.w	r4, r4, r4
 80031c8:	185b      	adds	r3, r3, r1
 80031ca:	eb44 0402 	adc.w	r4, r4, r2
 80031ce:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 80031d2:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 80031d6:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 80031da:	4653      	mov	r3, sl
 80031dc:	465c      	mov	r4, fp
 80031de:	eb13 0a01 	adds.w	sl, r3, r1
 80031e2:	eb44 0b02 	adc.w	fp, r4, r2
 80031e6:	4650      	mov	r0, sl
 80031e8:	4659      	mov	r1, fp
 80031ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f04f 0400 	mov.w	r4, #0
 80031f2:	18db      	adds	r3, r3, r3
 80031f4:	eb44 0404 	adc.w	r4, r4, r4
 80031f8:	461a      	mov	r2, r3
 80031fa:	4623      	mov	r3, r4
 80031fc:	f7fd f840 	bl	8000280 <__aeabi_uldivmod>
 8003200:	4603      	mov	r3, r0
 8003202:	460c      	mov	r4, r1
 8003204:	461a      	mov	r2, r3
 8003206:	4b85      	ldr	r3, [pc, #532]	; (800341c <UART_SetConfig+0x35c>)
 8003208:	fba3 1302 	umull	r1, r3, r3, r2
 800320c:	095b      	lsrs	r3, r3, #5
 800320e:	2164      	movs	r1, #100	; 0x64
 8003210:	fb01 f303 	mul.w	r3, r1, r3
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	3332      	adds	r3, #50	; 0x32
 800321a:	4a80      	ldr	r2, [pc, #512]	; (800341c <UART_SetConfig+0x35c>)
 800321c:	fba2 2303 	umull	r2, r3, r2, r3
 8003220:	095b      	lsrs	r3, r3, #5
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003228:	441e      	add	r6, r3
 800322a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800322c:	4619      	mov	r1, r3
 800322e:	f04f 0200 	mov.w	r2, #0
 8003232:	460b      	mov	r3, r1
 8003234:	4614      	mov	r4, r2
 8003236:	18db      	adds	r3, r3, r3
 8003238:	eb44 0404 	adc.w	r4, r4, r4
 800323c:	185b      	adds	r3, r3, r1
 800323e:	eb44 0402 	adc.w	r4, r4, r2
 8003242:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8003246:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 800324a:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 800324e:	4643      	mov	r3, r8
 8003250:	464c      	mov	r4, r9
 8003252:	eb13 0801 	adds.w	r8, r3, r1
 8003256:	eb44 0902 	adc.w	r9, r4, r2
 800325a:	4640      	mov	r0, r8
 800325c:	4649      	mov	r1, r9
 800325e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f04f 0400 	mov.w	r4, #0
 8003266:	18db      	adds	r3, r3, r3
 8003268:	eb44 0404 	adc.w	r4, r4, r4
 800326c:	461a      	mov	r2, r3
 800326e:	4623      	mov	r3, r4
 8003270:	f7fd f806 	bl	8000280 <__aeabi_uldivmod>
 8003274:	4603      	mov	r3, r0
 8003276:	460c      	mov	r4, r1
 8003278:	461a      	mov	r2, r3
 800327a:	4b68      	ldr	r3, [pc, #416]	; (800341c <UART_SetConfig+0x35c>)
 800327c:	fba3 1302 	umull	r1, r3, r3, r2
 8003280:	095b      	lsrs	r3, r3, #5
 8003282:	2164      	movs	r1, #100	; 0x64
 8003284:	fb01 f303 	mul.w	r3, r1, r3
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	00db      	lsls	r3, r3, #3
 800328c:	3332      	adds	r3, #50	; 0x32
 800328e:	4a63      	ldr	r2, [pc, #396]	; (800341c <UART_SetConfig+0x35c>)
 8003290:	fba2 2303 	umull	r2, r3, r2, r3
 8003294:	095b      	lsrs	r3, r3, #5
 8003296:	f003 0307 	and.w	r3, r3, #7
 800329a:	4433      	add	r3, r6
 800329c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800329e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80032a0:	e0b3      	b.n	800340a <UART_SetConfig+0x34a>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80032a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	613b      	str	r3, [r7, #16]
 80032a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032aa:	4619      	mov	r1, r3
 80032ac:	f04f 0200 	mov.w	r2, #0
 80032b0:	460b      	mov	r3, r1
 80032b2:	4614      	mov	r4, r2
 80032b4:	18db      	adds	r3, r3, r3
 80032b6:	eb44 0404 	adc.w	r4, r4, r4
 80032ba:	185b      	adds	r3, r3, r1
 80032bc:	eb44 0402 	adc.w	r4, r4, r2
 80032c0:	00e6      	lsls	r6, r4, #3
 80032c2:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 80032c6:	00dd      	lsls	r5, r3, #3
 80032c8:	462b      	mov	r3, r5
 80032ca:	4634      	mov	r4, r6
 80032cc:	185d      	adds	r5, r3, r1
 80032ce:	eb44 0602 	adc.w	r6, r4, r2
 80032d2:	4628      	mov	r0, r5
 80032d4:	4631      	mov	r1, r6
 80032d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f04f 0400 	mov.w	r4, #0
 80032de:	00a5      	lsls	r5, r4, #2
 80032e0:	62fd      	str	r5, [r7, #44]	; 0x2c
 80032e2:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 80032e4:	ea45 7593 	orr.w	r5, r5, r3, lsr #30
 80032e8:	62fd      	str	r5, [r7, #44]	; 0x2c
 80032ea:	009c      	lsls	r4, r3, #2
 80032ec:	62bc      	str	r4, [r7, #40]	; 0x28
 80032ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80032f2:	f7fc ffc5 	bl	8000280 <__aeabi_uldivmod>
 80032f6:	4603      	mov	r3, r0
 80032f8:	460c      	mov	r4, r1
 80032fa:	461a      	mov	r2, r3
 80032fc:	4b47      	ldr	r3, [pc, #284]	; (800341c <UART_SetConfig+0x35c>)
 80032fe:	fba3 1302 	umull	r1, r3, r3, r2
 8003302:	095b      	lsrs	r3, r3, #5
 8003304:	011d      	lsls	r5, r3, #4
 8003306:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003308:	4619      	mov	r1, r3
 800330a:	f04f 0200 	mov.w	r2, #0
 800330e:	460b      	mov	r3, r1
 8003310:	4614      	mov	r4, r2
 8003312:	18db      	adds	r3, r3, r3
 8003314:	eb44 0404 	adc.w	r4, r4, r4
 8003318:	185b      	adds	r3, r3, r1
 800331a:	eb44 0402 	adc.w	r4, r4, r2
 800331e:	00e0      	lsls	r0, r4, #3
 8003320:	60f8      	str	r0, [r7, #12]
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003328:	60f8      	str	r0, [r7, #12]
 800332a:	00d8      	lsls	r0, r3, #3
 800332c:	60b8      	str	r0, [r7, #8]
 800332e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003332:	eb13 0801 	adds.w	r8, r3, r1
 8003336:	eb44 0902 	adc.w	r9, r4, r2
 800333a:	4640      	mov	r0, r8
 800333c:	4649      	mov	r1, r9
 800333e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f04f 0400 	mov.w	r4, #0
 8003346:	00a6      	lsls	r6, r4, #2
 8003348:	627e      	str	r6, [r7, #36]	; 0x24
 800334a:	6a7e      	ldr	r6, [r7, #36]	; 0x24
 800334c:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 8003350:	627e      	str	r6, [r7, #36]	; 0x24
 8003352:	009c      	lsls	r4, r3, #2
 8003354:	623c      	str	r4, [r7, #32]
 8003356:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800335a:	f7fc ff91 	bl	8000280 <__aeabi_uldivmod>
 800335e:	4603      	mov	r3, r0
 8003360:	460c      	mov	r4, r1
 8003362:	461a      	mov	r2, r3
 8003364:	4b2d      	ldr	r3, [pc, #180]	; (800341c <UART_SetConfig+0x35c>)
 8003366:	fba3 1302 	umull	r1, r3, r3, r2
 800336a:	095b      	lsrs	r3, r3, #5
 800336c:	2164      	movs	r1, #100	; 0x64
 800336e:	fb01 f303 	mul.w	r3, r1, r3
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	011b      	lsls	r3, r3, #4
 8003376:	3332      	adds	r3, #50	; 0x32
 8003378:	4a28      	ldr	r2, [pc, #160]	; (800341c <UART_SetConfig+0x35c>)
 800337a:	fba2 1303 	umull	r1, r3, r2, r3
 800337e:	095b      	lsrs	r3, r3, #5
 8003380:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003384:	441d      	add	r5, r3
 8003386:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003388:	4619      	mov	r1, r3
 800338a:	f04f 0200 	mov.w	r2, #0
 800338e:	460b      	mov	r3, r1
 8003390:	4614      	mov	r4, r2
 8003392:	18db      	adds	r3, r3, r3
 8003394:	eb44 0404 	adc.w	r4, r4, r4
 8003398:	185b      	adds	r3, r3, r1
 800339a:	eb44 0402 	adc.w	r4, r4, r2
 800339e:	00e0      	lsls	r0, r4, #3
 80033a0:	6078      	str	r0, [r7, #4]
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80033a8:	6078      	str	r0, [r7, #4]
 80033aa:	00d8      	lsls	r0, r3, #3
 80033ac:	6038      	str	r0, [r7, #0]
 80033ae:	e897 0018 	ldmia.w	r7, {r3, r4}
 80033b2:	eb13 0801 	adds.w	r8, r3, r1
 80033b6:	eb44 0902 	adc.w	r9, r4, r2
 80033ba:	4640      	mov	r0, r8
 80033bc:	4649      	mov	r1, r9
 80033be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f04f 0400 	mov.w	r4, #0
 80033c6:	00a6      	lsls	r6, r4, #2
 80033c8:	61fe      	str	r6, [r7, #28]
 80033ca:	69fe      	ldr	r6, [r7, #28]
 80033cc:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 80033d0:	61fe      	str	r6, [r7, #28]
 80033d2:	009c      	lsls	r4, r3, #2
 80033d4:	61bc      	str	r4, [r7, #24]
 80033d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033da:	f7fc ff51 	bl	8000280 <__aeabi_uldivmod>
 80033de:	4603      	mov	r3, r0
 80033e0:	460c      	mov	r4, r1
 80033e2:	461a      	mov	r2, r3
 80033e4:	4b0d      	ldr	r3, [pc, #52]	; (800341c <UART_SetConfig+0x35c>)
 80033e6:	fba3 1302 	umull	r1, r3, r3, r2
 80033ea:	095b      	lsrs	r3, r3, #5
 80033ec:	2164      	movs	r1, #100	; 0x64
 80033ee:	fb01 f303 	mul.w	r3, r1, r3
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	011b      	lsls	r3, r3, #4
 80033f6:	3332      	adds	r3, #50	; 0x32
 80033f8:	4a08      	ldr	r2, [pc, #32]	; (800341c <UART_SetConfig+0x35c>)
 80033fa:	fba2 1303 	umull	r1, r3, r2, r3
 80033fe:	095b      	lsrs	r3, r3, #5
 8003400:	f003 030f 	and.w	r3, r3, #15
 8003404:	442b      	add	r3, r5
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	6093      	str	r3, [r2, #8]
}
 800340a:	bf00      	nop
 800340c:	3744      	adds	r7, #68	; 0x44
 800340e:	46bd      	mov	sp, r7
 8003410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003414:	40011000 	.word	0x40011000
 8003418:	40011400 	.word	0x40011400
 800341c:	51eb851f 	.word	0x51eb851f

08003420 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003420:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003458 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003424:	480d      	ldr	r0, [pc, #52]	; (800345c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003426:	490e      	ldr	r1, [pc, #56]	; (8003460 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003428:	4a0e      	ldr	r2, [pc, #56]	; (8003464 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800342a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800342c:	e002      	b.n	8003434 <LoopCopyDataInit>

0800342e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800342e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003430:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003432:	3304      	adds	r3, #4

08003434 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003434:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003436:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003438:	d3f9      	bcc.n	800342e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800343a:	4a0b      	ldr	r2, [pc, #44]	; (8003468 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800343c:	4c0b      	ldr	r4, [pc, #44]	; (800346c <LoopFillZerobss+0x26>)
  movs r3, #0
 800343e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003440:	e001      	b.n	8003446 <LoopFillZerobss>

08003442 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003442:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003444:	3204      	adds	r2, #4

08003446 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003446:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003448:	d3fb      	bcc.n	8003442 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800344a:	f7fd fc81 	bl	8000d50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800344e:	f000 f817 	bl	8003480 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003452:	f7fd f8bb 	bl	80005cc <main>
  bx  lr    
 8003456:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003458:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800345c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003460:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8003464:	0800452c 	.word	0x0800452c
  ldr r2, =_sbss
 8003468:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800346c:	20000178 	.word	0x20000178

08003470 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003470:	e7fe      	b.n	8003470 <DMA1_Stream0_IRQHandler>
	...

08003474 <__errno>:
 8003474:	4b01      	ldr	r3, [pc, #4]	; (800347c <__errno+0x8>)
 8003476:	6818      	ldr	r0, [r3, #0]
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	2000000c 	.word	0x2000000c

08003480 <__libc_init_array>:
 8003480:	b570      	push	{r4, r5, r6, lr}
 8003482:	4e0d      	ldr	r6, [pc, #52]	; (80034b8 <__libc_init_array+0x38>)
 8003484:	4c0d      	ldr	r4, [pc, #52]	; (80034bc <__libc_init_array+0x3c>)
 8003486:	1ba4      	subs	r4, r4, r6
 8003488:	10a4      	asrs	r4, r4, #2
 800348a:	2500      	movs	r5, #0
 800348c:	42a5      	cmp	r5, r4
 800348e:	d109      	bne.n	80034a4 <__libc_init_array+0x24>
 8003490:	4e0b      	ldr	r6, [pc, #44]	; (80034c0 <__libc_init_array+0x40>)
 8003492:	4c0c      	ldr	r4, [pc, #48]	; (80034c4 <__libc_init_array+0x44>)
 8003494:	f000 ffd6 	bl	8004444 <_init>
 8003498:	1ba4      	subs	r4, r4, r6
 800349a:	10a4      	asrs	r4, r4, #2
 800349c:	2500      	movs	r5, #0
 800349e:	42a5      	cmp	r5, r4
 80034a0:	d105      	bne.n	80034ae <__libc_init_array+0x2e>
 80034a2:	bd70      	pop	{r4, r5, r6, pc}
 80034a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034a8:	4798      	blx	r3
 80034aa:	3501      	adds	r5, #1
 80034ac:	e7ee      	b.n	800348c <__libc_init_array+0xc>
 80034ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034b2:	4798      	blx	r3
 80034b4:	3501      	adds	r5, #1
 80034b6:	e7f2      	b.n	800349e <__libc_init_array+0x1e>
 80034b8:	08004524 	.word	0x08004524
 80034bc:	08004524 	.word	0x08004524
 80034c0:	08004524 	.word	0x08004524
 80034c4:	08004528 	.word	0x08004528

080034c8 <memset>:
 80034c8:	4402      	add	r2, r0
 80034ca:	4603      	mov	r3, r0
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d100      	bne.n	80034d2 <memset+0xa>
 80034d0:	4770      	bx	lr
 80034d2:	f803 1b01 	strb.w	r1, [r3], #1
 80034d6:	e7f9      	b.n	80034cc <memset+0x4>

080034d8 <iprintf>:
 80034d8:	b40f      	push	{r0, r1, r2, r3}
 80034da:	4b0a      	ldr	r3, [pc, #40]	; (8003504 <iprintf+0x2c>)
 80034dc:	b513      	push	{r0, r1, r4, lr}
 80034de:	681c      	ldr	r4, [r3, #0]
 80034e0:	b124      	cbz	r4, 80034ec <iprintf+0x14>
 80034e2:	69a3      	ldr	r3, [r4, #24]
 80034e4:	b913      	cbnz	r3, 80034ec <iprintf+0x14>
 80034e6:	4620      	mov	r0, r4
 80034e8:	f000 f9b6 	bl	8003858 <__sinit>
 80034ec:	ab05      	add	r3, sp, #20
 80034ee:	9a04      	ldr	r2, [sp, #16]
 80034f0:	68a1      	ldr	r1, [r4, #8]
 80034f2:	9301      	str	r3, [sp, #4]
 80034f4:	4620      	mov	r0, r4
 80034f6:	f000 fb7b 	bl	8003bf0 <_vfiprintf_r>
 80034fa:	b002      	add	sp, #8
 80034fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003500:	b004      	add	sp, #16
 8003502:	4770      	bx	lr
 8003504:	2000000c 	.word	0x2000000c

08003508 <setbuf>:
 8003508:	2900      	cmp	r1, #0
 800350a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800350e:	bf0c      	ite	eq
 8003510:	2202      	moveq	r2, #2
 8003512:	2200      	movne	r2, #0
 8003514:	f000 b800 	b.w	8003518 <setvbuf>

08003518 <setvbuf>:
 8003518:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800351c:	461d      	mov	r5, r3
 800351e:	4b51      	ldr	r3, [pc, #324]	; (8003664 <setvbuf+0x14c>)
 8003520:	681e      	ldr	r6, [r3, #0]
 8003522:	4604      	mov	r4, r0
 8003524:	460f      	mov	r7, r1
 8003526:	4690      	mov	r8, r2
 8003528:	b126      	cbz	r6, 8003534 <setvbuf+0x1c>
 800352a:	69b3      	ldr	r3, [r6, #24]
 800352c:	b913      	cbnz	r3, 8003534 <setvbuf+0x1c>
 800352e:	4630      	mov	r0, r6
 8003530:	f000 f992 	bl	8003858 <__sinit>
 8003534:	4b4c      	ldr	r3, [pc, #304]	; (8003668 <setvbuf+0x150>)
 8003536:	429c      	cmp	r4, r3
 8003538:	d152      	bne.n	80035e0 <setvbuf+0xc8>
 800353a:	6874      	ldr	r4, [r6, #4]
 800353c:	f1b8 0f02 	cmp.w	r8, #2
 8003540:	d006      	beq.n	8003550 <setvbuf+0x38>
 8003542:	f1b8 0f01 	cmp.w	r8, #1
 8003546:	f200 8089 	bhi.w	800365c <setvbuf+0x144>
 800354a:	2d00      	cmp	r5, #0
 800354c:	f2c0 8086 	blt.w	800365c <setvbuf+0x144>
 8003550:	4621      	mov	r1, r4
 8003552:	4630      	mov	r0, r6
 8003554:	f000 f916 	bl	8003784 <_fflush_r>
 8003558:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800355a:	b141      	cbz	r1, 800356e <setvbuf+0x56>
 800355c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003560:	4299      	cmp	r1, r3
 8003562:	d002      	beq.n	800356a <setvbuf+0x52>
 8003564:	4630      	mov	r0, r6
 8003566:	f000 fa6d 	bl	8003a44 <_free_r>
 800356a:	2300      	movs	r3, #0
 800356c:	6363      	str	r3, [r4, #52]	; 0x34
 800356e:	2300      	movs	r3, #0
 8003570:	61a3      	str	r3, [r4, #24]
 8003572:	6063      	str	r3, [r4, #4]
 8003574:	89a3      	ldrh	r3, [r4, #12]
 8003576:	061b      	lsls	r3, r3, #24
 8003578:	d503      	bpl.n	8003582 <setvbuf+0x6a>
 800357a:	6921      	ldr	r1, [r4, #16]
 800357c:	4630      	mov	r0, r6
 800357e:	f000 fa61 	bl	8003a44 <_free_r>
 8003582:	89a3      	ldrh	r3, [r4, #12]
 8003584:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003588:	f023 0303 	bic.w	r3, r3, #3
 800358c:	f1b8 0f02 	cmp.w	r8, #2
 8003590:	81a3      	strh	r3, [r4, #12]
 8003592:	d05d      	beq.n	8003650 <setvbuf+0x138>
 8003594:	ab01      	add	r3, sp, #4
 8003596:	466a      	mov	r2, sp
 8003598:	4621      	mov	r1, r4
 800359a:	4630      	mov	r0, r6
 800359c:	f000 f9e6 	bl	800396c <__swhatbuf_r>
 80035a0:	89a3      	ldrh	r3, [r4, #12]
 80035a2:	4318      	orrs	r0, r3
 80035a4:	81a0      	strh	r0, [r4, #12]
 80035a6:	bb2d      	cbnz	r5, 80035f4 <setvbuf+0xdc>
 80035a8:	9d00      	ldr	r5, [sp, #0]
 80035aa:	4628      	mov	r0, r5
 80035ac:	f000 fa42 	bl	8003a34 <malloc>
 80035b0:	4607      	mov	r7, r0
 80035b2:	2800      	cmp	r0, #0
 80035b4:	d14e      	bne.n	8003654 <setvbuf+0x13c>
 80035b6:	f8dd 9000 	ldr.w	r9, [sp]
 80035ba:	45a9      	cmp	r9, r5
 80035bc:	d13c      	bne.n	8003638 <setvbuf+0x120>
 80035be:	f04f 30ff 	mov.w	r0, #4294967295
 80035c2:	89a3      	ldrh	r3, [r4, #12]
 80035c4:	f043 0302 	orr.w	r3, r3, #2
 80035c8:	81a3      	strh	r3, [r4, #12]
 80035ca:	2300      	movs	r3, #0
 80035cc:	60a3      	str	r3, [r4, #8]
 80035ce:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80035d2:	6023      	str	r3, [r4, #0]
 80035d4:	6123      	str	r3, [r4, #16]
 80035d6:	2301      	movs	r3, #1
 80035d8:	6163      	str	r3, [r4, #20]
 80035da:	b003      	add	sp, #12
 80035dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035e0:	4b22      	ldr	r3, [pc, #136]	; (800366c <setvbuf+0x154>)
 80035e2:	429c      	cmp	r4, r3
 80035e4:	d101      	bne.n	80035ea <setvbuf+0xd2>
 80035e6:	68b4      	ldr	r4, [r6, #8]
 80035e8:	e7a8      	b.n	800353c <setvbuf+0x24>
 80035ea:	4b21      	ldr	r3, [pc, #132]	; (8003670 <setvbuf+0x158>)
 80035ec:	429c      	cmp	r4, r3
 80035ee:	bf08      	it	eq
 80035f0:	68f4      	ldreq	r4, [r6, #12]
 80035f2:	e7a3      	b.n	800353c <setvbuf+0x24>
 80035f4:	2f00      	cmp	r7, #0
 80035f6:	d0d8      	beq.n	80035aa <setvbuf+0x92>
 80035f8:	69b3      	ldr	r3, [r6, #24]
 80035fa:	b913      	cbnz	r3, 8003602 <setvbuf+0xea>
 80035fc:	4630      	mov	r0, r6
 80035fe:	f000 f92b 	bl	8003858 <__sinit>
 8003602:	f1b8 0f01 	cmp.w	r8, #1
 8003606:	bf08      	it	eq
 8003608:	89a3      	ldrheq	r3, [r4, #12]
 800360a:	6027      	str	r7, [r4, #0]
 800360c:	bf04      	itt	eq
 800360e:	f043 0301 	orreq.w	r3, r3, #1
 8003612:	81a3      	strheq	r3, [r4, #12]
 8003614:	89a3      	ldrh	r3, [r4, #12]
 8003616:	6127      	str	r7, [r4, #16]
 8003618:	f013 0008 	ands.w	r0, r3, #8
 800361c:	6165      	str	r5, [r4, #20]
 800361e:	d01b      	beq.n	8003658 <setvbuf+0x140>
 8003620:	f013 0001 	ands.w	r0, r3, #1
 8003624:	bf18      	it	ne
 8003626:	426d      	negne	r5, r5
 8003628:	f04f 0300 	mov.w	r3, #0
 800362c:	bf1d      	ittte	ne
 800362e:	60a3      	strne	r3, [r4, #8]
 8003630:	61a5      	strne	r5, [r4, #24]
 8003632:	4618      	movne	r0, r3
 8003634:	60a5      	streq	r5, [r4, #8]
 8003636:	e7d0      	b.n	80035da <setvbuf+0xc2>
 8003638:	4648      	mov	r0, r9
 800363a:	f000 f9fb 	bl	8003a34 <malloc>
 800363e:	4607      	mov	r7, r0
 8003640:	2800      	cmp	r0, #0
 8003642:	d0bc      	beq.n	80035be <setvbuf+0xa6>
 8003644:	89a3      	ldrh	r3, [r4, #12]
 8003646:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800364a:	81a3      	strh	r3, [r4, #12]
 800364c:	464d      	mov	r5, r9
 800364e:	e7d3      	b.n	80035f8 <setvbuf+0xe0>
 8003650:	2000      	movs	r0, #0
 8003652:	e7b6      	b.n	80035c2 <setvbuf+0xaa>
 8003654:	46a9      	mov	r9, r5
 8003656:	e7f5      	b.n	8003644 <setvbuf+0x12c>
 8003658:	60a0      	str	r0, [r4, #8]
 800365a:	e7be      	b.n	80035da <setvbuf+0xc2>
 800365c:	f04f 30ff 	mov.w	r0, #4294967295
 8003660:	e7bb      	b.n	80035da <setvbuf+0xc2>
 8003662:	bf00      	nop
 8003664:	2000000c 	.word	0x2000000c
 8003668:	080044a8 	.word	0x080044a8
 800366c:	080044c8 	.word	0x080044c8
 8003670:	08004488 	.word	0x08004488

08003674 <__sflush_r>:
 8003674:	898a      	ldrh	r2, [r1, #12]
 8003676:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800367a:	4605      	mov	r5, r0
 800367c:	0710      	lsls	r0, r2, #28
 800367e:	460c      	mov	r4, r1
 8003680:	d45a      	bmi.n	8003738 <__sflush_r+0xc4>
 8003682:	684b      	ldr	r3, [r1, #4]
 8003684:	2b00      	cmp	r3, #0
 8003686:	dc05      	bgt.n	8003694 <__sflush_r+0x20>
 8003688:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800368a:	2b00      	cmp	r3, #0
 800368c:	dc02      	bgt.n	8003694 <__sflush_r+0x20>
 800368e:	2000      	movs	r0, #0
 8003690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003694:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003696:	2e00      	cmp	r6, #0
 8003698:	d0f9      	beq.n	800368e <__sflush_r+0x1a>
 800369a:	2300      	movs	r3, #0
 800369c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80036a0:	682f      	ldr	r7, [r5, #0]
 80036a2:	602b      	str	r3, [r5, #0]
 80036a4:	d033      	beq.n	800370e <__sflush_r+0x9a>
 80036a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80036a8:	89a3      	ldrh	r3, [r4, #12]
 80036aa:	075a      	lsls	r2, r3, #29
 80036ac:	d505      	bpl.n	80036ba <__sflush_r+0x46>
 80036ae:	6863      	ldr	r3, [r4, #4]
 80036b0:	1ac0      	subs	r0, r0, r3
 80036b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80036b4:	b10b      	cbz	r3, 80036ba <__sflush_r+0x46>
 80036b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80036b8:	1ac0      	subs	r0, r0, r3
 80036ba:	2300      	movs	r3, #0
 80036bc:	4602      	mov	r2, r0
 80036be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80036c0:	6a21      	ldr	r1, [r4, #32]
 80036c2:	4628      	mov	r0, r5
 80036c4:	47b0      	blx	r6
 80036c6:	1c43      	adds	r3, r0, #1
 80036c8:	89a3      	ldrh	r3, [r4, #12]
 80036ca:	d106      	bne.n	80036da <__sflush_r+0x66>
 80036cc:	6829      	ldr	r1, [r5, #0]
 80036ce:	291d      	cmp	r1, #29
 80036d0:	d84b      	bhi.n	800376a <__sflush_r+0xf6>
 80036d2:	4a2b      	ldr	r2, [pc, #172]	; (8003780 <__sflush_r+0x10c>)
 80036d4:	40ca      	lsrs	r2, r1
 80036d6:	07d6      	lsls	r6, r2, #31
 80036d8:	d547      	bpl.n	800376a <__sflush_r+0xf6>
 80036da:	2200      	movs	r2, #0
 80036dc:	6062      	str	r2, [r4, #4]
 80036de:	04d9      	lsls	r1, r3, #19
 80036e0:	6922      	ldr	r2, [r4, #16]
 80036e2:	6022      	str	r2, [r4, #0]
 80036e4:	d504      	bpl.n	80036f0 <__sflush_r+0x7c>
 80036e6:	1c42      	adds	r2, r0, #1
 80036e8:	d101      	bne.n	80036ee <__sflush_r+0x7a>
 80036ea:	682b      	ldr	r3, [r5, #0]
 80036ec:	b903      	cbnz	r3, 80036f0 <__sflush_r+0x7c>
 80036ee:	6560      	str	r0, [r4, #84]	; 0x54
 80036f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80036f2:	602f      	str	r7, [r5, #0]
 80036f4:	2900      	cmp	r1, #0
 80036f6:	d0ca      	beq.n	800368e <__sflush_r+0x1a>
 80036f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80036fc:	4299      	cmp	r1, r3
 80036fe:	d002      	beq.n	8003706 <__sflush_r+0x92>
 8003700:	4628      	mov	r0, r5
 8003702:	f000 f99f 	bl	8003a44 <_free_r>
 8003706:	2000      	movs	r0, #0
 8003708:	6360      	str	r0, [r4, #52]	; 0x34
 800370a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800370e:	6a21      	ldr	r1, [r4, #32]
 8003710:	2301      	movs	r3, #1
 8003712:	4628      	mov	r0, r5
 8003714:	47b0      	blx	r6
 8003716:	1c41      	adds	r1, r0, #1
 8003718:	d1c6      	bne.n	80036a8 <__sflush_r+0x34>
 800371a:	682b      	ldr	r3, [r5, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d0c3      	beq.n	80036a8 <__sflush_r+0x34>
 8003720:	2b1d      	cmp	r3, #29
 8003722:	d001      	beq.n	8003728 <__sflush_r+0xb4>
 8003724:	2b16      	cmp	r3, #22
 8003726:	d101      	bne.n	800372c <__sflush_r+0xb8>
 8003728:	602f      	str	r7, [r5, #0]
 800372a:	e7b0      	b.n	800368e <__sflush_r+0x1a>
 800372c:	89a3      	ldrh	r3, [r4, #12]
 800372e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003732:	81a3      	strh	r3, [r4, #12]
 8003734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003738:	690f      	ldr	r7, [r1, #16]
 800373a:	2f00      	cmp	r7, #0
 800373c:	d0a7      	beq.n	800368e <__sflush_r+0x1a>
 800373e:	0793      	lsls	r3, r2, #30
 8003740:	680e      	ldr	r6, [r1, #0]
 8003742:	bf08      	it	eq
 8003744:	694b      	ldreq	r3, [r1, #20]
 8003746:	600f      	str	r7, [r1, #0]
 8003748:	bf18      	it	ne
 800374a:	2300      	movne	r3, #0
 800374c:	eba6 0807 	sub.w	r8, r6, r7
 8003750:	608b      	str	r3, [r1, #8]
 8003752:	f1b8 0f00 	cmp.w	r8, #0
 8003756:	dd9a      	ble.n	800368e <__sflush_r+0x1a>
 8003758:	4643      	mov	r3, r8
 800375a:	463a      	mov	r2, r7
 800375c:	6a21      	ldr	r1, [r4, #32]
 800375e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003760:	4628      	mov	r0, r5
 8003762:	47b0      	blx	r6
 8003764:	2800      	cmp	r0, #0
 8003766:	dc07      	bgt.n	8003778 <__sflush_r+0x104>
 8003768:	89a3      	ldrh	r3, [r4, #12]
 800376a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800376e:	81a3      	strh	r3, [r4, #12]
 8003770:	f04f 30ff 	mov.w	r0, #4294967295
 8003774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003778:	4407      	add	r7, r0
 800377a:	eba8 0800 	sub.w	r8, r8, r0
 800377e:	e7e8      	b.n	8003752 <__sflush_r+0xde>
 8003780:	20400001 	.word	0x20400001

08003784 <_fflush_r>:
 8003784:	b538      	push	{r3, r4, r5, lr}
 8003786:	690b      	ldr	r3, [r1, #16]
 8003788:	4605      	mov	r5, r0
 800378a:	460c      	mov	r4, r1
 800378c:	b1db      	cbz	r3, 80037c6 <_fflush_r+0x42>
 800378e:	b118      	cbz	r0, 8003798 <_fflush_r+0x14>
 8003790:	6983      	ldr	r3, [r0, #24]
 8003792:	b90b      	cbnz	r3, 8003798 <_fflush_r+0x14>
 8003794:	f000 f860 	bl	8003858 <__sinit>
 8003798:	4b0c      	ldr	r3, [pc, #48]	; (80037cc <_fflush_r+0x48>)
 800379a:	429c      	cmp	r4, r3
 800379c:	d109      	bne.n	80037b2 <_fflush_r+0x2e>
 800379e:	686c      	ldr	r4, [r5, #4]
 80037a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037a4:	b17b      	cbz	r3, 80037c6 <_fflush_r+0x42>
 80037a6:	4621      	mov	r1, r4
 80037a8:	4628      	mov	r0, r5
 80037aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037ae:	f7ff bf61 	b.w	8003674 <__sflush_r>
 80037b2:	4b07      	ldr	r3, [pc, #28]	; (80037d0 <_fflush_r+0x4c>)
 80037b4:	429c      	cmp	r4, r3
 80037b6:	d101      	bne.n	80037bc <_fflush_r+0x38>
 80037b8:	68ac      	ldr	r4, [r5, #8]
 80037ba:	e7f1      	b.n	80037a0 <_fflush_r+0x1c>
 80037bc:	4b05      	ldr	r3, [pc, #20]	; (80037d4 <_fflush_r+0x50>)
 80037be:	429c      	cmp	r4, r3
 80037c0:	bf08      	it	eq
 80037c2:	68ec      	ldreq	r4, [r5, #12]
 80037c4:	e7ec      	b.n	80037a0 <_fflush_r+0x1c>
 80037c6:	2000      	movs	r0, #0
 80037c8:	bd38      	pop	{r3, r4, r5, pc}
 80037ca:	bf00      	nop
 80037cc:	080044a8 	.word	0x080044a8
 80037d0:	080044c8 	.word	0x080044c8
 80037d4:	08004488 	.word	0x08004488

080037d8 <_cleanup_r>:
 80037d8:	4901      	ldr	r1, [pc, #4]	; (80037e0 <_cleanup_r+0x8>)
 80037da:	f000 b8a9 	b.w	8003930 <_fwalk_reent>
 80037de:	bf00      	nop
 80037e0:	08003785 	.word	0x08003785

080037e4 <std.isra.0>:
 80037e4:	2300      	movs	r3, #0
 80037e6:	b510      	push	{r4, lr}
 80037e8:	4604      	mov	r4, r0
 80037ea:	6003      	str	r3, [r0, #0]
 80037ec:	6043      	str	r3, [r0, #4]
 80037ee:	6083      	str	r3, [r0, #8]
 80037f0:	8181      	strh	r1, [r0, #12]
 80037f2:	6643      	str	r3, [r0, #100]	; 0x64
 80037f4:	81c2      	strh	r2, [r0, #14]
 80037f6:	6103      	str	r3, [r0, #16]
 80037f8:	6143      	str	r3, [r0, #20]
 80037fa:	6183      	str	r3, [r0, #24]
 80037fc:	4619      	mov	r1, r3
 80037fe:	2208      	movs	r2, #8
 8003800:	305c      	adds	r0, #92	; 0x5c
 8003802:	f7ff fe61 	bl	80034c8 <memset>
 8003806:	4b05      	ldr	r3, [pc, #20]	; (800381c <std.isra.0+0x38>)
 8003808:	6263      	str	r3, [r4, #36]	; 0x24
 800380a:	4b05      	ldr	r3, [pc, #20]	; (8003820 <std.isra.0+0x3c>)
 800380c:	62a3      	str	r3, [r4, #40]	; 0x28
 800380e:	4b05      	ldr	r3, [pc, #20]	; (8003824 <std.isra.0+0x40>)
 8003810:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003812:	4b05      	ldr	r3, [pc, #20]	; (8003828 <std.isra.0+0x44>)
 8003814:	6224      	str	r4, [r4, #32]
 8003816:	6323      	str	r3, [r4, #48]	; 0x30
 8003818:	bd10      	pop	{r4, pc}
 800381a:	bf00      	nop
 800381c:	08004169 	.word	0x08004169
 8003820:	0800418b 	.word	0x0800418b
 8003824:	080041c3 	.word	0x080041c3
 8003828:	080041e7 	.word	0x080041e7

0800382c <__sfmoreglue>:
 800382c:	b570      	push	{r4, r5, r6, lr}
 800382e:	1e4a      	subs	r2, r1, #1
 8003830:	2568      	movs	r5, #104	; 0x68
 8003832:	4355      	muls	r5, r2
 8003834:	460e      	mov	r6, r1
 8003836:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800383a:	f000 f951 	bl	8003ae0 <_malloc_r>
 800383e:	4604      	mov	r4, r0
 8003840:	b140      	cbz	r0, 8003854 <__sfmoreglue+0x28>
 8003842:	2100      	movs	r1, #0
 8003844:	e880 0042 	stmia.w	r0, {r1, r6}
 8003848:	300c      	adds	r0, #12
 800384a:	60a0      	str	r0, [r4, #8]
 800384c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003850:	f7ff fe3a 	bl	80034c8 <memset>
 8003854:	4620      	mov	r0, r4
 8003856:	bd70      	pop	{r4, r5, r6, pc}

08003858 <__sinit>:
 8003858:	6983      	ldr	r3, [r0, #24]
 800385a:	b510      	push	{r4, lr}
 800385c:	4604      	mov	r4, r0
 800385e:	bb33      	cbnz	r3, 80038ae <__sinit+0x56>
 8003860:	6483      	str	r3, [r0, #72]	; 0x48
 8003862:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003864:	6503      	str	r3, [r0, #80]	; 0x50
 8003866:	4b12      	ldr	r3, [pc, #72]	; (80038b0 <__sinit+0x58>)
 8003868:	4a12      	ldr	r2, [pc, #72]	; (80038b4 <__sinit+0x5c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6282      	str	r2, [r0, #40]	; 0x28
 800386e:	4298      	cmp	r0, r3
 8003870:	bf04      	itt	eq
 8003872:	2301      	moveq	r3, #1
 8003874:	6183      	streq	r3, [r0, #24]
 8003876:	f000 f81f 	bl	80038b8 <__sfp>
 800387a:	6060      	str	r0, [r4, #4]
 800387c:	4620      	mov	r0, r4
 800387e:	f000 f81b 	bl	80038b8 <__sfp>
 8003882:	60a0      	str	r0, [r4, #8]
 8003884:	4620      	mov	r0, r4
 8003886:	f000 f817 	bl	80038b8 <__sfp>
 800388a:	2200      	movs	r2, #0
 800388c:	60e0      	str	r0, [r4, #12]
 800388e:	2104      	movs	r1, #4
 8003890:	6860      	ldr	r0, [r4, #4]
 8003892:	f7ff ffa7 	bl	80037e4 <std.isra.0>
 8003896:	2201      	movs	r2, #1
 8003898:	2109      	movs	r1, #9
 800389a:	68a0      	ldr	r0, [r4, #8]
 800389c:	f7ff ffa2 	bl	80037e4 <std.isra.0>
 80038a0:	2202      	movs	r2, #2
 80038a2:	2112      	movs	r1, #18
 80038a4:	68e0      	ldr	r0, [r4, #12]
 80038a6:	f7ff ff9d 	bl	80037e4 <std.isra.0>
 80038aa:	2301      	movs	r3, #1
 80038ac:	61a3      	str	r3, [r4, #24]
 80038ae:	bd10      	pop	{r4, pc}
 80038b0:	08004484 	.word	0x08004484
 80038b4:	080037d9 	.word	0x080037d9

080038b8 <__sfp>:
 80038b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ba:	4b1c      	ldr	r3, [pc, #112]	; (800392c <__sfp+0x74>)
 80038bc:	681e      	ldr	r6, [r3, #0]
 80038be:	69b3      	ldr	r3, [r6, #24]
 80038c0:	4607      	mov	r7, r0
 80038c2:	b913      	cbnz	r3, 80038ca <__sfp+0x12>
 80038c4:	4630      	mov	r0, r6
 80038c6:	f7ff ffc7 	bl	8003858 <__sinit>
 80038ca:	3648      	adds	r6, #72	; 0x48
 80038cc:	68b4      	ldr	r4, [r6, #8]
 80038ce:	6873      	ldr	r3, [r6, #4]
 80038d0:	3b01      	subs	r3, #1
 80038d2:	d503      	bpl.n	80038dc <__sfp+0x24>
 80038d4:	6833      	ldr	r3, [r6, #0]
 80038d6:	b133      	cbz	r3, 80038e6 <__sfp+0x2e>
 80038d8:	6836      	ldr	r6, [r6, #0]
 80038da:	e7f7      	b.n	80038cc <__sfp+0x14>
 80038dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80038e0:	b16d      	cbz	r5, 80038fe <__sfp+0x46>
 80038e2:	3468      	adds	r4, #104	; 0x68
 80038e4:	e7f4      	b.n	80038d0 <__sfp+0x18>
 80038e6:	2104      	movs	r1, #4
 80038e8:	4638      	mov	r0, r7
 80038ea:	f7ff ff9f 	bl	800382c <__sfmoreglue>
 80038ee:	6030      	str	r0, [r6, #0]
 80038f0:	2800      	cmp	r0, #0
 80038f2:	d1f1      	bne.n	80038d8 <__sfp+0x20>
 80038f4:	230c      	movs	r3, #12
 80038f6:	603b      	str	r3, [r7, #0]
 80038f8:	4604      	mov	r4, r0
 80038fa:	4620      	mov	r0, r4
 80038fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003902:	81e3      	strh	r3, [r4, #14]
 8003904:	2301      	movs	r3, #1
 8003906:	81a3      	strh	r3, [r4, #12]
 8003908:	6665      	str	r5, [r4, #100]	; 0x64
 800390a:	6025      	str	r5, [r4, #0]
 800390c:	60a5      	str	r5, [r4, #8]
 800390e:	6065      	str	r5, [r4, #4]
 8003910:	6125      	str	r5, [r4, #16]
 8003912:	6165      	str	r5, [r4, #20]
 8003914:	61a5      	str	r5, [r4, #24]
 8003916:	2208      	movs	r2, #8
 8003918:	4629      	mov	r1, r5
 800391a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800391e:	f7ff fdd3 	bl	80034c8 <memset>
 8003922:	6365      	str	r5, [r4, #52]	; 0x34
 8003924:	63a5      	str	r5, [r4, #56]	; 0x38
 8003926:	64a5      	str	r5, [r4, #72]	; 0x48
 8003928:	64e5      	str	r5, [r4, #76]	; 0x4c
 800392a:	e7e6      	b.n	80038fa <__sfp+0x42>
 800392c:	08004484 	.word	0x08004484

08003930 <_fwalk_reent>:
 8003930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003934:	4680      	mov	r8, r0
 8003936:	4689      	mov	r9, r1
 8003938:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800393c:	2600      	movs	r6, #0
 800393e:	b914      	cbnz	r4, 8003946 <_fwalk_reent+0x16>
 8003940:	4630      	mov	r0, r6
 8003942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003946:	68a5      	ldr	r5, [r4, #8]
 8003948:	6867      	ldr	r7, [r4, #4]
 800394a:	3f01      	subs	r7, #1
 800394c:	d501      	bpl.n	8003952 <_fwalk_reent+0x22>
 800394e:	6824      	ldr	r4, [r4, #0]
 8003950:	e7f5      	b.n	800393e <_fwalk_reent+0xe>
 8003952:	89ab      	ldrh	r3, [r5, #12]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d907      	bls.n	8003968 <_fwalk_reent+0x38>
 8003958:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800395c:	3301      	adds	r3, #1
 800395e:	d003      	beq.n	8003968 <_fwalk_reent+0x38>
 8003960:	4629      	mov	r1, r5
 8003962:	4640      	mov	r0, r8
 8003964:	47c8      	blx	r9
 8003966:	4306      	orrs	r6, r0
 8003968:	3568      	adds	r5, #104	; 0x68
 800396a:	e7ee      	b.n	800394a <_fwalk_reent+0x1a>

0800396c <__swhatbuf_r>:
 800396c:	b570      	push	{r4, r5, r6, lr}
 800396e:	460e      	mov	r6, r1
 8003970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003974:	2900      	cmp	r1, #0
 8003976:	b090      	sub	sp, #64	; 0x40
 8003978:	4614      	mov	r4, r2
 800397a:	461d      	mov	r5, r3
 800397c:	da07      	bge.n	800398e <__swhatbuf_r+0x22>
 800397e:	2300      	movs	r3, #0
 8003980:	602b      	str	r3, [r5, #0]
 8003982:	89b3      	ldrh	r3, [r6, #12]
 8003984:	061a      	lsls	r2, r3, #24
 8003986:	d410      	bmi.n	80039aa <__swhatbuf_r+0x3e>
 8003988:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800398c:	e00e      	b.n	80039ac <__swhatbuf_r+0x40>
 800398e:	aa01      	add	r2, sp, #4
 8003990:	f000 fd10 	bl	80043b4 <_fstat_r>
 8003994:	2800      	cmp	r0, #0
 8003996:	dbf2      	blt.n	800397e <__swhatbuf_r+0x12>
 8003998:	9a02      	ldr	r2, [sp, #8]
 800399a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800399e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80039a2:	425a      	negs	r2, r3
 80039a4:	415a      	adcs	r2, r3
 80039a6:	602a      	str	r2, [r5, #0]
 80039a8:	e7ee      	b.n	8003988 <__swhatbuf_r+0x1c>
 80039aa:	2340      	movs	r3, #64	; 0x40
 80039ac:	2000      	movs	r0, #0
 80039ae:	6023      	str	r3, [r4, #0]
 80039b0:	b010      	add	sp, #64	; 0x40
 80039b2:	bd70      	pop	{r4, r5, r6, pc}

080039b4 <__smakebuf_r>:
 80039b4:	898b      	ldrh	r3, [r1, #12]
 80039b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80039b8:	079d      	lsls	r5, r3, #30
 80039ba:	4606      	mov	r6, r0
 80039bc:	460c      	mov	r4, r1
 80039be:	d507      	bpl.n	80039d0 <__smakebuf_r+0x1c>
 80039c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80039c4:	6023      	str	r3, [r4, #0]
 80039c6:	6123      	str	r3, [r4, #16]
 80039c8:	2301      	movs	r3, #1
 80039ca:	6163      	str	r3, [r4, #20]
 80039cc:	b002      	add	sp, #8
 80039ce:	bd70      	pop	{r4, r5, r6, pc}
 80039d0:	ab01      	add	r3, sp, #4
 80039d2:	466a      	mov	r2, sp
 80039d4:	f7ff ffca 	bl	800396c <__swhatbuf_r>
 80039d8:	9900      	ldr	r1, [sp, #0]
 80039da:	4605      	mov	r5, r0
 80039dc:	4630      	mov	r0, r6
 80039de:	f000 f87f 	bl	8003ae0 <_malloc_r>
 80039e2:	b948      	cbnz	r0, 80039f8 <__smakebuf_r+0x44>
 80039e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039e8:	059a      	lsls	r2, r3, #22
 80039ea:	d4ef      	bmi.n	80039cc <__smakebuf_r+0x18>
 80039ec:	f023 0303 	bic.w	r3, r3, #3
 80039f0:	f043 0302 	orr.w	r3, r3, #2
 80039f4:	81a3      	strh	r3, [r4, #12]
 80039f6:	e7e3      	b.n	80039c0 <__smakebuf_r+0xc>
 80039f8:	4b0d      	ldr	r3, [pc, #52]	; (8003a30 <__smakebuf_r+0x7c>)
 80039fa:	62b3      	str	r3, [r6, #40]	; 0x28
 80039fc:	89a3      	ldrh	r3, [r4, #12]
 80039fe:	6020      	str	r0, [r4, #0]
 8003a00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a04:	81a3      	strh	r3, [r4, #12]
 8003a06:	9b00      	ldr	r3, [sp, #0]
 8003a08:	6163      	str	r3, [r4, #20]
 8003a0a:	9b01      	ldr	r3, [sp, #4]
 8003a0c:	6120      	str	r0, [r4, #16]
 8003a0e:	b15b      	cbz	r3, 8003a28 <__smakebuf_r+0x74>
 8003a10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a14:	4630      	mov	r0, r6
 8003a16:	f000 fcdf 	bl	80043d8 <_isatty_r>
 8003a1a:	b128      	cbz	r0, 8003a28 <__smakebuf_r+0x74>
 8003a1c:	89a3      	ldrh	r3, [r4, #12]
 8003a1e:	f023 0303 	bic.w	r3, r3, #3
 8003a22:	f043 0301 	orr.w	r3, r3, #1
 8003a26:	81a3      	strh	r3, [r4, #12]
 8003a28:	89a3      	ldrh	r3, [r4, #12]
 8003a2a:	431d      	orrs	r5, r3
 8003a2c:	81a5      	strh	r5, [r4, #12]
 8003a2e:	e7cd      	b.n	80039cc <__smakebuf_r+0x18>
 8003a30:	080037d9 	.word	0x080037d9

08003a34 <malloc>:
 8003a34:	4b02      	ldr	r3, [pc, #8]	; (8003a40 <malloc+0xc>)
 8003a36:	4601      	mov	r1, r0
 8003a38:	6818      	ldr	r0, [r3, #0]
 8003a3a:	f000 b851 	b.w	8003ae0 <_malloc_r>
 8003a3e:	bf00      	nop
 8003a40:	2000000c 	.word	0x2000000c

08003a44 <_free_r>:
 8003a44:	b538      	push	{r3, r4, r5, lr}
 8003a46:	4605      	mov	r5, r0
 8003a48:	2900      	cmp	r1, #0
 8003a4a:	d045      	beq.n	8003ad8 <_free_r+0x94>
 8003a4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a50:	1f0c      	subs	r4, r1, #4
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	bfb8      	it	lt
 8003a56:	18e4      	addlt	r4, r4, r3
 8003a58:	f000 fce0 	bl	800441c <__malloc_lock>
 8003a5c:	4a1f      	ldr	r2, [pc, #124]	; (8003adc <_free_r+0x98>)
 8003a5e:	6813      	ldr	r3, [r2, #0]
 8003a60:	4610      	mov	r0, r2
 8003a62:	b933      	cbnz	r3, 8003a72 <_free_r+0x2e>
 8003a64:	6063      	str	r3, [r4, #4]
 8003a66:	6014      	str	r4, [r2, #0]
 8003a68:	4628      	mov	r0, r5
 8003a6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a6e:	f000 bcd6 	b.w	800441e <__malloc_unlock>
 8003a72:	42a3      	cmp	r3, r4
 8003a74:	d90c      	bls.n	8003a90 <_free_r+0x4c>
 8003a76:	6821      	ldr	r1, [r4, #0]
 8003a78:	1862      	adds	r2, r4, r1
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	bf04      	itt	eq
 8003a7e:	681a      	ldreq	r2, [r3, #0]
 8003a80:	685b      	ldreq	r3, [r3, #4]
 8003a82:	6063      	str	r3, [r4, #4]
 8003a84:	bf04      	itt	eq
 8003a86:	1852      	addeq	r2, r2, r1
 8003a88:	6022      	streq	r2, [r4, #0]
 8003a8a:	6004      	str	r4, [r0, #0]
 8003a8c:	e7ec      	b.n	8003a68 <_free_r+0x24>
 8003a8e:	4613      	mov	r3, r2
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	b10a      	cbz	r2, 8003a98 <_free_r+0x54>
 8003a94:	42a2      	cmp	r2, r4
 8003a96:	d9fa      	bls.n	8003a8e <_free_r+0x4a>
 8003a98:	6819      	ldr	r1, [r3, #0]
 8003a9a:	1858      	adds	r0, r3, r1
 8003a9c:	42a0      	cmp	r0, r4
 8003a9e:	d10b      	bne.n	8003ab8 <_free_r+0x74>
 8003aa0:	6820      	ldr	r0, [r4, #0]
 8003aa2:	4401      	add	r1, r0
 8003aa4:	1858      	adds	r0, r3, r1
 8003aa6:	4282      	cmp	r2, r0
 8003aa8:	6019      	str	r1, [r3, #0]
 8003aaa:	d1dd      	bne.n	8003a68 <_free_r+0x24>
 8003aac:	6810      	ldr	r0, [r2, #0]
 8003aae:	6852      	ldr	r2, [r2, #4]
 8003ab0:	605a      	str	r2, [r3, #4]
 8003ab2:	4401      	add	r1, r0
 8003ab4:	6019      	str	r1, [r3, #0]
 8003ab6:	e7d7      	b.n	8003a68 <_free_r+0x24>
 8003ab8:	d902      	bls.n	8003ac0 <_free_r+0x7c>
 8003aba:	230c      	movs	r3, #12
 8003abc:	602b      	str	r3, [r5, #0]
 8003abe:	e7d3      	b.n	8003a68 <_free_r+0x24>
 8003ac0:	6820      	ldr	r0, [r4, #0]
 8003ac2:	1821      	adds	r1, r4, r0
 8003ac4:	428a      	cmp	r2, r1
 8003ac6:	bf04      	itt	eq
 8003ac8:	6811      	ldreq	r1, [r2, #0]
 8003aca:	6852      	ldreq	r2, [r2, #4]
 8003acc:	6062      	str	r2, [r4, #4]
 8003ace:	bf04      	itt	eq
 8003ad0:	1809      	addeq	r1, r1, r0
 8003ad2:	6021      	streq	r1, [r4, #0]
 8003ad4:	605c      	str	r4, [r3, #4]
 8003ad6:	e7c7      	b.n	8003a68 <_free_r+0x24>
 8003ad8:	bd38      	pop	{r3, r4, r5, pc}
 8003ada:	bf00      	nop
 8003adc:	20000090 	.word	0x20000090

08003ae0 <_malloc_r>:
 8003ae0:	b570      	push	{r4, r5, r6, lr}
 8003ae2:	1ccd      	adds	r5, r1, #3
 8003ae4:	f025 0503 	bic.w	r5, r5, #3
 8003ae8:	3508      	adds	r5, #8
 8003aea:	2d0c      	cmp	r5, #12
 8003aec:	bf38      	it	cc
 8003aee:	250c      	movcc	r5, #12
 8003af0:	2d00      	cmp	r5, #0
 8003af2:	4606      	mov	r6, r0
 8003af4:	db01      	blt.n	8003afa <_malloc_r+0x1a>
 8003af6:	42a9      	cmp	r1, r5
 8003af8:	d903      	bls.n	8003b02 <_malloc_r+0x22>
 8003afa:	230c      	movs	r3, #12
 8003afc:	6033      	str	r3, [r6, #0]
 8003afe:	2000      	movs	r0, #0
 8003b00:	bd70      	pop	{r4, r5, r6, pc}
 8003b02:	f000 fc8b 	bl	800441c <__malloc_lock>
 8003b06:	4a23      	ldr	r2, [pc, #140]	; (8003b94 <_malloc_r+0xb4>)
 8003b08:	6814      	ldr	r4, [r2, #0]
 8003b0a:	4621      	mov	r1, r4
 8003b0c:	b991      	cbnz	r1, 8003b34 <_malloc_r+0x54>
 8003b0e:	4c22      	ldr	r4, [pc, #136]	; (8003b98 <_malloc_r+0xb8>)
 8003b10:	6823      	ldr	r3, [r4, #0]
 8003b12:	b91b      	cbnz	r3, 8003b1c <_malloc_r+0x3c>
 8003b14:	4630      	mov	r0, r6
 8003b16:	f000 fb17 	bl	8004148 <_sbrk_r>
 8003b1a:	6020      	str	r0, [r4, #0]
 8003b1c:	4629      	mov	r1, r5
 8003b1e:	4630      	mov	r0, r6
 8003b20:	f000 fb12 	bl	8004148 <_sbrk_r>
 8003b24:	1c43      	adds	r3, r0, #1
 8003b26:	d126      	bne.n	8003b76 <_malloc_r+0x96>
 8003b28:	230c      	movs	r3, #12
 8003b2a:	6033      	str	r3, [r6, #0]
 8003b2c:	4630      	mov	r0, r6
 8003b2e:	f000 fc76 	bl	800441e <__malloc_unlock>
 8003b32:	e7e4      	b.n	8003afe <_malloc_r+0x1e>
 8003b34:	680b      	ldr	r3, [r1, #0]
 8003b36:	1b5b      	subs	r3, r3, r5
 8003b38:	d41a      	bmi.n	8003b70 <_malloc_r+0x90>
 8003b3a:	2b0b      	cmp	r3, #11
 8003b3c:	d90f      	bls.n	8003b5e <_malloc_r+0x7e>
 8003b3e:	600b      	str	r3, [r1, #0]
 8003b40:	50cd      	str	r5, [r1, r3]
 8003b42:	18cc      	adds	r4, r1, r3
 8003b44:	4630      	mov	r0, r6
 8003b46:	f000 fc6a 	bl	800441e <__malloc_unlock>
 8003b4a:	f104 000b 	add.w	r0, r4, #11
 8003b4e:	1d23      	adds	r3, r4, #4
 8003b50:	f020 0007 	bic.w	r0, r0, #7
 8003b54:	1ac3      	subs	r3, r0, r3
 8003b56:	d01b      	beq.n	8003b90 <_malloc_r+0xb0>
 8003b58:	425a      	negs	r2, r3
 8003b5a:	50e2      	str	r2, [r4, r3]
 8003b5c:	bd70      	pop	{r4, r5, r6, pc}
 8003b5e:	428c      	cmp	r4, r1
 8003b60:	bf0d      	iteet	eq
 8003b62:	6863      	ldreq	r3, [r4, #4]
 8003b64:	684b      	ldrne	r3, [r1, #4]
 8003b66:	6063      	strne	r3, [r4, #4]
 8003b68:	6013      	streq	r3, [r2, #0]
 8003b6a:	bf18      	it	ne
 8003b6c:	460c      	movne	r4, r1
 8003b6e:	e7e9      	b.n	8003b44 <_malloc_r+0x64>
 8003b70:	460c      	mov	r4, r1
 8003b72:	6849      	ldr	r1, [r1, #4]
 8003b74:	e7ca      	b.n	8003b0c <_malloc_r+0x2c>
 8003b76:	1cc4      	adds	r4, r0, #3
 8003b78:	f024 0403 	bic.w	r4, r4, #3
 8003b7c:	42a0      	cmp	r0, r4
 8003b7e:	d005      	beq.n	8003b8c <_malloc_r+0xac>
 8003b80:	1a21      	subs	r1, r4, r0
 8003b82:	4630      	mov	r0, r6
 8003b84:	f000 fae0 	bl	8004148 <_sbrk_r>
 8003b88:	3001      	adds	r0, #1
 8003b8a:	d0cd      	beq.n	8003b28 <_malloc_r+0x48>
 8003b8c:	6025      	str	r5, [r4, #0]
 8003b8e:	e7d9      	b.n	8003b44 <_malloc_r+0x64>
 8003b90:	bd70      	pop	{r4, r5, r6, pc}
 8003b92:	bf00      	nop
 8003b94:	20000090 	.word	0x20000090
 8003b98:	20000094 	.word	0x20000094

08003b9c <__sfputc_r>:
 8003b9c:	6893      	ldr	r3, [r2, #8]
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	b410      	push	{r4}
 8003ba4:	6093      	str	r3, [r2, #8]
 8003ba6:	da09      	bge.n	8003bbc <__sfputc_r+0x20>
 8003ba8:	6994      	ldr	r4, [r2, #24]
 8003baa:	42a3      	cmp	r3, r4
 8003bac:	db02      	blt.n	8003bb4 <__sfputc_r+0x18>
 8003bae:	b2cb      	uxtb	r3, r1
 8003bb0:	2b0a      	cmp	r3, #10
 8003bb2:	d103      	bne.n	8003bbc <__sfputc_r+0x20>
 8003bb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bb8:	f000 bb1a 	b.w	80041f0 <__swbuf_r>
 8003bbc:	6813      	ldr	r3, [r2, #0]
 8003bbe:	1c58      	adds	r0, r3, #1
 8003bc0:	6010      	str	r0, [r2, #0]
 8003bc2:	7019      	strb	r1, [r3, #0]
 8003bc4:	b2c8      	uxtb	r0, r1
 8003bc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <__sfputs_r>:
 8003bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bce:	4606      	mov	r6, r0
 8003bd0:	460f      	mov	r7, r1
 8003bd2:	4614      	mov	r4, r2
 8003bd4:	18d5      	adds	r5, r2, r3
 8003bd6:	42ac      	cmp	r4, r5
 8003bd8:	d101      	bne.n	8003bde <__sfputs_r+0x12>
 8003bda:	2000      	movs	r0, #0
 8003bdc:	e007      	b.n	8003bee <__sfputs_r+0x22>
 8003bde:	463a      	mov	r2, r7
 8003be0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003be4:	4630      	mov	r0, r6
 8003be6:	f7ff ffd9 	bl	8003b9c <__sfputc_r>
 8003bea:	1c43      	adds	r3, r0, #1
 8003bec:	d1f3      	bne.n	8003bd6 <__sfputs_r+0xa>
 8003bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003bf0 <_vfiprintf_r>:
 8003bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bf4:	b09d      	sub	sp, #116	; 0x74
 8003bf6:	460c      	mov	r4, r1
 8003bf8:	4617      	mov	r7, r2
 8003bfa:	9303      	str	r3, [sp, #12]
 8003bfc:	4606      	mov	r6, r0
 8003bfe:	b118      	cbz	r0, 8003c08 <_vfiprintf_r+0x18>
 8003c00:	6983      	ldr	r3, [r0, #24]
 8003c02:	b90b      	cbnz	r3, 8003c08 <_vfiprintf_r+0x18>
 8003c04:	f7ff fe28 	bl	8003858 <__sinit>
 8003c08:	4b7c      	ldr	r3, [pc, #496]	; (8003dfc <_vfiprintf_r+0x20c>)
 8003c0a:	429c      	cmp	r4, r3
 8003c0c:	d157      	bne.n	8003cbe <_vfiprintf_r+0xce>
 8003c0e:	6874      	ldr	r4, [r6, #4]
 8003c10:	89a3      	ldrh	r3, [r4, #12]
 8003c12:	0718      	lsls	r0, r3, #28
 8003c14:	d55d      	bpl.n	8003cd2 <_vfiprintf_r+0xe2>
 8003c16:	6923      	ldr	r3, [r4, #16]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d05a      	beq.n	8003cd2 <_vfiprintf_r+0xe2>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8003c20:	2320      	movs	r3, #32
 8003c22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c26:	2330      	movs	r3, #48	; 0x30
 8003c28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003c2c:	f04f 0b01 	mov.w	fp, #1
 8003c30:	46b8      	mov	r8, r7
 8003c32:	4645      	mov	r5, r8
 8003c34:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d155      	bne.n	8003ce8 <_vfiprintf_r+0xf8>
 8003c3c:	ebb8 0a07 	subs.w	sl, r8, r7
 8003c40:	d00b      	beq.n	8003c5a <_vfiprintf_r+0x6a>
 8003c42:	4653      	mov	r3, sl
 8003c44:	463a      	mov	r2, r7
 8003c46:	4621      	mov	r1, r4
 8003c48:	4630      	mov	r0, r6
 8003c4a:	f7ff ffbf 	bl	8003bcc <__sfputs_r>
 8003c4e:	3001      	adds	r0, #1
 8003c50:	f000 80c4 	beq.w	8003ddc <_vfiprintf_r+0x1ec>
 8003c54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c56:	4453      	add	r3, sl
 8003c58:	9309      	str	r3, [sp, #36]	; 0x24
 8003c5a:	f898 3000 	ldrb.w	r3, [r8]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	f000 80bc 	beq.w	8003ddc <_vfiprintf_r+0x1ec>
 8003c64:	2300      	movs	r3, #0
 8003c66:	f04f 32ff 	mov.w	r2, #4294967295
 8003c6a:	9304      	str	r3, [sp, #16]
 8003c6c:	9307      	str	r3, [sp, #28]
 8003c6e:	9205      	str	r2, [sp, #20]
 8003c70:	9306      	str	r3, [sp, #24]
 8003c72:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003c76:	931a      	str	r3, [sp, #104]	; 0x68
 8003c78:	2205      	movs	r2, #5
 8003c7a:	7829      	ldrb	r1, [r5, #0]
 8003c7c:	4860      	ldr	r0, [pc, #384]	; (8003e00 <_vfiprintf_r+0x210>)
 8003c7e:	f7fc faaf 	bl	80001e0 <memchr>
 8003c82:	f105 0801 	add.w	r8, r5, #1
 8003c86:	9b04      	ldr	r3, [sp, #16]
 8003c88:	2800      	cmp	r0, #0
 8003c8a:	d131      	bne.n	8003cf0 <_vfiprintf_r+0x100>
 8003c8c:	06d9      	lsls	r1, r3, #27
 8003c8e:	bf44      	itt	mi
 8003c90:	2220      	movmi	r2, #32
 8003c92:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003c96:	071a      	lsls	r2, r3, #28
 8003c98:	bf44      	itt	mi
 8003c9a:	222b      	movmi	r2, #43	; 0x2b
 8003c9c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003ca0:	782a      	ldrb	r2, [r5, #0]
 8003ca2:	2a2a      	cmp	r2, #42	; 0x2a
 8003ca4:	d02c      	beq.n	8003d00 <_vfiprintf_r+0x110>
 8003ca6:	9a07      	ldr	r2, [sp, #28]
 8003ca8:	2100      	movs	r1, #0
 8003caa:	200a      	movs	r0, #10
 8003cac:	46a8      	mov	r8, r5
 8003cae:	3501      	adds	r5, #1
 8003cb0:	f898 3000 	ldrb.w	r3, [r8]
 8003cb4:	3b30      	subs	r3, #48	; 0x30
 8003cb6:	2b09      	cmp	r3, #9
 8003cb8:	d96d      	bls.n	8003d96 <_vfiprintf_r+0x1a6>
 8003cba:	b371      	cbz	r1, 8003d1a <_vfiprintf_r+0x12a>
 8003cbc:	e026      	b.n	8003d0c <_vfiprintf_r+0x11c>
 8003cbe:	4b51      	ldr	r3, [pc, #324]	; (8003e04 <_vfiprintf_r+0x214>)
 8003cc0:	429c      	cmp	r4, r3
 8003cc2:	d101      	bne.n	8003cc8 <_vfiprintf_r+0xd8>
 8003cc4:	68b4      	ldr	r4, [r6, #8]
 8003cc6:	e7a3      	b.n	8003c10 <_vfiprintf_r+0x20>
 8003cc8:	4b4f      	ldr	r3, [pc, #316]	; (8003e08 <_vfiprintf_r+0x218>)
 8003cca:	429c      	cmp	r4, r3
 8003ccc:	bf08      	it	eq
 8003cce:	68f4      	ldreq	r4, [r6, #12]
 8003cd0:	e79e      	b.n	8003c10 <_vfiprintf_r+0x20>
 8003cd2:	4621      	mov	r1, r4
 8003cd4:	4630      	mov	r0, r6
 8003cd6:	f000 faef 	bl	80042b8 <__swsetup_r>
 8003cda:	2800      	cmp	r0, #0
 8003cdc:	d09e      	beq.n	8003c1c <_vfiprintf_r+0x2c>
 8003cde:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce2:	b01d      	add	sp, #116	; 0x74
 8003ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ce8:	2b25      	cmp	r3, #37	; 0x25
 8003cea:	d0a7      	beq.n	8003c3c <_vfiprintf_r+0x4c>
 8003cec:	46a8      	mov	r8, r5
 8003cee:	e7a0      	b.n	8003c32 <_vfiprintf_r+0x42>
 8003cf0:	4a43      	ldr	r2, [pc, #268]	; (8003e00 <_vfiprintf_r+0x210>)
 8003cf2:	1a80      	subs	r0, r0, r2
 8003cf4:	fa0b f000 	lsl.w	r0, fp, r0
 8003cf8:	4318      	orrs	r0, r3
 8003cfa:	9004      	str	r0, [sp, #16]
 8003cfc:	4645      	mov	r5, r8
 8003cfe:	e7bb      	b.n	8003c78 <_vfiprintf_r+0x88>
 8003d00:	9a03      	ldr	r2, [sp, #12]
 8003d02:	1d11      	adds	r1, r2, #4
 8003d04:	6812      	ldr	r2, [r2, #0]
 8003d06:	9103      	str	r1, [sp, #12]
 8003d08:	2a00      	cmp	r2, #0
 8003d0a:	db01      	blt.n	8003d10 <_vfiprintf_r+0x120>
 8003d0c:	9207      	str	r2, [sp, #28]
 8003d0e:	e004      	b.n	8003d1a <_vfiprintf_r+0x12a>
 8003d10:	4252      	negs	r2, r2
 8003d12:	f043 0302 	orr.w	r3, r3, #2
 8003d16:	9207      	str	r2, [sp, #28]
 8003d18:	9304      	str	r3, [sp, #16]
 8003d1a:	f898 3000 	ldrb.w	r3, [r8]
 8003d1e:	2b2e      	cmp	r3, #46	; 0x2e
 8003d20:	d110      	bne.n	8003d44 <_vfiprintf_r+0x154>
 8003d22:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003d26:	2b2a      	cmp	r3, #42	; 0x2a
 8003d28:	f108 0101 	add.w	r1, r8, #1
 8003d2c:	d137      	bne.n	8003d9e <_vfiprintf_r+0x1ae>
 8003d2e:	9b03      	ldr	r3, [sp, #12]
 8003d30:	1d1a      	adds	r2, r3, #4
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	9203      	str	r2, [sp, #12]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	bfb8      	it	lt
 8003d3a:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d3e:	f108 0802 	add.w	r8, r8, #2
 8003d42:	9305      	str	r3, [sp, #20]
 8003d44:	4d31      	ldr	r5, [pc, #196]	; (8003e0c <_vfiprintf_r+0x21c>)
 8003d46:	f898 1000 	ldrb.w	r1, [r8]
 8003d4a:	2203      	movs	r2, #3
 8003d4c:	4628      	mov	r0, r5
 8003d4e:	f7fc fa47 	bl	80001e0 <memchr>
 8003d52:	b140      	cbz	r0, 8003d66 <_vfiprintf_r+0x176>
 8003d54:	2340      	movs	r3, #64	; 0x40
 8003d56:	1b40      	subs	r0, r0, r5
 8003d58:	fa03 f000 	lsl.w	r0, r3, r0
 8003d5c:	9b04      	ldr	r3, [sp, #16]
 8003d5e:	4303      	orrs	r3, r0
 8003d60:	9304      	str	r3, [sp, #16]
 8003d62:	f108 0801 	add.w	r8, r8, #1
 8003d66:	f898 1000 	ldrb.w	r1, [r8]
 8003d6a:	4829      	ldr	r0, [pc, #164]	; (8003e10 <_vfiprintf_r+0x220>)
 8003d6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003d70:	2206      	movs	r2, #6
 8003d72:	f108 0701 	add.w	r7, r8, #1
 8003d76:	f7fc fa33 	bl	80001e0 <memchr>
 8003d7a:	2800      	cmp	r0, #0
 8003d7c:	d034      	beq.n	8003de8 <_vfiprintf_r+0x1f8>
 8003d7e:	4b25      	ldr	r3, [pc, #148]	; (8003e14 <_vfiprintf_r+0x224>)
 8003d80:	bb03      	cbnz	r3, 8003dc4 <_vfiprintf_r+0x1d4>
 8003d82:	9b03      	ldr	r3, [sp, #12]
 8003d84:	3307      	adds	r3, #7
 8003d86:	f023 0307 	bic.w	r3, r3, #7
 8003d8a:	3308      	adds	r3, #8
 8003d8c:	9303      	str	r3, [sp, #12]
 8003d8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d90:	444b      	add	r3, r9
 8003d92:	9309      	str	r3, [sp, #36]	; 0x24
 8003d94:	e74c      	b.n	8003c30 <_vfiprintf_r+0x40>
 8003d96:	fb00 3202 	mla	r2, r0, r2, r3
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	e786      	b.n	8003cac <_vfiprintf_r+0xbc>
 8003d9e:	2300      	movs	r3, #0
 8003da0:	9305      	str	r3, [sp, #20]
 8003da2:	4618      	mov	r0, r3
 8003da4:	250a      	movs	r5, #10
 8003da6:	4688      	mov	r8, r1
 8003da8:	3101      	adds	r1, #1
 8003daa:	f898 2000 	ldrb.w	r2, [r8]
 8003dae:	3a30      	subs	r2, #48	; 0x30
 8003db0:	2a09      	cmp	r2, #9
 8003db2:	d903      	bls.n	8003dbc <_vfiprintf_r+0x1cc>
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d0c5      	beq.n	8003d44 <_vfiprintf_r+0x154>
 8003db8:	9005      	str	r0, [sp, #20]
 8003dba:	e7c3      	b.n	8003d44 <_vfiprintf_r+0x154>
 8003dbc:	fb05 2000 	mla	r0, r5, r0, r2
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e7f0      	b.n	8003da6 <_vfiprintf_r+0x1b6>
 8003dc4:	ab03      	add	r3, sp, #12
 8003dc6:	9300      	str	r3, [sp, #0]
 8003dc8:	4622      	mov	r2, r4
 8003dca:	4b13      	ldr	r3, [pc, #76]	; (8003e18 <_vfiprintf_r+0x228>)
 8003dcc:	a904      	add	r1, sp, #16
 8003dce:	4630      	mov	r0, r6
 8003dd0:	f3af 8000 	nop.w
 8003dd4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003dd8:	4681      	mov	r9, r0
 8003dda:	d1d8      	bne.n	8003d8e <_vfiprintf_r+0x19e>
 8003ddc:	89a3      	ldrh	r3, [r4, #12]
 8003dde:	065b      	lsls	r3, r3, #25
 8003de0:	f53f af7d 	bmi.w	8003cde <_vfiprintf_r+0xee>
 8003de4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003de6:	e77c      	b.n	8003ce2 <_vfiprintf_r+0xf2>
 8003de8:	ab03      	add	r3, sp, #12
 8003dea:	9300      	str	r3, [sp, #0]
 8003dec:	4622      	mov	r2, r4
 8003dee:	4b0a      	ldr	r3, [pc, #40]	; (8003e18 <_vfiprintf_r+0x228>)
 8003df0:	a904      	add	r1, sp, #16
 8003df2:	4630      	mov	r0, r6
 8003df4:	f000 f888 	bl	8003f08 <_printf_i>
 8003df8:	e7ec      	b.n	8003dd4 <_vfiprintf_r+0x1e4>
 8003dfa:	bf00      	nop
 8003dfc:	080044a8 	.word	0x080044a8
 8003e00:	080044e8 	.word	0x080044e8
 8003e04:	080044c8 	.word	0x080044c8
 8003e08:	08004488 	.word	0x08004488
 8003e0c:	080044ee 	.word	0x080044ee
 8003e10:	080044f2 	.word	0x080044f2
 8003e14:	00000000 	.word	0x00000000
 8003e18:	08003bcd 	.word	0x08003bcd

08003e1c <_printf_common>:
 8003e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e20:	4691      	mov	r9, r2
 8003e22:	461f      	mov	r7, r3
 8003e24:	688a      	ldr	r2, [r1, #8]
 8003e26:	690b      	ldr	r3, [r1, #16]
 8003e28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	bfb8      	it	lt
 8003e30:	4613      	movlt	r3, r2
 8003e32:	f8c9 3000 	str.w	r3, [r9]
 8003e36:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e3a:	4606      	mov	r6, r0
 8003e3c:	460c      	mov	r4, r1
 8003e3e:	b112      	cbz	r2, 8003e46 <_printf_common+0x2a>
 8003e40:	3301      	adds	r3, #1
 8003e42:	f8c9 3000 	str.w	r3, [r9]
 8003e46:	6823      	ldr	r3, [r4, #0]
 8003e48:	0699      	lsls	r1, r3, #26
 8003e4a:	bf42      	ittt	mi
 8003e4c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003e50:	3302      	addmi	r3, #2
 8003e52:	f8c9 3000 	strmi.w	r3, [r9]
 8003e56:	6825      	ldr	r5, [r4, #0]
 8003e58:	f015 0506 	ands.w	r5, r5, #6
 8003e5c:	d107      	bne.n	8003e6e <_printf_common+0x52>
 8003e5e:	f104 0a19 	add.w	sl, r4, #25
 8003e62:	68e3      	ldr	r3, [r4, #12]
 8003e64:	f8d9 2000 	ldr.w	r2, [r9]
 8003e68:	1a9b      	subs	r3, r3, r2
 8003e6a:	429d      	cmp	r5, r3
 8003e6c:	db29      	blt.n	8003ec2 <_printf_common+0xa6>
 8003e6e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003e72:	6822      	ldr	r2, [r4, #0]
 8003e74:	3300      	adds	r3, #0
 8003e76:	bf18      	it	ne
 8003e78:	2301      	movne	r3, #1
 8003e7a:	0692      	lsls	r2, r2, #26
 8003e7c:	d42e      	bmi.n	8003edc <_printf_common+0xc0>
 8003e7e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e82:	4639      	mov	r1, r7
 8003e84:	4630      	mov	r0, r6
 8003e86:	47c0      	blx	r8
 8003e88:	3001      	adds	r0, #1
 8003e8a:	d021      	beq.n	8003ed0 <_printf_common+0xb4>
 8003e8c:	6823      	ldr	r3, [r4, #0]
 8003e8e:	68e5      	ldr	r5, [r4, #12]
 8003e90:	f8d9 2000 	ldr.w	r2, [r9]
 8003e94:	f003 0306 	and.w	r3, r3, #6
 8003e98:	2b04      	cmp	r3, #4
 8003e9a:	bf08      	it	eq
 8003e9c:	1aad      	subeq	r5, r5, r2
 8003e9e:	68a3      	ldr	r3, [r4, #8]
 8003ea0:	6922      	ldr	r2, [r4, #16]
 8003ea2:	bf0c      	ite	eq
 8003ea4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ea8:	2500      	movne	r5, #0
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	bfc4      	itt	gt
 8003eae:	1a9b      	subgt	r3, r3, r2
 8003eb0:	18ed      	addgt	r5, r5, r3
 8003eb2:	f04f 0900 	mov.w	r9, #0
 8003eb6:	341a      	adds	r4, #26
 8003eb8:	454d      	cmp	r5, r9
 8003eba:	d11b      	bne.n	8003ef4 <_printf_common+0xd8>
 8003ebc:	2000      	movs	r0, #0
 8003ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	4652      	mov	r2, sl
 8003ec6:	4639      	mov	r1, r7
 8003ec8:	4630      	mov	r0, r6
 8003eca:	47c0      	blx	r8
 8003ecc:	3001      	adds	r0, #1
 8003ece:	d103      	bne.n	8003ed8 <_printf_common+0xbc>
 8003ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ed8:	3501      	adds	r5, #1
 8003eda:	e7c2      	b.n	8003e62 <_printf_common+0x46>
 8003edc:	18e1      	adds	r1, r4, r3
 8003ede:	1c5a      	adds	r2, r3, #1
 8003ee0:	2030      	movs	r0, #48	; 0x30
 8003ee2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ee6:	4422      	add	r2, r4
 8003ee8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003eec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003ef0:	3302      	adds	r3, #2
 8003ef2:	e7c4      	b.n	8003e7e <_printf_common+0x62>
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	4622      	mov	r2, r4
 8003ef8:	4639      	mov	r1, r7
 8003efa:	4630      	mov	r0, r6
 8003efc:	47c0      	blx	r8
 8003efe:	3001      	adds	r0, #1
 8003f00:	d0e6      	beq.n	8003ed0 <_printf_common+0xb4>
 8003f02:	f109 0901 	add.w	r9, r9, #1
 8003f06:	e7d7      	b.n	8003eb8 <_printf_common+0x9c>

08003f08 <_printf_i>:
 8003f08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003f0c:	4617      	mov	r7, r2
 8003f0e:	7e0a      	ldrb	r2, [r1, #24]
 8003f10:	b085      	sub	sp, #20
 8003f12:	2a6e      	cmp	r2, #110	; 0x6e
 8003f14:	4698      	mov	r8, r3
 8003f16:	4606      	mov	r6, r0
 8003f18:	460c      	mov	r4, r1
 8003f1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003f1c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003f20:	f000 80bc 	beq.w	800409c <_printf_i+0x194>
 8003f24:	d81a      	bhi.n	8003f5c <_printf_i+0x54>
 8003f26:	2a63      	cmp	r2, #99	; 0x63
 8003f28:	d02e      	beq.n	8003f88 <_printf_i+0x80>
 8003f2a:	d80a      	bhi.n	8003f42 <_printf_i+0x3a>
 8003f2c:	2a00      	cmp	r2, #0
 8003f2e:	f000 80c8 	beq.w	80040c2 <_printf_i+0x1ba>
 8003f32:	2a58      	cmp	r2, #88	; 0x58
 8003f34:	f000 808a 	beq.w	800404c <_printf_i+0x144>
 8003f38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f3c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003f40:	e02a      	b.n	8003f98 <_printf_i+0x90>
 8003f42:	2a64      	cmp	r2, #100	; 0x64
 8003f44:	d001      	beq.n	8003f4a <_printf_i+0x42>
 8003f46:	2a69      	cmp	r2, #105	; 0x69
 8003f48:	d1f6      	bne.n	8003f38 <_printf_i+0x30>
 8003f4a:	6821      	ldr	r1, [r4, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003f52:	d023      	beq.n	8003f9c <_printf_i+0x94>
 8003f54:	1d11      	adds	r1, r2, #4
 8003f56:	6019      	str	r1, [r3, #0]
 8003f58:	6813      	ldr	r3, [r2, #0]
 8003f5a:	e027      	b.n	8003fac <_printf_i+0xa4>
 8003f5c:	2a73      	cmp	r2, #115	; 0x73
 8003f5e:	f000 80b4 	beq.w	80040ca <_printf_i+0x1c2>
 8003f62:	d808      	bhi.n	8003f76 <_printf_i+0x6e>
 8003f64:	2a6f      	cmp	r2, #111	; 0x6f
 8003f66:	d02a      	beq.n	8003fbe <_printf_i+0xb6>
 8003f68:	2a70      	cmp	r2, #112	; 0x70
 8003f6a:	d1e5      	bne.n	8003f38 <_printf_i+0x30>
 8003f6c:	680a      	ldr	r2, [r1, #0]
 8003f6e:	f042 0220 	orr.w	r2, r2, #32
 8003f72:	600a      	str	r2, [r1, #0]
 8003f74:	e003      	b.n	8003f7e <_printf_i+0x76>
 8003f76:	2a75      	cmp	r2, #117	; 0x75
 8003f78:	d021      	beq.n	8003fbe <_printf_i+0xb6>
 8003f7a:	2a78      	cmp	r2, #120	; 0x78
 8003f7c:	d1dc      	bne.n	8003f38 <_printf_i+0x30>
 8003f7e:	2278      	movs	r2, #120	; 0x78
 8003f80:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003f84:	496e      	ldr	r1, [pc, #440]	; (8004140 <_printf_i+0x238>)
 8003f86:	e064      	b.n	8004052 <_printf_i+0x14a>
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8003f8e:	1d11      	adds	r1, r2, #4
 8003f90:	6019      	str	r1, [r3, #0]
 8003f92:	6813      	ldr	r3, [r2, #0]
 8003f94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e0a3      	b.n	80040e4 <_printf_i+0x1dc>
 8003f9c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003fa0:	f102 0104 	add.w	r1, r2, #4
 8003fa4:	6019      	str	r1, [r3, #0]
 8003fa6:	d0d7      	beq.n	8003f58 <_printf_i+0x50>
 8003fa8:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	da03      	bge.n	8003fb8 <_printf_i+0xb0>
 8003fb0:	222d      	movs	r2, #45	; 0x2d
 8003fb2:	425b      	negs	r3, r3
 8003fb4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003fb8:	4962      	ldr	r1, [pc, #392]	; (8004144 <_printf_i+0x23c>)
 8003fba:	220a      	movs	r2, #10
 8003fbc:	e017      	b.n	8003fee <_printf_i+0xe6>
 8003fbe:	6820      	ldr	r0, [r4, #0]
 8003fc0:	6819      	ldr	r1, [r3, #0]
 8003fc2:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003fc6:	d003      	beq.n	8003fd0 <_printf_i+0xc8>
 8003fc8:	1d08      	adds	r0, r1, #4
 8003fca:	6018      	str	r0, [r3, #0]
 8003fcc:	680b      	ldr	r3, [r1, #0]
 8003fce:	e006      	b.n	8003fde <_printf_i+0xd6>
 8003fd0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003fd4:	f101 0004 	add.w	r0, r1, #4
 8003fd8:	6018      	str	r0, [r3, #0]
 8003fda:	d0f7      	beq.n	8003fcc <_printf_i+0xc4>
 8003fdc:	880b      	ldrh	r3, [r1, #0]
 8003fde:	4959      	ldr	r1, [pc, #356]	; (8004144 <_printf_i+0x23c>)
 8003fe0:	2a6f      	cmp	r2, #111	; 0x6f
 8003fe2:	bf14      	ite	ne
 8003fe4:	220a      	movne	r2, #10
 8003fe6:	2208      	moveq	r2, #8
 8003fe8:	2000      	movs	r0, #0
 8003fea:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003fee:	6865      	ldr	r5, [r4, #4]
 8003ff0:	60a5      	str	r5, [r4, #8]
 8003ff2:	2d00      	cmp	r5, #0
 8003ff4:	f2c0 809c 	blt.w	8004130 <_printf_i+0x228>
 8003ff8:	6820      	ldr	r0, [r4, #0]
 8003ffa:	f020 0004 	bic.w	r0, r0, #4
 8003ffe:	6020      	str	r0, [r4, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d13f      	bne.n	8004084 <_printf_i+0x17c>
 8004004:	2d00      	cmp	r5, #0
 8004006:	f040 8095 	bne.w	8004134 <_printf_i+0x22c>
 800400a:	4675      	mov	r5, lr
 800400c:	2a08      	cmp	r2, #8
 800400e:	d10b      	bne.n	8004028 <_printf_i+0x120>
 8004010:	6823      	ldr	r3, [r4, #0]
 8004012:	07da      	lsls	r2, r3, #31
 8004014:	d508      	bpl.n	8004028 <_printf_i+0x120>
 8004016:	6923      	ldr	r3, [r4, #16]
 8004018:	6862      	ldr	r2, [r4, #4]
 800401a:	429a      	cmp	r2, r3
 800401c:	bfde      	ittt	le
 800401e:	2330      	movle	r3, #48	; 0x30
 8004020:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004024:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004028:	ebae 0305 	sub.w	r3, lr, r5
 800402c:	6123      	str	r3, [r4, #16]
 800402e:	f8cd 8000 	str.w	r8, [sp]
 8004032:	463b      	mov	r3, r7
 8004034:	aa03      	add	r2, sp, #12
 8004036:	4621      	mov	r1, r4
 8004038:	4630      	mov	r0, r6
 800403a:	f7ff feef 	bl	8003e1c <_printf_common>
 800403e:	3001      	adds	r0, #1
 8004040:	d155      	bne.n	80040ee <_printf_i+0x1e6>
 8004042:	f04f 30ff 	mov.w	r0, #4294967295
 8004046:	b005      	add	sp, #20
 8004048:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800404c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004050:	493c      	ldr	r1, [pc, #240]	; (8004144 <_printf_i+0x23c>)
 8004052:	6822      	ldr	r2, [r4, #0]
 8004054:	6818      	ldr	r0, [r3, #0]
 8004056:	f012 0f80 	tst.w	r2, #128	; 0x80
 800405a:	f100 0504 	add.w	r5, r0, #4
 800405e:	601d      	str	r5, [r3, #0]
 8004060:	d001      	beq.n	8004066 <_printf_i+0x15e>
 8004062:	6803      	ldr	r3, [r0, #0]
 8004064:	e002      	b.n	800406c <_printf_i+0x164>
 8004066:	0655      	lsls	r5, r2, #25
 8004068:	d5fb      	bpl.n	8004062 <_printf_i+0x15a>
 800406a:	8803      	ldrh	r3, [r0, #0]
 800406c:	07d0      	lsls	r0, r2, #31
 800406e:	bf44      	itt	mi
 8004070:	f042 0220 	orrmi.w	r2, r2, #32
 8004074:	6022      	strmi	r2, [r4, #0]
 8004076:	b91b      	cbnz	r3, 8004080 <_printf_i+0x178>
 8004078:	6822      	ldr	r2, [r4, #0]
 800407a:	f022 0220 	bic.w	r2, r2, #32
 800407e:	6022      	str	r2, [r4, #0]
 8004080:	2210      	movs	r2, #16
 8004082:	e7b1      	b.n	8003fe8 <_printf_i+0xe0>
 8004084:	4675      	mov	r5, lr
 8004086:	fbb3 f0f2 	udiv	r0, r3, r2
 800408a:	fb02 3310 	mls	r3, r2, r0, r3
 800408e:	5ccb      	ldrb	r3, [r1, r3]
 8004090:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004094:	4603      	mov	r3, r0
 8004096:	2800      	cmp	r0, #0
 8004098:	d1f5      	bne.n	8004086 <_printf_i+0x17e>
 800409a:	e7b7      	b.n	800400c <_printf_i+0x104>
 800409c:	6808      	ldr	r0, [r1, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	6949      	ldr	r1, [r1, #20]
 80040a2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80040a6:	d004      	beq.n	80040b2 <_printf_i+0x1aa>
 80040a8:	1d10      	adds	r0, r2, #4
 80040aa:	6018      	str	r0, [r3, #0]
 80040ac:	6813      	ldr	r3, [r2, #0]
 80040ae:	6019      	str	r1, [r3, #0]
 80040b0:	e007      	b.n	80040c2 <_printf_i+0x1ba>
 80040b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80040b6:	f102 0004 	add.w	r0, r2, #4
 80040ba:	6018      	str	r0, [r3, #0]
 80040bc:	6813      	ldr	r3, [r2, #0]
 80040be:	d0f6      	beq.n	80040ae <_printf_i+0x1a6>
 80040c0:	8019      	strh	r1, [r3, #0]
 80040c2:	2300      	movs	r3, #0
 80040c4:	6123      	str	r3, [r4, #16]
 80040c6:	4675      	mov	r5, lr
 80040c8:	e7b1      	b.n	800402e <_printf_i+0x126>
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	1d11      	adds	r1, r2, #4
 80040ce:	6019      	str	r1, [r3, #0]
 80040d0:	6815      	ldr	r5, [r2, #0]
 80040d2:	6862      	ldr	r2, [r4, #4]
 80040d4:	2100      	movs	r1, #0
 80040d6:	4628      	mov	r0, r5
 80040d8:	f7fc f882 	bl	80001e0 <memchr>
 80040dc:	b108      	cbz	r0, 80040e2 <_printf_i+0x1da>
 80040de:	1b40      	subs	r0, r0, r5
 80040e0:	6060      	str	r0, [r4, #4]
 80040e2:	6863      	ldr	r3, [r4, #4]
 80040e4:	6123      	str	r3, [r4, #16]
 80040e6:	2300      	movs	r3, #0
 80040e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040ec:	e79f      	b.n	800402e <_printf_i+0x126>
 80040ee:	6923      	ldr	r3, [r4, #16]
 80040f0:	462a      	mov	r2, r5
 80040f2:	4639      	mov	r1, r7
 80040f4:	4630      	mov	r0, r6
 80040f6:	47c0      	blx	r8
 80040f8:	3001      	adds	r0, #1
 80040fa:	d0a2      	beq.n	8004042 <_printf_i+0x13a>
 80040fc:	6823      	ldr	r3, [r4, #0]
 80040fe:	079b      	lsls	r3, r3, #30
 8004100:	d507      	bpl.n	8004112 <_printf_i+0x20a>
 8004102:	2500      	movs	r5, #0
 8004104:	f104 0919 	add.w	r9, r4, #25
 8004108:	68e3      	ldr	r3, [r4, #12]
 800410a:	9a03      	ldr	r2, [sp, #12]
 800410c:	1a9b      	subs	r3, r3, r2
 800410e:	429d      	cmp	r5, r3
 8004110:	db05      	blt.n	800411e <_printf_i+0x216>
 8004112:	68e0      	ldr	r0, [r4, #12]
 8004114:	9b03      	ldr	r3, [sp, #12]
 8004116:	4298      	cmp	r0, r3
 8004118:	bfb8      	it	lt
 800411a:	4618      	movlt	r0, r3
 800411c:	e793      	b.n	8004046 <_printf_i+0x13e>
 800411e:	2301      	movs	r3, #1
 8004120:	464a      	mov	r2, r9
 8004122:	4639      	mov	r1, r7
 8004124:	4630      	mov	r0, r6
 8004126:	47c0      	blx	r8
 8004128:	3001      	adds	r0, #1
 800412a:	d08a      	beq.n	8004042 <_printf_i+0x13a>
 800412c:	3501      	adds	r5, #1
 800412e:	e7eb      	b.n	8004108 <_printf_i+0x200>
 8004130:	2b00      	cmp	r3, #0
 8004132:	d1a7      	bne.n	8004084 <_printf_i+0x17c>
 8004134:	780b      	ldrb	r3, [r1, #0]
 8004136:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800413a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800413e:	e765      	b.n	800400c <_printf_i+0x104>
 8004140:	0800450a 	.word	0x0800450a
 8004144:	080044f9 	.word	0x080044f9

08004148 <_sbrk_r>:
 8004148:	b538      	push	{r3, r4, r5, lr}
 800414a:	4c06      	ldr	r4, [pc, #24]	; (8004164 <_sbrk_r+0x1c>)
 800414c:	2300      	movs	r3, #0
 800414e:	4605      	mov	r5, r0
 8004150:	4608      	mov	r0, r1
 8004152:	6023      	str	r3, [r4, #0]
 8004154:	f7fc fd9c 	bl	8000c90 <_sbrk>
 8004158:	1c43      	adds	r3, r0, #1
 800415a:	d102      	bne.n	8004162 <_sbrk_r+0x1a>
 800415c:	6823      	ldr	r3, [r4, #0]
 800415e:	b103      	cbz	r3, 8004162 <_sbrk_r+0x1a>
 8004160:	602b      	str	r3, [r5, #0]
 8004162:	bd38      	pop	{r3, r4, r5, pc}
 8004164:	20000174 	.word	0x20000174

08004168 <__sread>:
 8004168:	b510      	push	{r4, lr}
 800416a:	460c      	mov	r4, r1
 800416c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004170:	f000 f956 	bl	8004420 <_read_r>
 8004174:	2800      	cmp	r0, #0
 8004176:	bfab      	itete	ge
 8004178:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800417a:	89a3      	ldrhlt	r3, [r4, #12]
 800417c:	181b      	addge	r3, r3, r0
 800417e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004182:	bfac      	ite	ge
 8004184:	6563      	strge	r3, [r4, #84]	; 0x54
 8004186:	81a3      	strhlt	r3, [r4, #12]
 8004188:	bd10      	pop	{r4, pc}

0800418a <__swrite>:
 800418a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800418e:	461f      	mov	r7, r3
 8004190:	898b      	ldrh	r3, [r1, #12]
 8004192:	05db      	lsls	r3, r3, #23
 8004194:	4605      	mov	r5, r0
 8004196:	460c      	mov	r4, r1
 8004198:	4616      	mov	r6, r2
 800419a:	d505      	bpl.n	80041a8 <__swrite+0x1e>
 800419c:	2302      	movs	r3, #2
 800419e:	2200      	movs	r2, #0
 80041a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041a4:	f000 f928 	bl	80043f8 <_lseek_r>
 80041a8:	89a3      	ldrh	r3, [r4, #12]
 80041aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041b2:	81a3      	strh	r3, [r4, #12]
 80041b4:	4632      	mov	r2, r6
 80041b6:	463b      	mov	r3, r7
 80041b8:	4628      	mov	r0, r5
 80041ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041be:	f000 b869 	b.w	8004294 <_write_r>

080041c2 <__sseek>:
 80041c2:	b510      	push	{r4, lr}
 80041c4:	460c      	mov	r4, r1
 80041c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041ca:	f000 f915 	bl	80043f8 <_lseek_r>
 80041ce:	1c43      	adds	r3, r0, #1
 80041d0:	89a3      	ldrh	r3, [r4, #12]
 80041d2:	bf15      	itete	ne
 80041d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80041d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80041da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80041de:	81a3      	strheq	r3, [r4, #12]
 80041e0:	bf18      	it	ne
 80041e2:	81a3      	strhne	r3, [r4, #12]
 80041e4:	bd10      	pop	{r4, pc}

080041e6 <__sclose>:
 80041e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041ea:	f000 b8d3 	b.w	8004394 <_close_r>
	...

080041f0 <__swbuf_r>:
 80041f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041f2:	460e      	mov	r6, r1
 80041f4:	4614      	mov	r4, r2
 80041f6:	4605      	mov	r5, r0
 80041f8:	b118      	cbz	r0, 8004202 <__swbuf_r+0x12>
 80041fa:	6983      	ldr	r3, [r0, #24]
 80041fc:	b90b      	cbnz	r3, 8004202 <__swbuf_r+0x12>
 80041fe:	f7ff fb2b 	bl	8003858 <__sinit>
 8004202:	4b21      	ldr	r3, [pc, #132]	; (8004288 <__swbuf_r+0x98>)
 8004204:	429c      	cmp	r4, r3
 8004206:	d12a      	bne.n	800425e <__swbuf_r+0x6e>
 8004208:	686c      	ldr	r4, [r5, #4]
 800420a:	69a3      	ldr	r3, [r4, #24]
 800420c:	60a3      	str	r3, [r4, #8]
 800420e:	89a3      	ldrh	r3, [r4, #12]
 8004210:	071a      	lsls	r2, r3, #28
 8004212:	d52e      	bpl.n	8004272 <__swbuf_r+0x82>
 8004214:	6923      	ldr	r3, [r4, #16]
 8004216:	b363      	cbz	r3, 8004272 <__swbuf_r+0x82>
 8004218:	6923      	ldr	r3, [r4, #16]
 800421a:	6820      	ldr	r0, [r4, #0]
 800421c:	1ac0      	subs	r0, r0, r3
 800421e:	6963      	ldr	r3, [r4, #20]
 8004220:	b2f6      	uxtb	r6, r6
 8004222:	4298      	cmp	r0, r3
 8004224:	4637      	mov	r7, r6
 8004226:	db04      	blt.n	8004232 <__swbuf_r+0x42>
 8004228:	4621      	mov	r1, r4
 800422a:	4628      	mov	r0, r5
 800422c:	f7ff faaa 	bl	8003784 <_fflush_r>
 8004230:	bb28      	cbnz	r0, 800427e <__swbuf_r+0x8e>
 8004232:	68a3      	ldr	r3, [r4, #8]
 8004234:	3b01      	subs	r3, #1
 8004236:	60a3      	str	r3, [r4, #8]
 8004238:	6823      	ldr	r3, [r4, #0]
 800423a:	1c5a      	adds	r2, r3, #1
 800423c:	6022      	str	r2, [r4, #0]
 800423e:	701e      	strb	r6, [r3, #0]
 8004240:	6963      	ldr	r3, [r4, #20]
 8004242:	3001      	adds	r0, #1
 8004244:	4298      	cmp	r0, r3
 8004246:	d004      	beq.n	8004252 <__swbuf_r+0x62>
 8004248:	89a3      	ldrh	r3, [r4, #12]
 800424a:	07db      	lsls	r3, r3, #31
 800424c:	d519      	bpl.n	8004282 <__swbuf_r+0x92>
 800424e:	2e0a      	cmp	r6, #10
 8004250:	d117      	bne.n	8004282 <__swbuf_r+0x92>
 8004252:	4621      	mov	r1, r4
 8004254:	4628      	mov	r0, r5
 8004256:	f7ff fa95 	bl	8003784 <_fflush_r>
 800425a:	b190      	cbz	r0, 8004282 <__swbuf_r+0x92>
 800425c:	e00f      	b.n	800427e <__swbuf_r+0x8e>
 800425e:	4b0b      	ldr	r3, [pc, #44]	; (800428c <__swbuf_r+0x9c>)
 8004260:	429c      	cmp	r4, r3
 8004262:	d101      	bne.n	8004268 <__swbuf_r+0x78>
 8004264:	68ac      	ldr	r4, [r5, #8]
 8004266:	e7d0      	b.n	800420a <__swbuf_r+0x1a>
 8004268:	4b09      	ldr	r3, [pc, #36]	; (8004290 <__swbuf_r+0xa0>)
 800426a:	429c      	cmp	r4, r3
 800426c:	bf08      	it	eq
 800426e:	68ec      	ldreq	r4, [r5, #12]
 8004270:	e7cb      	b.n	800420a <__swbuf_r+0x1a>
 8004272:	4621      	mov	r1, r4
 8004274:	4628      	mov	r0, r5
 8004276:	f000 f81f 	bl	80042b8 <__swsetup_r>
 800427a:	2800      	cmp	r0, #0
 800427c:	d0cc      	beq.n	8004218 <__swbuf_r+0x28>
 800427e:	f04f 37ff 	mov.w	r7, #4294967295
 8004282:	4638      	mov	r0, r7
 8004284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004286:	bf00      	nop
 8004288:	080044a8 	.word	0x080044a8
 800428c:	080044c8 	.word	0x080044c8
 8004290:	08004488 	.word	0x08004488

08004294 <_write_r>:
 8004294:	b538      	push	{r3, r4, r5, lr}
 8004296:	4c07      	ldr	r4, [pc, #28]	; (80042b4 <_write_r+0x20>)
 8004298:	4605      	mov	r5, r0
 800429a:	4608      	mov	r0, r1
 800429c:	4611      	mov	r1, r2
 800429e:	2200      	movs	r2, #0
 80042a0:	6022      	str	r2, [r4, #0]
 80042a2:	461a      	mov	r2, r3
 80042a4:	f7fc fcd7 	bl	8000c56 <_write>
 80042a8:	1c43      	adds	r3, r0, #1
 80042aa:	d102      	bne.n	80042b2 <_write_r+0x1e>
 80042ac:	6823      	ldr	r3, [r4, #0]
 80042ae:	b103      	cbz	r3, 80042b2 <_write_r+0x1e>
 80042b0:	602b      	str	r3, [r5, #0]
 80042b2:	bd38      	pop	{r3, r4, r5, pc}
 80042b4:	20000174 	.word	0x20000174

080042b8 <__swsetup_r>:
 80042b8:	4b32      	ldr	r3, [pc, #200]	; (8004384 <__swsetup_r+0xcc>)
 80042ba:	b570      	push	{r4, r5, r6, lr}
 80042bc:	681d      	ldr	r5, [r3, #0]
 80042be:	4606      	mov	r6, r0
 80042c0:	460c      	mov	r4, r1
 80042c2:	b125      	cbz	r5, 80042ce <__swsetup_r+0x16>
 80042c4:	69ab      	ldr	r3, [r5, #24]
 80042c6:	b913      	cbnz	r3, 80042ce <__swsetup_r+0x16>
 80042c8:	4628      	mov	r0, r5
 80042ca:	f7ff fac5 	bl	8003858 <__sinit>
 80042ce:	4b2e      	ldr	r3, [pc, #184]	; (8004388 <__swsetup_r+0xd0>)
 80042d0:	429c      	cmp	r4, r3
 80042d2:	d10f      	bne.n	80042f4 <__swsetup_r+0x3c>
 80042d4:	686c      	ldr	r4, [r5, #4]
 80042d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042da:	b29a      	uxth	r2, r3
 80042dc:	0715      	lsls	r5, r2, #28
 80042de:	d42c      	bmi.n	800433a <__swsetup_r+0x82>
 80042e0:	06d0      	lsls	r0, r2, #27
 80042e2:	d411      	bmi.n	8004308 <__swsetup_r+0x50>
 80042e4:	2209      	movs	r2, #9
 80042e6:	6032      	str	r2, [r6, #0]
 80042e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042ec:	81a3      	strh	r3, [r4, #12]
 80042ee:	f04f 30ff 	mov.w	r0, #4294967295
 80042f2:	bd70      	pop	{r4, r5, r6, pc}
 80042f4:	4b25      	ldr	r3, [pc, #148]	; (800438c <__swsetup_r+0xd4>)
 80042f6:	429c      	cmp	r4, r3
 80042f8:	d101      	bne.n	80042fe <__swsetup_r+0x46>
 80042fa:	68ac      	ldr	r4, [r5, #8]
 80042fc:	e7eb      	b.n	80042d6 <__swsetup_r+0x1e>
 80042fe:	4b24      	ldr	r3, [pc, #144]	; (8004390 <__swsetup_r+0xd8>)
 8004300:	429c      	cmp	r4, r3
 8004302:	bf08      	it	eq
 8004304:	68ec      	ldreq	r4, [r5, #12]
 8004306:	e7e6      	b.n	80042d6 <__swsetup_r+0x1e>
 8004308:	0751      	lsls	r1, r2, #29
 800430a:	d512      	bpl.n	8004332 <__swsetup_r+0x7a>
 800430c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800430e:	b141      	cbz	r1, 8004322 <__swsetup_r+0x6a>
 8004310:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004314:	4299      	cmp	r1, r3
 8004316:	d002      	beq.n	800431e <__swsetup_r+0x66>
 8004318:	4630      	mov	r0, r6
 800431a:	f7ff fb93 	bl	8003a44 <_free_r>
 800431e:	2300      	movs	r3, #0
 8004320:	6363      	str	r3, [r4, #52]	; 0x34
 8004322:	89a3      	ldrh	r3, [r4, #12]
 8004324:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004328:	81a3      	strh	r3, [r4, #12]
 800432a:	2300      	movs	r3, #0
 800432c:	6063      	str	r3, [r4, #4]
 800432e:	6923      	ldr	r3, [r4, #16]
 8004330:	6023      	str	r3, [r4, #0]
 8004332:	89a3      	ldrh	r3, [r4, #12]
 8004334:	f043 0308 	orr.w	r3, r3, #8
 8004338:	81a3      	strh	r3, [r4, #12]
 800433a:	6923      	ldr	r3, [r4, #16]
 800433c:	b94b      	cbnz	r3, 8004352 <__swsetup_r+0x9a>
 800433e:	89a3      	ldrh	r3, [r4, #12]
 8004340:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004344:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004348:	d003      	beq.n	8004352 <__swsetup_r+0x9a>
 800434a:	4621      	mov	r1, r4
 800434c:	4630      	mov	r0, r6
 800434e:	f7ff fb31 	bl	80039b4 <__smakebuf_r>
 8004352:	89a2      	ldrh	r2, [r4, #12]
 8004354:	f012 0301 	ands.w	r3, r2, #1
 8004358:	d00c      	beq.n	8004374 <__swsetup_r+0xbc>
 800435a:	2300      	movs	r3, #0
 800435c:	60a3      	str	r3, [r4, #8]
 800435e:	6963      	ldr	r3, [r4, #20]
 8004360:	425b      	negs	r3, r3
 8004362:	61a3      	str	r3, [r4, #24]
 8004364:	6923      	ldr	r3, [r4, #16]
 8004366:	b953      	cbnz	r3, 800437e <__swsetup_r+0xc6>
 8004368:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800436c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004370:	d1ba      	bne.n	80042e8 <__swsetup_r+0x30>
 8004372:	bd70      	pop	{r4, r5, r6, pc}
 8004374:	0792      	lsls	r2, r2, #30
 8004376:	bf58      	it	pl
 8004378:	6963      	ldrpl	r3, [r4, #20]
 800437a:	60a3      	str	r3, [r4, #8]
 800437c:	e7f2      	b.n	8004364 <__swsetup_r+0xac>
 800437e:	2000      	movs	r0, #0
 8004380:	e7f7      	b.n	8004372 <__swsetup_r+0xba>
 8004382:	bf00      	nop
 8004384:	2000000c 	.word	0x2000000c
 8004388:	080044a8 	.word	0x080044a8
 800438c:	080044c8 	.word	0x080044c8
 8004390:	08004488 	.word	0x08004488

08004394 <_close_r>:
 8004394:	b538      	push	{r3, r4, r5, lr}
 8004396:	4c06      	ldr	r4, [pc, #24]	; (80043b0 <_close_r+0x1c>)
 8004398:	2300      	movs	r3, #0
 800439a:	4605      	mov	r5, r0
 800439c:	4608      	mov	r0, r1
 800439e:	6023      	str	r3, [r4, #0]
 80043a0:	f7fc fca2 	bl	8000ce8 <_close>
 80043a4:	1c43      	adds	r3, r0, #1
 80043a6:	d102      	bne.n	80043ae <_close_r+0x1a>
 80043a8:	6823      	ldr	r3, [r4, #0]
 80043aa:	b103      	cbz	r3, 80043ae <_close_r+0x1a>
 80043ac:	602b      	str	r3, [r5, #0]
 80043ae:	bd38      	pop	{r3, r4, r5, pc}
 80043b0:	20000174 	.word	0x20000174

080043b4 <_fstat_r>:
 80043b4:	b538      	push	{r3, r4, r5, lr}
 80043b6:	4c07      	ldr	r4, [pc, #28]	; (80043d4 <_fstat_r+0x20>)
 80043b8:	2300      	movs	r3, #0
 80043ba:	4605      	mov	r5, r0
 80043bc:	4608      	mov	r0, r1
 80043be:	4611      	mov	r1, r2
 80043c0:	6023      	str	r3, [r4, #0]
 80043c2:	f7fc fc9d 	bl	8000d00 <_fstat>
 80043c6:	1c43      	adds	r3, r0, #1
 80043c8:	d102      	bne.n	80043d0 <_fstat_r+0x1c>
 80043ca:	6823      	ldr	r3, [r4, #0]
 80043cc:	b103      	cbz	r3, 80043d0 <_fstat_r+0x1c>
 80043ce:	602b      	str	r3, [r5, #0]
 80043d0:	bd38      	pop	{r3, r4, r5, pc}
 80043d2:	bf00      	nop
 80043d4:	20000174 	.word	0x20000174

080043d8 <_isatty_r>:
 80043d8:	b538      	push	{r3, r4, r5, lr}
 80043da:	4c06      	ldr	r4, [pc, #24]	; (80043f4 <_isatty_r+0x1c>)
 80043dc:	2300      	movs	r3, #0
 80043de:	4605      	mov	r5, r0
 80043e0:	4608      	mov	r0, r1
 80043e2:	6023      	str	r3, [r4, #0]
 80043e4:	f7fc fc9c 	bl	8000d20 <_isatty>
 80043e8:	1c43      	adds	r3, r0, #1
 80043ea:	d102      	bne.n	80043f2 <_isatty_r+0x1a>
 80043ec:	6823      	ldr	r3, [r4, #0]
 80043ee:	b103      	cbz	r3, 80043f2 <_isatty_r+0x1a>
 80043f0:	602b      	str	r3, [r5, #0]
 80043f2:	bd38      	pop	{r3, r4, r5, pc}
 80043f4:	20000174 	.word	0x20000174

080043f8 <_lseek_r>:
 80043f8:	b538      	push	{r3, r4, r5, lr}
 80043fa:	4c07      	ldr	r4, [pc, #28]	; (8004418 <_lseek_r+0x20>)
 80043fc:	4605      	mov	r5, r0
 80043fe:	4608      	mov	r0, r1
 8004400:	4611      	mov	r1, r2
 8004402:	2200      	movs	r2, #0
 8004404:	6022      	str	r2, [r4, #0]
 8004406:	461a      	mov	r2, r3
 8004408:	f7fc fc95 	bl	8000d36 <_lseek>
 800440c:	1c43      	adds	r3, r0, #1
 800440e:	d102      	bne.n	8004416 <_lseek_r+0x1e>
 8004410:	6823      	ldr	r3, [r4, #0]
 8004412:	b103      	cbz	r3, 8004416 <_lseek_r+0x1e>
 8004414:	602b      	str	r3, [r5, #0]
 8004416:	bd38      	pop	{r3, r4, r5, pc}
 8004418:	20000174 	.word	0x20000174

0800441c <__malloc_lock>:
 800441c:	4770      	bx	lr

0800441e <__malloc_unlock>:
 800441e:	4770      	bx	lr

08004420 <_read_r>:
 8004420:	b538      	push	{r3, r4, r5, lr}
 8004422:	4c07      	ldr	r4, [pc, #28]	; (8004440 <_read_r+0x20>)
 8004424:	4605      	mov	r5, r0
 8004426:	4608      	mov	r0, r1
 8004428:	4611      	mov	r1, r2
 800442a:	2200      	movs	r2, #0
 800442c:	6022      	str	r2, [r4, #0]
 800442e:	461a      	mov	r2, r3
 8004430:	f7fc fbf4 	bl	8000c1c <_read>
 8004434:	1c43      	adds	r3, r0, #1
 8004436:	d102      	bne.n	800443e <_read_r+0x1e>
 8004438:	6823      	ldr	r3, [r4, #0]
 800443a:	b103      	cbz	r3, 800443e <_read_r+0x1e>
 800443c:	602b      	str	r3, [r5, #0]
 800443e:	bd38      	pop	{r3, r4, r5, pc}
 8004440:	20000174 	.word	0x20000174

08004444 <_init>:
 8004444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004446:	bf00      	nop
 8004448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800444a:	bc08      	pop	{r3}
 800444c:	469e      	mov	lr, r3
 800444e:	4770      	bx	lr

08004450 <_fini>:
 8004450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004452:	bf00      	nop
 8004454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004456:	bc08      	pop	{r3}
 8004458:	469e      	mov	lr, r3
 800445a:	4770      	bx	lr
