{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679719855136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679719855155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 12:50:54 2023 " "Processing started: Sat Mar 25 12:50:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679719855155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719855155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off car -c car " "Command: quartus_map --read_settings_files=on --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719855157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679719855950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679719855950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.bdf 1 1 " "Found 1 design units, including 1 entities, in source file car.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719864321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719864321 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "speed_set.vhd " "Can't analyze file -- file speed_set.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679719864323 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../control/key_start.vhd " "Can't analyze file -- file ../control/key_start.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679719864324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "black_stop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file black_stop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 black_stop-beh " "Found design unit 1: black_stop-beh" {  } { { "black_stop.vhd" "" { Text "E:/Library/FPGA/carrr/black_stop.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865057 ""} { "Info" "ISGN_ENTITY_NAME" "1 black_stop " "Found entity 1: black_stop" {  } { { "black_stop.vhd" "" { Text "E:/Library/FPGA/carrr/black_stop.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719865057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-abc " "Found design unit 1: test-abc" {  } { { "test.vhd" "" { Text "E:/Library/FPGA/carrr/test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865062 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "E:/Library/FPGA/carrr/test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719865062 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "control_line.vhd " "Can't analyze file -- file control_line.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679719865064 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "control_line2.vhd " "Can't analyze file -- file control_line2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679719865066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_trans_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_trans_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_trans_test-beh " "Found design unit 1: control_trans_test-beh" {  } { { "control_trans_test.vhd" "" { Text "E:/Library/FPGA/carrr/control_trans_test.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865068 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_trans_test " "Found entity 1: control_trans_test" {  } { { "control_trans_test.vhd" "" { Text "E:/Library/FPGA/carrr/control_trans_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719865068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "car " "Elaborating entity \"car\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679719865171 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "show_model " "Pin \"show_model\" is missing source" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 800 1200 1376 816 "show_model" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1679719865183 ""}
{ "Warning" "WSGN_SEARCH_FILE" "motor_control.bdf 1 1 " "Using design file motor_control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 motor_control " "Found entity 1: motor_control" {  } { { "motor_control.bdf" "" { Schematic "E:/Library/FPGA/carrr/motor_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865217 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719865217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_control motor_control:inst2 " "Elaborating entity \"motor_control\" for hierarchy \"motor_control:inst2\"" {  } { { "car.bdf" "inst2" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 440 1016 1224 600 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865218 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.bdf 1 1 " "Using design file pwm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.bdf" "" { Schematic "E:/Library/FPGA/carrr/pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865252 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719865252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm motor_control:inst2\|pwm:inst " "Elaborating entity \"pwm\" for hierarchy \"motor_control:inst2\|pwm:inst\"" {  } { { "motor_control.bdf" "inst" { Schematic "E:/Library/FPGA/carrr/motor_control.bdf" { { 264 832 1000 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865253 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_generator.vhd 2 1 " "Using design file pwm_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_generator-beh " "Found design unit 1: PWM_generator-beh" {  } { { "pwm_generator.vhd" "" { Text "E:/Library/FPGA/carrr/pwm_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865295 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_generator " "Found entity 1: PWM_generator" {  } { { "pwm_generator.vhd" "" { Text "E:/Library/FPGA/carrr/pwm_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719865295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_generator motor_control:inst2\|pwm:inst\|PWM_generator:inst2 " "Elaborating entity \"PWM_generator\" for hierarchy \"motor_control:inst2\|pwm:inst\|PWM_generator:inst2\"" {  } { { "pwm.bdf" "inst2" { Schematic "E:/Library/FPGA/carrr/pwm.bdf" { { 440 888 1064 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865295 ""}
{ "Warning" "WSGN_SEARCH_FILE" "taw_generator.vhd 2 1 " "Using design file taw_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TAW_generator-beh " "Found design unit 1: TAW_generator-beh" {  } { { "taw_generator.vhd" "" { Text "E:/Library/FPGA/carrr/taw_generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865335 ""} { "Info" "ISGN_ENTITY_NAME" "1 TAW_generator " "Found entity 1: TAW_generator" {  } { { "taw_generator.vhd" "" { Text "E:/Library/FPGA/carrr/taw_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865335 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719865335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAW_generator motor_control:inst2\|pwm:inst\|TAW_generator:inst4 " "Elaborating entity \"TAW_generator\" for hierarchy \"motor_control:inst2\|pwm:inst\|TAW_generator:inst4\"" {  } { { "pwm.bdf" "inst4" { Schematic "E:/Library/FPGA/carrr/pwm.bdf" { { 760 888 1056 840 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "translator.vhd 2 1 " "Using design file translator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 translator-beh " "Found design unit 1: translator-beh" {  } { { "translator.vhd" "" { Text "E:/Library/FPGA/carrr/translator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865376 ""} { "Info" "ISGN_ENTITY_NAME" "1 translator " "Found entity 1: translator" {  } { { "translator.vhd" "" { Text "E:/Library/FPGA/carrr/translator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719865376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translator motor_control:inst2\|translator:inst1 " "Elaborating entity \"translator\" for hierarchy \"motor_control:inst2\|translator:inst1\"" {  } { { "motor_control.bdf" "inst1" { Schematic "E:/Library/FPGA/carrr/motor_control.bdf" { { 400 832 1016 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_generator.vhd 10 5 " "Using design file clk_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_generator-struct " "Found design unit 1: clk_generator-struct" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865417 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider_12_5M-beh " "Found design unit 2: divider_12_5M-beh" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865417 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divider_50-beh " "Found design unit 3: divider_50-beh" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865417 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 divider_2_5M-beh " "Found design unit 4: divider_2_5M-beh" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865417 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 divider_38K-beh " "Found design unit 5: divider_38K-beh" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865417 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865417 ""} { "Info" "ISGN_ENTITY_NAME" "2 divider_12_5M " "Found entity 2: divider_12_5M" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865417 ""} { "Info" "ISGN_ENTITY_NAME" "3 divider_50 " "Found entity 3: divider_50" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865417 ""} { "Info" "ISGN_ENTITY_NAME" "4 divider_2_5M " "Found entity 4: divider_2_5M" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865417 ""} { "Info" "ISGN_ENTITY_NAME" "5 divider_38K " "Found entity 5: divider_38K" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865417 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719865417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator clk_generator:inst3 " "Elaborating entity \"clk_generator\" for hierarchy \"clk_generator:inst3\"" {  } { { "car.bdf" "inst3" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 312 608 768 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_12_5M clk_generator:inst3\|divider_12_5M:U0 " "Elaborating entity \"divider_12_5M\" for hierarchy \"clk_generator:inst3\|divider_12_5M:U0\"" {  } { { "clk_generator.vhd" "U0" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_50 clk_generator:inst3\|divider_50:U1 " "Elaborating entity \"divider_50\" for hierarchy \"clk_generator:inst3\|divider_50:U1\"" {  } { { "clk_generator.vhd" "U1" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_2_5M clk_generator:inst3\|divider_2_5M:U2 " "Elaborating entity \"divider_2_5M\" for hierarchy \"clk_generator:inst3\|divider_2_5M:U2\"" {  } { { "clk_generator.vhd" "U2" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_38K clk_generator:inst3\|divider_38K:U3 " "Elaborating entity \"divider_38K\" for hierarchy \"clk_generator:inst3\|divider_38K:U3\"" {  } { { "clk_generator.vhd" "U3" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_trans_test control_trans_test:inst16 " "Elaborating entity \"control_trans_test\" for hierarchy \"control_trans_test:inst16\"" {  } { { "car.bdf" "inst16" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 472 616 856 712 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865439 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "if_backcar_stop control_trans_test.vhd(50) " "Verilog HDL or VHDL warning at control_trans_test.vhd(50): object \"if_backcar_stop\" assigned a value but never read" {  } { { "control_trans_test.vhd" "" { Text "E:/Library/FPGA/carrr/control_trans_test.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679719865443 "|car|control_trans_test:inst16"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "send_stop_temp1 control_trans_test.vhd(58) " "VHDL Signal Declaration warning at control_trans_test.vhd(58): used explicit default value for signal \"send_stop_temp1\" because signal was never assigned a value" {  } { { "control_trans_test.vhd" "" { Text "E:/Library/FPGA/carrr/control_trans_test.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1679719865443 "|car|control_trans_test:inst16"}
{ "Warning" "WSGN_SEARCH_FILE" "receive.vhd 2 1 " "Using design file receive.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receive-abc " "Found design unit 1: receive-abc" {  } { { "receive.vhd" "" { Text "E:/Library/FPGA/carrr/receive.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865511 ""} { "Info" "ISGN_ENTITY_NAME" "1 receive " "Found entity 1: receive" {  } { { "receive.vhd" "" { Text "E:/Library/FPGA/carrr/receive.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719865511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive receive:inst8 " "Elaborating entity \"receive\" for hierarchy \"receive:inst8\"" {  } { { "car.bdf" "inst8" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 736 416 576 816 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "send.vhd 2 1 " "Using design file send.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 send-arch " "Found design unit 1: send-arch" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/carrr/send.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865550 ""} { "Info" "ISGN_ENTITY_NAME" "1 send " "Found entity 1: send" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/carrr/send.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719865550 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719865550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send send:inst7 " "Elaborating entity \"send\" for hierarchy \"send:inst7\"" {  } { { "car.bdf" "inst7" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 840 624 808 984 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719865550 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_temp send.vhd(30) " "VHDL Process Statement warning at send.vhd(30): signal \"key_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/carrr/send.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679719865560 "|car|send:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_temp send.vhd(82) " "VHDL Process Statement warning at send.vhd(82): signal \"key_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/carrr/send.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679719865560 "|car|send:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg0 send.vhd(82) " "VHDL Process Statement warning at send.vhd(82): signal \"sreg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/carrr/send.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679719865560 "|car|send:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in send.vhd(83) " "VHDL Process Statement warning at send.vhd(83): signal \"x_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/carrr/send.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679719865560 "|car|send:inst7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "show_model GND " "Pin \"show_model\" is stuck at GND" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 800 1200 1376 816 "show_model" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719866189 "|car|show_model"} { "Warning" "WMLS_MLS_STUCK_PIN" "y GND " "Pin \"y\" is stuck at GND" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 896 872 1048 912 "y" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719866189 "|car|y"} { "Warning" "WMLS_MLS_STUCK_PIN" "tiaozhi GND " "Pin \"tiaozhi\" is stuck at GND" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 912 872 1048 928 "tiaozhi" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719866189 "|car|tiaozhi"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_send_stop GND " "Pin \"if_send_stop\" is stuck at GND" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 896 1200 1376 912 "if_send_stop" "" } { 664 856 916 681 "if_send_stop" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719866189 "|car|if_send_stop"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcc_for_hw VCC " "Pin \"vcc_for_hw\" is stuck at VCC" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 864 304 480 880 "vcc_for_hw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719866189 "|car|vcc_for_hw"} { "Warning" "WMLS_MLS_STUCK_PIN" "gnd_for_hw GND " "Pin \"gnd_for_hw\" is stuck at GND" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 896 304 480 912 "gnd_for_hw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719866189 "|car|gnd_for_hw"} { "Warning" "WMLS_MLS_STUCK_PIN" "gnd_for_hwout GND " "Pin \"gnd_for_hwout\" is stuck at GND" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 928 304 480 944 "gnd_for_hwout" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719866189 "|car|gnd_for_hwout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679719866189 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679719866259 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "51 " "51 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679719866619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679719866853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719866853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679719866989 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679719866989 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679719866989 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679719866989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679719867006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 12:51:07 2023 " "Processing ended: Sat Mar 25 12:51:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679719867006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679719867006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679719867006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719867006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1679719868892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679719868899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 12:51:07 2023 " "Processing started: Sat Mar 25 12:51:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679719868899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679719868899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off car -c car " "Command: quartus_fit --read_settings_files=off --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679719868900 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1679719869973 ""}
{ "Info" "0" "" "Project  = car" {  } {  } 0 0 "Project  = car" 0 0 "Fitter" 0 0 1679719869974 ""}
{ "Info" "0" "" "Revision = car" {  } {  } 0 0 "Revision = car" 0 0 "Fitter" 0 0 1679719869975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1679719870136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1679719870137 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "car EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"car\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679719870164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679719870211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679719870211 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679719870401 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679719870652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679719870652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679719870652 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679719870652 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679719870662 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679719870662 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679719870662 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679719870662 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679719870665 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 33 " "No exact pin location assignment(s) for 7 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1679719870842 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "car.sdc " "Synopsys Design Constraints File file not found: 'car.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679719871045 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679719871045 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679719871047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679719871048 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679719871048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clkin~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679719871064 ""}  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 336 408 576 352 "clkin" "" } } } } { "temporary_test_loc" "" { Generic "E:/Library/FPGA/carrr/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679719871064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_generator:inst3\|divider_50:U1\|clkout  " "Automatically promoted node clk_generator:inst3\|divider_50:U1\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679719871064 ""}  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Library/FPGA/carrr/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679719871064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_generator:inst3\|divider_2_5M:U2\|clkout  " "Automatically promoted node clk_generator:inst3\|divider_2_5M:U2\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679719871064 ""}  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 126 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Library/FPGA/carrr/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679719871064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_generator:inst3\|divider_12_5M:U0\|clkout  " "Automatically promoted node clk_generator:inst3\|divider_12_5M:U0\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679719871064 ""}  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Library/FPGA/carrr/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679719871064 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679719871241 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679719871241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679719871242 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679719871242 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679719871243 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679719871243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679719871243 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679719871244 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679719871256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679719871256 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679719871256 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 0 7 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1679719871259 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1679719871259 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679719871259 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679719871259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679719871259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 24 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679719871259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 21 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679719871259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 21 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679719871259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 5 9 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679719871259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 25 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679719871259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 7 19 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679719871259 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1679719871259 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679719871259 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_test " "Node \"out_test\" is assigned to location or region, but does not exist in design" {  } { { "e:/application/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/application/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_test" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679719871271 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1679719871271 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679719871271 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1679719871282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679719871611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679719871673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679719871685 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679719872284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679719872284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679719872435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/Library/FPGA/carrr/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679719872756 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679719872756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679719873023 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679719873023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679719873026 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679719873113 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679719873119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679719873243 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679719873243 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679719873355 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679719873799 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1679719873965 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Library/FPGA/carrr/output_files/car.fit.smsg " "Generated suppressed messages file E:/Library/FPGA/carrr/output_files/car.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679719874036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5650 " "Peak virtual memory: 5650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679719874309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 12:51:14 2023 " "Processing ended: Sat Mar 25 12:51:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679719874309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679719874309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679719874309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679719874309 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1679719875579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679719875588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 12:51:15 2023 " "Processing started: Sat Mar 25 12:51:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679719875588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679719875588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off car -c car " "Command: quartus_asm --read_settings_files=off --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679719875588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1679719876103 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1679719876390 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679719876406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679719876563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 12:51:16 2023 " "Processing ended: Sat Mar 25 12:51:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679719876563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679719876563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679719876563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679719876563 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1679719877249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1679719878242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679719878251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 12:51:17 2023 " "Processing started: Sat Mar 25 12:51:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679719878251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1679719878251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta car -c car " "Command: quartus_sta car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1679719878251 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1679719878464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1679719878672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1679719878672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719878711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719878711 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "car.sdc " "Synopsys Design Constraints File file not found: 'car.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1679719878832 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719878832 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_generator:inst3\|divider_12_5M:U0\|clkout clk_generator:inst3\|divider_12_5M:U0\|clkout " "create_clock -period 1.000 -name clk_generator:inst3\|divider_12_5M:U0\|clkout clk_generator:inst3\|divider_12_5M:U0\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679719878833 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkin clkin " "create_clock -period 1.000 -name clkin clkin" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679719878833 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_generator:inst3\|divider_50:U1\|clkout clk_generator:inst3\|divider_50:U1\|clkout " "create_clock -period 1.000 -name clk_generator:inst3\|divider_50:U1\|clkout clk_generator:inst3\|divider_50:U1\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679719878833 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_generator:inst3\|divider_2_5M:U2\|clkout clk_generator:inst3\|divider_2_5M:U2\|clkout " "create_clock -period 1.000 -name clk_generator:inst3\|divider_2_5M:U2\|clkout clk_generator:inst3\|divider_2_5M:U2\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679719878833 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hongwai_in hongwai_in " "create_clock -period 1.000 -name hongwai_in hongwai_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679719878833 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679719878833 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1679719878835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679719878835 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1679719878837 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679719878848 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679719878868 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679719878868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.240 " "Worst-case setup slack is -3.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.240             -74.200 clk_generator:inst3\|divider_50:U1\|clkout  " "   -3.240             -74.200 clk_generator:inst3\|divider_50:U1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.961             -43.531 clkin  " "   -2.961             -43.531 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.764             -48.309 clk_generator:inst3\|divider_2_5M:U2\|clkout  " "   -2.764             -48.309 clk_generator:inst3\|divider_2_5M:U2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.397             -27.487 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "   -2.397             -27.487 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.022             -15.554 hongwai_in  " "   -2.022             -15.554 hongwai_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719878871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clkin  " "    0.433               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk_generator:inst3\|divider_2_5M:U2\|clkout  " "    0.452               0.000 clk_generator:inst3\|divider_2_5M:U2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk_generator:inst3\|divider_50:U1\|clkout  " "    0.452               0.000 clk_generator:inst3\|divider_50:U1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "    0.454               0.000 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 hongwai_in  " "    0.485               0.000 hongwai_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719878875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.459 " "Worst-case recovery slack is -1.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459              -7.295 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "   -1.459              -7.295 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719878880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.576 " "Worst-case removal slack is 1.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.576               0.000 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "    1.576               0.000 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719878883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.149 clkin  " "   -3.000             -43.149 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.896 hongwai_in  " "   -3.000             -14.896 hongwai_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 clk_generator:inst3\|divider_50:U1\|clkout  " "   -1.487             -53.532 clk_generator:inst3\|divider_50:U1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 clk_generator:inst3\|divider_2_5M:U2\|clkout  " "   -1.487             -37.175 clk_generator:inst3\|divider_2_5M:U2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "   -1.487             -29.740 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719878885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719878885 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679719878967 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679719878987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679719879162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679719879209 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679719879217 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679719879217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.791 " "Worst-case setup slack is -2.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.791             -64.004 clk_generator:inst3\|divider_50:U1\|clkout  " "   -2.791             -64.004 clk_generator:inst3\|divider_50:U1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.783             -38.535 clkin  " "   -2.783             -38.535 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.578             -44.431 clk_generator:inst3\|divider_2_5M:U2\|clkout  " "   -2.578             -44.431 clk_generator:inst3\|divider_2_5M:U2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.091             -23.605 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "   -2.091             -23.605 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.751             -13.425 hongwai_in  " "   -1.751             -13.425 hongwai_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719879221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clkin  " "    0.382               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk_generator:inst3\|divider_50:U1\|clkout  " "    0.401               0.000 clk_generator:inst3\|divider_50:U1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_generator:inst3\|divider_2_5M:U2\|clkout  " "    0.402               0.000 clk_generator:inst3\|divider_2_5M:U2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "    0.403               0.000 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 hongwai_in  " "    0.430               0.000 hongwai_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719879227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.262 " "Worst-case recovery slack is -1.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.262              -6.310 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "   -1.262              -6.310 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719879231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.616 " "Worst-case removal slack is 1.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.616               0.000 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "    1.616               0.000 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719879236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.149 clkin  " "   -3.000             -43.149 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.896 hongwai_in  " "   -3.000             -14.896 hongwai_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 clk_generator:inst3\|divider_50:U1\|clkout  " "   -1.487             -53.532 clk_generator:inst3\|divider_50:U1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 clk_generator:inst3\|divider_2_5M:U2\|clkout  " "   -1.487             -37.175 clk_generator:inst3\|divider_2_5M:U2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "   -1.487             -29.740 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719879240 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679719879334 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679719879416 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679719879418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679719879418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.880 " "Worst-case setup slack is -0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.880             -12.305 clk_generator:inst3\|divider_50:U1\|clkout  " "   -0.880             -12.305 clk_generator:inst3\|divider_50:U1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790              -5.912 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "   -0.790              -5.912 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723              -5.637 clkin  " "   -0.723              -5.637 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717             -11.015 clk_generator:inst3\|divider_2_5M:U2\|clkout  " "   -0.717             -11.015 clk_generator:inst3\|divider_2_5M:U2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414              -3.041 hongwai_in  " "   -0.414              -3.041 hongwai_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719879423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clkin  " "    0.178               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk_generator:inst3\|divider_2_5M:U2\|clkout  " "    0.186               0.000 clk_generator:inst3\|divider_2_5M:U2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk_generator:inst3\|divider_50:U1\|clkout  " "    0.186               0.000 clk_generator:inst3\|divider_50:U1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "    0.187               0.000 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 hongwai_in  " "    0.201               0.000 hongwai_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719879429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.869 " "Worst-case recovery slack is -0.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.869              -4.345 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "   -0.869              -4.345 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719879435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.576 " "Worst-case removal slack is 0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "    0.576               0.000 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719879441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.865 clkin  " "   -3.000             -31.865 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.123 hongwai_in  " "   -3.000             -12.123 hongwai_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 clk_generator:inst3\|divider_50:U1\|clkout  " "   -1.000             -36.000 clk_generator:inst3\|divider_50:U1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 clk_generator:inst3\|divider_2_5M:U2\|clkout  " "   -1.000             -25.000 clk_generator:inst3\|divider_2_5M:U2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 clk_generator:inst3\|divider_12_5M:U0\|clkout  " "   -1.000             -20.000 clk_generator:inst3\|divider_12_5M:U0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679719879447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679719879447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679719879864 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679719879864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679719879939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 12:51:19 2023 " "Processing ended: Sat Mar 25 12:51:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679719879939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679719879939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679719879939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679719879939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1679719881057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679719881065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 12:51:20 2023 " "Processing started: Sat Mar 25 12:51:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679719881065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679719881065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off car -c car " "Command: quartus_eda --read_settings_files=off --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679719881065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1679719881806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "car_8_1200mv_85c_slow.vho E:/Library/FPGA/carrr/simulation/modelsim/ simulation " "Generated file car_8_1200mv_85c_slow.vho in folder \"E:/Library/FPGA/carrr/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679719881923 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "car_8_1200mv_0c_slow.vho E:/Library/FPGA/carrr/simulation/modelsim/ simulation " "Generated file car_8_1200mv_0c_slow.vho in folder \"E:/Library/FPGA/carrr/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679719881949 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "car_min_1200mv_0c_fast.vho E:/Library/FPGA/carrr/simulation/modelsim/ simulation " "Generated file car_min_1200mv_0c_fast.vho in folder \"E:/Library/FPGA/carrr/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679719881975 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "car.vho E:/Library/FPGA/carrr/simulation/modelsim/ simulation " "Generated file car.vho in folder \"E:/Library/FPGA/carrr/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679719882002 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "car_8_1200mv_85c_vhd_slow.sdo E:/Library/FPGA/carrr/simulation/modelsim/ simulation " "Generated file car_8_1200mv_85c_vhd_slow.sdo in folder \"E:/Library/FPGA/carrr/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679719882027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "car_8_1200mv_0c_vhd_slow.sdo E:/Library/FPGA/carrr/simulation/modelsim/ simulation " "Generated file car_8_1200mv_0c_vhd_slow.sdo in folder \"E:/Library/FPGA/carrr/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679719882049 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "car_min_1200mv_0c_vhd_fast.sdo E:/Library/FPGA/carrr/simulation/modelsim/ simulation " "Generated file car_min_1200mv_0c_vhd_fast.sdo in folder \"E:/Library/FPGA/carrr/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679719882072 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "car_vhd.sdo E:/Library/FPGA/carrr/simulation/modelsim/ simulation " "Generated file car_vhd.sdo in folder \"E:/Library/FPGA/carrr/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679719882096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679719882132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 12:51:22 2023 " "Processing ended: Sat Mar 25 12:51:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679719882132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679719882132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679719882132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679719882132 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679719882775 ""}
