/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  reg [7:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  reg [12:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 10'h000;
    else _00_ <= { in_data[124:116], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[38:34] == in_data[85:81];
  assign celloutsig_1_1z = { in_data[114:112], celloutsig_1_0z } == in_data[144:141];
  assign celloutsig_1_8z = { in_data[141:119], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z } == { in_data[153:129], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z } == { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_12z = { in_data[21:9], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_5z } == { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[60:41] == { in_data[72:54], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_12z } == { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_0z } == { celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_20z = { in_data[6:0], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_13z } == { celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_23z = { in_data[39:34], celloutsig_0_5z, celloutsig_0_19z } == { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_26z = { celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_16z } == { in_data[30:29], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_33z = { celloutsig_0_30z[6:3], celloutsig_0_8z } > { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_27z };
  assign celloutsig_1_11z = { in_data[174], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z } > _00_[6:3];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } > { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_15z = { in_data[110:101], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z } > { in_data[112:107], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[46:40], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } > { in_data[48:41], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_25z = { in_data[38:26], celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_15z } > in_data[69:52];
  assign celloutsig_0_27z = { celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_11z } > { celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_1_2z = { in_data[107:103], celloutsig_1_1z, celloutsig_1_1z } || { in_data[159:156], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[85:77], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } || in_data[41:29];
  assign celloutsig_1_3z = { in_data[180:171], celloutsig_1_0z, celloutsig_1_1z } || { in_data[151:145], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = { _00_[6], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z } || { _00_[1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } || { in_data[96], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_1_16z = celloutsig_1_8z & ~(celloutsig_1_9z);
  assign celloutsig_1_19z = celloutsig_1_14z & ~(celloutsig_1_17z[6]);
  assign celloutsig_0_8z = celloutsig_0_2z & ~(celloutsig_0_3z);
  assign celloutsig_0_9z = celloutsig_0_6z & ~(celloutsig_0_2z);
  assign celloutsig_0_15z = celloutsig_0_9z & ~(celloutsig_0_6z);
  assign celloutsig_0_18z = celloutsig_0_17z & ~(celloutsig_0_14z);
  assign celloutsig_0_19z = celloutsig_0_9z & ~(celloutsig_0_5z);
  assign celloutsig_0_32z = celloutsig_0_3z & ~(celloutsig_0_23z);
  assign celloutsig_1_9z = _00_[6] & in_data[112];
  assign celloutsig_1_14z = celloutsig_1_7z & celloutsig_1_10z;
  assign celloutsig_0_5z = celloutsig_0_4z & celloutsig_0_1z;
  assign celloutsig_0_6z = celloutsig_0_3z & celloutsig_0_2z;
  assign celloutsig_1_0z = ~^ in_data[127:115];
  assign celloutsig_1_10z = ~^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_16z = ~^ { in_data[39:29], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_3z) | celloutsig_1_0z);
  assign celloutsig_1_7z = ~((celloutsig_1_6z & celloutsig_1_4z) | in_data[135]);
  assign celloutsig_1_12z = ~((celloutsig_1_6z & celloutsig_1_11z) | celloutsig_1_3z);
  assign celloutsig_1_18z = ~((celloutsig_1_12z & celloutsig_1_15z) | celloutsig_1_7z);
  assign celloutsig_0_10z = ~((celloutsig_0_1z & celloutsig_0_7z) | celloutsig_0_9z);
  assign celloutsig_0_14z = ~((celloutsig_0_2z & celloutsig_0_12z) | celloutsig_0_13z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_1z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_17z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_1_17z = { in_data[187:186], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_30z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_30z = { in_data[1:0], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_26z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
