<!doctype html>
<html>
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="chrome=1">
    <title>Manar Abdelatty</title>

    <link rel="stylesheet" href="stylesheets/styles.css">
    <link rel="stylesheet" href="stylesheets/pygment_trac.css">
    <meta name="viewport" content="width=device-width">
 
  </head>
  <body>
    <div class="wrapper">
      <header>
        <h1><a href="https://manarabdelaty.github.io/">Manar Abdelatty</a></h1>
        <img src="/docs/Manar.jpg" alt="Manar" height="230"/>
        <p>manarabdelatty@brown.edu<br>
        <a href="docs/Resume_Manar_Abdelatty.pdf">Curriculum Vitae</a><br>
        <a href="https://www.linkedin.com/in/manar-abdelatty-8025b7141/">Linkedin</a><br>
        <a href="https://scholar.google.com/citations?user=JHQbgZgAAAAJ&hl=en">Google Scholar</a><br>
        <a href="https://github.com/Manarabdelaty">GitHub</a><br>

      </header>
      <section>

        <p style="text-align: justify">
          I am a third year Computer Engineering PhD student at <a href="https://scale-lab.github.io/">SCALE</a> lab at Brown University, advised by Professor <a href="https://vivo.brown.edu/display/sreda">Sherief Reda </a> and Professor <a href="https://vivo.brown.edu/display/jkrosens">Jacob Rosenstein</a>. I am interested in leveraging AI for accelerating hardware design workflows. My research focuses on integrating AI across the entire lifecycle of microelectroninc systems from intial design conceptuatialization to applications, with the aim of driving a faster and an insightful hardware design process.
        </p>

        <p style="text-align: justify"> Before joining Brown, I worked as an EDA engineer at <a href="https://efabless.com/">efabless</a>, where I worked on developing open-source ASIC and contributed to the <a href="https://github.com/The-OpenROAD-Project/OpenLane">OpenLane</a>, and <a href="https://github.com/efabless/caravel">Caravel</a> projects. 
        </p>

        <p style="text-align: justify"> I earned my bachelors in Computer Engineering from the American University in Cairo, where I was involved with research activities at the <a href="https://www1.aucegypt.edu/faculty/cse/mshalan/auc_oshw_lab.html">AUCOHL</a> lab, advised by Professor <a href="https://www.aucegypt.edu/fac/mohamed-shalan">Mohamed Shalan</a>. I worked on developing an open-source DFT toolchain (<a href="https://github.com/AUCOHL/Fault">Fault</a>)
        </p>

        <h2>Research</h2>
        My research focuses on leveraging AI for accelerating hardware design workflows: 
        
        <h3 id="agents">(I) HDLCopilot: Building LLM-Aided Agents for Querying Process Design Kits and Hardware Designs </h3>
        In this project, I am developing <a href="https://arxiv.org/abs/2407.12749">HDLCopilot</a>, a framework powered by large language models (LLMs) to query and manage data from Process Design Kits (PDKs) and hardware designs. The aim is to enable streamlined, natural language-based interactions with PDKs and hardware designs, automating data retrieval and analysis to enhance accessibility and overall design efficiency.

        <h3 id="agents">(II) MetRex: Exploring the Potential of LLMs in Verilog Code Metric Reasoning </h3>
        This project investigates how large language models can reason about Verilog code metrics to provide insights into the quality, efficiency, and performance of hardware designs. Through <a href="">MetRex</a> (ASP-DAC'25), we explore the capabilities of LLMs in understanding and interpreting Verilog Code metrics, ultimately aiding in the optimization and evaluation of digital designs.
        
        <h3 id="agents">(III) AI for Post-Silicon Data Analysis: Case Study on Biosensors </h3>
        In collaboration with interdesipllinary teams, this project focuses on using AI to analyze data from CMOS biosensors <a href="https://ieeexplore.ieee.org/abstract/document/10388576">BioCAS'23</a>, <a href="https://ieeexplore.ieee.org/abstract/document/10559749">TBioCAS'24</a>. The objective is to develop AI-driven insights to better understand sensor operation with biological interfaces, particularly regarding measurement depth and critical factors influencing sensor performance. Ultimately, this project aims to provide feedback that guides improvements in sensor design, optimizing functionality for applications in biosensing. 

        <ol>
          <li>
              <strong>HDLCopilot: LLM-Powered Framework for PDK and Hardware Design Queries</strong><br>
              Developing a framework that leverages LLMs for querying Process Design Kits (PDKs) and hardware designs, enabling natural language interactions to streamline data retrieval and analysis, ultimately enhancing design efficiency.
          </li>
          <li>
              <strong>MetRex: LLMs in Verilog Code Metric Reasoning</strong><br>
              Investigating the role of LLMs in interpreting Verilog code metrics to evaluate and optimize digital designs, with the aim of enhancing code quality, efficiency, and performance insights.
          </li>
          <li>
              <strong>AI for Post-Silicon Data Analysis in Biosensors</strong><br>
              Using AI to analyze data from CMOS biosensors, focusing on insights related to sensor performance and measurement depth. This project seeks to guide sensor design improvements for better biosensing applications.
          </li>
      </ol>
        <p></p>

        <h2>Publications</h2>
          <p></p>
          <p style="text-align: justify"><strong><span style="font-size:11pt;"></span>HDLCopilot: Hardware Design Library Querying with Natural Language </strong><br />
          <ins>M. Abdelatty</ins>, S. Reda <br />
          <strong>Preprint</strong> | <a href="https://arxiv.org/abs/2407.12749">Paper</a></p>
  
          <p style="text-align: justify"><strong><span style="font-size:11pt;"></span>MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs</strong><br />
          <ins>M. Abdelatty</ins>,J. Ma, S. Reda <br />
          <strong>IEEE Asia and South Pacific Design Automation Conference (ASP-DAC) 2025</strong> | <a href="">Paper</a></p>
          
          <p style="text-align: justify"><strong><span style="font-size:11pt;"></span>Electrical Capacitance Tomography of Cell Cultures on a CMOS Microelectrode Array</strong><br />
          <ins>M. Abdelatty</ins>, J. T. Incandela, K. Hu, P. Joshi, J. W. Larkin, S. Reda, and J. K. Rosenstein <br />
          <strong>IEEE Transactions on Biomedical Circuits and Systems. (TBioCAS),2024</strong> | <a href="https://ieeexplore.ieee.org/abstract/document/10559749">Paper</a></p>
  
          <p style="text-align: justify"><strong><span style="font-size:11pt;"></span>Microscale 3-D Capacitance Tomography with a CMOS Sensor Array</strong><br />
          <ins>M. Abdelatty</ins>, J. T. Incandela, K. Hu, J. W. Larkin, S. Reda, and J. K. Rosenstein <br />
          <strong>IEEE Biomedical Circuits and Systems (BioCAS), 2023.</strong> | <a href="docs/biocas_slides.pdf">Slides</a> | <a href="https://ieeexplore.ieee.org/abstract/document/10559749">Paper</a></p>
          
          <p style="text-align: justify"><strong><span style="font-size:11pt;"></span>Fault: Open Source EDA's Missing DFT Toolchain</strong><br />
          <ins>M. Abdelatty</ins>, M. Gaber, and M. Shalan <br />
          <strong> IEEE Design & Test</strong> | <a href="https://github.com/AUCOHL/Fault">Github</a> | <a href="docs/Fault_slides.pdf">Slides</a> | <a href="https://ieeexplore.ieee.org/document/9324799">Paper</a></p>
          
          <p style="text-align: justify"><strong><span style="font-size:11pt;"></span>Fault, an Open Source DFT Toolchain</strong><br />
          M. Gaber, <ins>M. Abdelatty</ins> and M. Shalan <br />
          <strong></strong> Workshop on Open-Source EDA Technology (WOSET), 2019 | <a href="https://github.com/AUCOHL/Fault">Github</a> | <a href="docs/Fault_slides.pdf">Slides</a> | <a href="https://woset-workshop.github.io/PDFs/2019/a13.pdf">Paper</a></p>
  
        <h2>Work Experience</h2>
        <div>
          <h3 style="margin-bottom: 5px;"><strong>Research Assistant at <a href="https://scale-lab.github.io/">SCALE Lab</a></strong> <span style="float:right; font-size: 0.9em;">Jan 2022 - Present</span></h3>
          <p style="text-align: justify; margin-top: 0;">Brown University <span style="float:right; font-size: 0.9em;"><em>Providence, RI</em></span></p>
          <ul style="margin-top: 0; padding-left: 20px;">
              <li>Conducting research on applying large language models for accelerating hardware design process.</li>
              <li>Collaborated with interdisciplinary teams on integrating machine learning for data enhancement of microelectronic circuits.</li>
          </ul>
      </div>
      
      <div>
          <h3 style="margin-bottom: 5px;"><strong>EDA Engineer</strong> <span style="float:right; font-size: 0.9em;">Jun 2020 - Jan 2022</span></h3>
          <p style="text-align: justify; margin-top: 0;">Efabless <span style="float:right; font-size: 0.9em;"><em>San Jose, CA</em></span></p>
          <ul style="margin-top: 0; padding-left: 20px;">
              <li>Designed and Taped-out RISC-V system-on-chips (SoCs) on the <a href="https://github.com/google/skywater-pdk"><em>Skywater PDK</em></a> shuttle programs.</li>
              <li>Took main responsibility of running the physical implementation of the digital blocks of the <a href="https://github.com/efabless/caravel"><em>Caravel</em></a> chip.</li>
              <li>Automated the digital design flow in TCL, as part of the <a href="https://github.com/The-OpenROAD-Project/OpenLane/tree/master"><em>OpenLane</em></a> team.</li>
              <li>Conducted sign-off checks including gate-level simulations, timing analysis, and DRC/LVS checks using Calibre and open-source tools.</li>
          </ul>
      </div>
      
      <div>
          <h3 style="margin-bottom: 5px;"><strong>Research Assistant</strong> <span style="float:right; font-size: 0.9em;">Sep 2019 - Jun 2020</span></h3>
          <p style="text-align: justify; margin-top: 0;">American University in Cairo <span style="float:right; font-size: 0.9em;"><em>Cairo, Egypt</em></span></p>
          <ul style="margin-top: 0; padding-left: 20px;">
              <li>Conducted research in the digital design field and design-for-testing (DFT).</li>
              <li>Co-developed an open-source design-for-testing toolchain, <a href="https://github.com/AUCOHL/Fault"><em>Fault</em></a>, in Swift.</li>
          </ul>
      </div>
        <h2>Teaching Experience</h2>
        <div>
          <h3 style="margin-bottom: 5px;"><strong>Graduate Teaching Assistant | CSCE 432/4301 Embedded Systems</strong> <span style="float:right; font-size: 0.9em;">Spring 2021</span></h3>
          <p style="text-align: justify; margin-top: 0;">American University in Cairo <span style="float:right; font-size: 0.9em;"><em>Cairo, Egypt</em></span></p>
          <ul style="margin-top: 0; padding-left: 20px;">
              <li>Graded assignments and exams and gave feedback on students' work.</li>
              <li>Held weekly office hours to assist students.</li>
              <li>Consulted students on their final project ideas.</li>
              <li>Conducted review sessions before the exams and prepared review sheets.</li>
          </ul>
      </div>
      
      <div>
          <h3 style="margin-bottom: 5px;"><strong>Graduate Teaching Assistant | ECNG 525/5225 Digital Signal Processing</strong> <span style="float:right; font-size: 0.9em;">Spring 2021</span></h3>
          <p style="text-align: justify; margin-top: 0;">American University in Cairo <span style="float:right; font-size: 0.9em;"><em>Cairo, Egypt</em></span></p>
          <ul style="margin-top: 0; padding-left: 20px;">
              <li>Graded homework and midterm exams.</li>
              <li>Provided feedback on students' work in the final project.</li>
          </ul>
      </div>
      
      <div>
          <h3 style="margin-bottom: 5px;"><strong>Graduate Teaching Assistant | CSCE 337/3304 Digital Design II</strong> <span style="float:right; font-size: 0.9em;">Summer 2020 - Fall 2021</span></h3>
          <p style="text-align: justify; margin-top: 0;">American University in Cairo <span style="float:right; font-size: 0.9em;"><em>Cairo, Egypt</em></span></p>
          <ul style="margin-top: 0; padding-left: 20px;">
              <li>Co-designed lab handouts with the instructor.</li>
              <li>Taught bi-weekly lab tutorials on running physical design flows.</li>
              <li>Prepared homework solution manuals and graded assignments.</li>
              <li>Held weekly office hours to assist students.</li>
          </ul>
      </div>
      </section>
      <footer>
        <p><small>Hosted on GitHub Pages &mdash; Theme by <a href="https://github.com/orderedlist">orderedlist</a></small></p>
      </footer>
    </div>
    <script src="javascripts/scale.fix.js"></script>
  </body>
</html>
