# ComputerSystem

### C to ASM

- lab0 - lab2

## Architecure MIP32

### Single Cycle

- lab3

### Pipeline

- lab4

### Cache & Memory Process

- lab5-6

* complie with SPIM
* design circuit with logisim (cs3410 2017)
