

================================================================
== Vitis HLS Report for 'xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_s'
================================================================
* Date:           Thu Mar 25 14:57:16 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 3.676 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2083321|  2083321| 13.890 ms | 13.890 ms |  2083321|  2083321|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop   |  2083320|  2083320|      1929|          -|          -|  1080|    no    |
        | + Col_Loop  |     1926|     1926|         8|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2g_44, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2g_45, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradxyg_46, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_47, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%img_height_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %img_height"   --->   Operation 18 'read' 'img_height_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %img_width"   --->   Operation 19 'read' 'img_width_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "%write_ln503 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %img_height_out, i11 %img_height_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 21 'write' 'write_ln503' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.83ns)   --->   "%write_ln503 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %img_width_out, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 23 'write' 'write_ln503' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_47, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradxyg_46, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2g_45, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2g_44, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "%br_ln338 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:338->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 28 'br' 'br_ln338' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = phi i11, void %entry, i11 %add_ln695, void %._crit_edge.loopexit.i"   --->   Operation 29 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.94ns)   --->   "%icmp_ln338 = icmp_eq  i11 %empty, i11 %img_height_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:338->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 30 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.79ns)   --->   "%add_ln695 = add i11 %empty, i11"   --->   Operation 31 'add' 'add_ln695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln338 = br i1 %icmp_ln338, void %.split3.i, void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:338->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 32 'br' 'br_ln338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.65ns)   --->   "%br_ln344 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:344->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 35 'br' 'br_ln344' <Predicate = (!icmp_ln338)> <Delay = 0.65>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln503 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 36 'ret' 'ret_ln503' <Predicate = (icmp_ln338)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_106 = phi i11, void %.split3.i, i11 %add_ln695_10, void %bb1"   --->   Operation 37 'phi' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.94ns)   --->   "%icmp_ln344 = icmp_eq  i11 %empty_106, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:344->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 38 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.79ns)   --->   "%add_ln695_10 = add i11 %empty_106, i11"   --->   Operation 39 'add' 'add_ln695_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln344 = br i1 %icmp_ln344, void %bb1, void %._crit_edge.loopexit.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:344->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 40 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 41 [1/1] (1.83ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %gradx2g_44" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'tmp_V' <Predicate = (!icmp_ln344)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 42 [1/1] (1.83ns)   --->   "%tmp_V_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %grady2g_45" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'tmp_V_3' <Predicate = (!icmp_ln344)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 43 [1/1] (1.83ns)   --->   "%tmp_V_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %gradxyg_46" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'tmp_V_4' <Predicate = (!icmp_ln344)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %tmp_V, i32, i32"   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1501_1 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %tmp_V_3, i32, i32"   --->   Operation 45 'partselect' 'trunc_ln1501_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1501_2 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %tmp_V_4, i32, i32"   --->   Operation 46 'partselect' 'trunc_ln1501_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1501 = sext i14 %trunc_ln"   --->   Operation 47 'sext' 'sext_ln1501' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1501_2 = sext i14 %trunc_ln1501_1"   --->   Operation 48 'sext' 'sext_ln1501_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i14 %trunc_ln"   --->   Operation 49 'sext' 'sext_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i14 %trunc_ln1501_1"   --->   Operation 50 'sext' 'sext_ln69_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_5 : Operation 51 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln69 = mul i28 %sext_ln69, i28 %sext_ln69_1"   --->   Operation 51 'mul' 'mul_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/1] (2.39ns) (grouped into DSP with root node mul_ln1349)   --->   "%add_ln1350 = add i15 %sext_ln1501, i15 %sext_ln1501_2"   --->   Operation 52 'add' 'add_ln1350' <Predicate = (!icmp_ln344)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1349)   --->   "%sext_ln1349 = sext i15 %add_ln1350"   --->   Operation 53 'sext' 'sext_ln1349' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_5 : Operation 54 [3/3] (0.99ns) (root node of the DSP)   --->   "%mul_ln1349 = mul i30 %sext_ln1349, i30 %sext_ln1349"   --->   Operation 54 'mul' 'mul_ln1349' <Predicate = (!icmp_ln344)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 55 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln69 = mul i28 %sext_ln69, i28 %sext_ln69_1"   --->   Operation 55 'mul' 'mul_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln69_2 = sext i14 %trunc_ln1501_2"   --->   Operation 56 'sext' 'sext_ln69_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_6 : Operation 57 [3/3] (0.99ns) (grouped into DSP with root node sub_ln69)   --->   "%mul_ln69_1 = mul i28 %sext_ln69_2, i28 %sext_ln69_2"   --->   Operation 57 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln344)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 58 [2/3] (0.99ns) (root node of the DSP)   --->   "%mul_ln1349 = mul i30 %sext_ln1349, i30 %sext_ln1349"   --->   Operation 58 'mul' 'mul_ln1349' <Predicate = (!icmp_ln344)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.17>
ST_7 : Operation 59 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln69 = mul i28 %sext_ln69, i28 %sext_ln69_1"   --->   Operation 59 'mul' 'mul_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 60 [2/3] (0.99ns) (grouped into DSP with root node sub_ln69)   --->   "%mul_ln69_1 = mul i28 %sext_ln69_2, i28 %sext_ln69_2"   --->   Operation 60 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln344)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 61 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1349 = mul i30 %sext_ln1349, i30 %sext_ln1349"   --->   Operation 61 'mul' 'mul_ln1349' <Predicate = (!icmp_ln344)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specfucore_ln69 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln1349, i64, i64, i64"   --->   Operation 62 'specfucore' 'specfucore_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1349_1 = sext i30 %mul_ln1349"   --->   Operation 63 'sext' 'sext_ln1349_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 64 [3/3] (2.17ns)   --->   "%mul_ln1349_1 = mul i43 %sext_ln1349_1, i43"   --->   Operation 64 'mul' 'mul_ln1349_1' <Predicate = (!icmp_ln344)> <Delay = 2.17> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.17>
ST_8 : Operation 65 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln69 = mul i28 %sext_ln69, i28 %sext_ln69_1"   --->   Operation 65 'mul' 'mul_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node sub_ln69)   --->   "%mul_ln69_1 = mul i28 %sext_ln69_2, i28 %sext_ln69_2"   --->   Operation 66 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln344)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln69 = sub i28 %mul_ln69, i28 %mul_ln69_1"   --->   Operation 67 'sub' 'sub_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 68 [2/3] (2.17ns)   --->   "%mul_ln1349_1 = mul i43 %sext_ln1349_1, i43"   --->   Operation 68 'mul' 'mul_ln1349_1' <Predicate = (!icmp_ln344)> <Delay = 2.17> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.14>
ST_9 : Operation 69 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln69 = sub i28 %mul_ln69, i28 %mul_ln69_1"   --->   Operation 69 'sub' 'sub_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1350 = sext i28 %sub_ln69"   --->   Operation 70 'sext' 'sext_ln1350' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 71 [1/3] (2.17ns)   --->   "%mul_ln1349_1 = mul i43 %sext_ln1349_1, i43"   --->   Operation 71 'mul' 'mul_ln1349_1' <Predicate = (!icmp_ln344)> <Delay = 2.17> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specfucore_ln1501 = specfucore void @_ssdm_op_SpecFUCore, i43 %mul_ln1349_1, i64, i64, i64"   --->   Operation 72 'specfucore' 'specfucore_ln1501' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1501_3 = partselect i27 @_ssdm_op_PartSelect.i27.i43.i32.i32, i43 %mul_ln1349_1, i32, i32"   --->   Operation 73 'partselect' 'trunc_ln1501_3' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln385 = sext i27 %trunc_ln1501_3" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:385->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 74 'sext' 'sext_ln385' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.97ns)   --->   "%sub_ln69_1 = sub i29 %sext_ln1350, i29 %sext_ln385"   --->   Operation 75 'sub' 'sub_ln69_1' <Predicate = (!icmp_ln344)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.83>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln453 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:453]   --->   Operation 76 'specpipeline' 'specpipeline_ln453' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln453 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:453]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln453' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:453]   --->   Operation 78 'specloopname' 'specloopname_ln453' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:381->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 79 'specregionbegin' 'rbegin1_i' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin1_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:384->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 80 'specregionend' 'rend2_i' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:384->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 81 'specregionbegin' 'rbegin_i' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:385->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 82 'specregionend' 'rend_i' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i29 %sub_ln69_1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 83 'sext' 'sext_ln167' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %score_47, i32 %sext_ln167" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 84 'write' 'write_ln167' <Predicate = (!icmp_ln344)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln344)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gradx2g_44]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grady2g_45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gradxyg_46]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ score_47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_width_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
img_height_read         (read             ) [ 001111111111]
img_width_read          (read             ) [ 001111111111]
specinterface_ln0       (specinterface    ) [ 000000000000]
write_ln503             (write            ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
write_ln503             (write            ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
br_ln338                (br               ) [ 011111111111]
empty                   (phi              ) [ 001000000000]
icmp_ln338              (icmp             ) [ 001111111111]
add_ln695               (add              ) [ 011111111111]
br_ln338                (br               ) [ 000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000]
br_ln344                (br               ) [ 001111111111]
ret_ln503               (ret              ) [ 000000000000]
empty_106               (phi              ) [ 000100000000]
icmp_ln344              (icmp             ) [ 001111111111]
add_ln695_10            (add              ) [ 001111111111]
br_ln344                (br               ) [ 000000000000]
tmp_V                   (read             ) [ 000000000000]
tmp_V_3                 (read             ) [ 000000000000]
tmp_V_4                 (read             ) [ 000000000000]
trunc_ln                (partselect       ) [ 000101000000]
trunc_ln1501_1          (partselect       ) [ 000101000000]
trunc_ln1501_2          (partselect       ) [ 000101100000]
sext_ln1501             (sext             ) [ 000000000000]
sext_ln1501_2           (sext             ) [ 000000000000]
sext_ln69               (sext             ) [ 000100111000]
sext_ln69_1             (sext             ) [ 000100111000]
add_ln1350              (add              ) [ 000000000000]
sext_ln1349             (sext             ) [ 000100110000]
sext_ln69_2             (sext             ) [ 000100011000]
mul_ln1349              (mul              ) [ 000000000000]
specfucore_ln69         (specfucore       ) [ 000000000000]
sext_ln1349_1           (sext             ) [ 000100001100]
mul_ln69                (mul              ) [ 000100000100]
mul_ln69_1              (mul              ) [ 000100000100]
sub_ln69                (sub              ) [ 000000000000]
sext_ln1350             (sext             ) [ 000000000000]
mul_ln1349_1            (mul              ) [ 000000000000]
specfucore_ln1501       (specfucore       ) [ 000000000000]
trunc_ln1501_3          (partselect       ) [ 000000000000]
sext_ln385              (sext             ) [ 000000000000]
sub_ln69_1              (sub              ) [ 000100000010]
specpipeline_ln453      (specpipeline     ) [ 000000000000]
speclooptripcount_ln453 (speclooptripcount) [ 000000000000]
specloopname_ln453      (specloopname     ) [ 000000000000]
rbegin1_i               (specregionbegin  ) [ 000000000000]
rend2_i                 (specregionend    ) [ 000000000000]
rbegin_i                (specregionbegin  ) [ 000000000000]
rend_i                  (specregionend    ) [ 000000000000]
sext_ln167              (sext             ) [ 000000000000]
write_ln167             (write            ) [ 000000000000]
br_ln0                  (br               ) [ 001111111111]
br_ln0                  (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gradx2g_44">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradx2g_44"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="grady2g_45">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grady2g_45"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gradxyg_46">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradxyg_46"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="score_47">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_47"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_height_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_width_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="img_height_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="11" slack="0"/>
<pin id="93" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="img_width_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="11" slack="0"/>
<pin id="99" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln503_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="11" slack="0"/>
<pin id="105" dir="0" index="2" bw="11" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln503/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln503_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln503/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_V_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_V_3_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_3/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_V_4_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_4/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln167_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="29" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/10 "/>
</bind>
</comp>

<comp id="143" class="1005" name="empty_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="1"/>
<pin id="145" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="empty_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="empty_106_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="1"/>
<pin id="156" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_106 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_106_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_106/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln338_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="11" slack="1"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln695_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln344_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="11" slack="2"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln344/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln695_10_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_10/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="0" index="3" bw="5" slack="0"/>
<pin id="192" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln1501_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="0" index="3" bw="5" slack="0"/>
<pin id="202" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1501_1/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln1501_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="14" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="0" index="3" bw="5" slack="0"/>
<pin id="212" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1501_2/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_ln1501_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="14" slack="1"/>
<pin id="219" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1501/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln1501_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="14" slack="1"/>
<pin id="222" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1501_2/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln69_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="1"/>
<pin id="225" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln69_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="1"/>
<pin id="228" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_1/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln69_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="14" slack="2"/>
<pin id="231" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_2/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sext_ln1349_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="30" slack="0"/>
<pin id="234" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1349_1/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="30" slack="0"/>
<pin id="237" dir="0" index="1" bw="13" slack="0"/>
<pin id="238" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1349_1/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln1350_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="28" slack="0"/>
<pin id="243" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1350/9 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln1501_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="27" slack="0"/>
<pin id="246" dir="0" index="1" bw="43" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="0" index="3" bw="7" slack="0"/>
<pin id="249" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1501_3/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln385_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="27" slack="0"/>
<pin id="256" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln385/9 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sub_ln69_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="28" slack="0"/>
<pin id="260" dir="0" index="1" bw="27" slack="0"/>
<pin id="261" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69_1/9 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln167_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="29" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167/10 "/>
</bind>
</comp>

<comp id="268" class="1007" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="0"/>
<pin id="270" dir="0" index="1" bw="14" slack="0"/>
<pin id="271" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln69/5 "/>
</bind>
</comp>

<comp id="274" class="1007" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="0"/>
<pin id="276" dir="0" index="1" bw="14" slack="0"/>
<pin id="277" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln1350/5 sext_ln1349/5 mul_ln1349/5 "/>
</bind>
</comp>

<comp id="281" class="1007" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="14" slack="0"/>
<pin id="283" dir="0" index="1" bw="14" slack="0"/>
<pin id="284" dir="0" index="2" bw="28" slack="0"/>
<pin id="285" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln69_1/6 sub_ln69/8 "/>
</bind>
</comp>

<comp id="290" class="1005" name="img_height_read_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="1"/>
<pin id="292" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="295" class="1005" name="img_width_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="2"/>
<pin id="297" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_ln338_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

<comp id="304" class="1005" name="add_ln695_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="309" class="1005" name="icmp_ln344_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln344 "/>
</bind>
</comp>

<comp id="313" class="1005" name="add_ln695_10_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_10 "/>
</bind>
</comp>

<comp id="318" class="1005" name="trunc_ln_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="1"/>
<pin id="320" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="324" class="1005" name="trunc_ln1501_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="14" slack="1"/>
<pin id="326" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1501_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="trunc_ln1501_2_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="14" slack="2"/>
<pin id="332" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1501_2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="sext_ln69_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="28" slack="1"/>
<pin id="337" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln69 "/>
</bind>
</comp>

<comp id="340" class="1005" name="sext_ln69_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="28" slack="1"/>
<pin id="342" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln69_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="sext_ln69_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="28" slack="1"/>
<pin id="347" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln69_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="sext_ln1349_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="43" slack="1"/>
<pin id="353" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1349_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="mul_ln69_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="28" slack="1"/>
<pin id="358" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln69 "/>
</bind>
</comp>

<comp id="361" class="1005" name="sub_ln69_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="29" slack="1"/>
<pin id="363" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln69_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="90" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="96" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="88" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="147" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="147" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="158" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="158" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="118" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="203"><net_src comp="52" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="124" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="130" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="235" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="68" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="244" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="241" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="272"><net_src comp="223" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="226" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="217" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="220" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="274" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="286"><net_src comp="229" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="229" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="268" pin="2"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="293"><net_src comp="90" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="298"><net_src comp="96" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="303"><net_src comp="165" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="170" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="312"><net_src comp="176" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="181" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="321"><net_src comp="187" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="327"><net_src comp="197" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="333"><net_src comp="207" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="338"><net_src comp="223" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="343"><net_src comp="226" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="348"><net_src comp="229" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="354"><net_src comp="232" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="359"><net_src comp="268" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="364"><net_src comp="258" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="264" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: score_47 | {10 }
	Port: img_height_out | {1 }
	Port: img_width_out | {1 }
 - Input state : 
	Port: xFComputeScore<2, 5, 1080, 1920, 3, 5, 1, 5, 12, 1920> : gradx2g_44 | {4 }
	Port: xFComputeScore<2, 5, 1080, 1920, 3, 5, 1, 5, 12, 1920> : grady2g_45 | {4 }
	Port: xFComputeScore<2, 5, 1080, 1920, 3, 5, 1, 5, 12, 1920> : gradxyg_46 | {4 }
	Port: xFComputeScore<2, 5, 1080, 1920, 3, 5, 1, 5, 12, 1920> : img_height | {1 }
	Port: xFComputeScore<2, 5, 1080, 1920, 3, 5, 1, 5, 12, 1920> : img_width | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln338 : 1
		add_ln695 : 1
		br_ln338 : 2
	State 3
		icmp_ln344 : 1
		add_ln695_10 : 1
		br_ln344 : 2
	State 4
	State 5
		mul_ln69 : 1
		add_ln1350 : 1
		sext_ln1349 : 2
		mul_ln1349 : 3
	State 6
		mul_ln69_1 : 1
	State 7
		specfucore_ln69 : 1
		sext_ln1349_1 : 1
		mul_ln1349_1 : 2
	State 8
		sub_ln69 : 1
	State 9
		sext_ln1350 : 1
		specfucore_ln1501 : 1
		trunc_ln1501_3 : 1
		sext_ln385 : 2
		sub_ln69_1 : 3
	State 10
		rend2_i : 1
		rend_i : 1
		write_ln167 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_235         |    2    |    0    |    43   |
|          |         grp_fu_268         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln695_fu_170      |    0    |    0    |    18   |
|          |     add_ln695_10_fu_181    |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|    sub   |      sub_ln69_1_fu_258     |    0    |    0    |    35   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln338_fu_165     |    0    |    0    |    13   |
|          |      icmp_ln344_fu_176     |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|  addmul  |         grp_fu_274         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  mulsub  |         grp_fu_281         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | img_height_read_read_fu_90 |    0    |    0    |    0    |
|          |  img_width_read_read_fu_96 |    0    |    0    |    0    |
|   read   |      tmp_V_read_fu_118     |    0    |    0    |    0    |
|          |     tmp_V_3_read_fu_124    |    0    |    0    |    0    |
|          |     tmp_V_4_read_fu_130    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  write_ln503_write_fu_102  |    0    |    0    |    0    |
|   write  |  write_ln503_write_fu_110  |    0    |    0    |    0    |
|          |  write_ln167_write_fu_136  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       trunc_ln_fu_187      |    0    |    0    |    0    |
|partselect|    trunc_ln1501_1_fu_197   |    0    |    0    |    0    |
|          |    trunc_ln1501_2_fu_207   |    0    |    0    |    0    |
|          |    trunc_ln1501_3_fu_244   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     sext_ln1501_fu_217     |    0    |    0    |    0    |
|          |    sext_ln1501_2_fu_220    |    0    |    0    |    0    |
|          |      sext_ln69_fu_223      |    0    |    0    |    0    |
|          |     sext_ln69_1_fu_226     |    0    |    0    |    0    |
|   sext   |     sext_ln69_2_fu_229     |    0    |    0    |    0    |
|          |    sext_ln1349_1_fu_232    |    0    |    0    |    0    |
|          |     sext_ln1350_fu_241     |    0    |    0    |    0    |
|          |      sext_ln385_fu_254     |    0    |    0    |    0    |
|          |      sext_ln167_fu_264     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |    0    |   140   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln695_10_reg_313 |   11   |
|   add_ln695_reg_304   |   11   |
|   empty_106_reg_154   |   11   |
|     empty_reg_143     |   11   |
|   icmp_ln338_reg_300  |    1   |
|   icmp_ln344_reg_309  |    1   |
|img_height_read_reg_290|   11   |
| img_width_read_reg_295|   11   |
|    mul_ln69_reg_356   |   28   |
| sext_ln1349_1_reg_351 |   43   |
|  sext_ln69_1_reg_340  |   28   |
|  sext_ln69_2_reg_345  |   28   |
|   sext_ln69_reg_335   |   28   |
|   sub_ln69_1_reg_361  |   29   |
| trunc_ln1501_1_reg_324|   14   |
| trunc_ln1501_2_reg_330|   14   |
|    trunc_ln_reg_318   |   14   |
+-----------------------+--------+
|         Total         |   294  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_235 |  p0  |   2  |  30  |   60   ||    9    |
| grp_fu_268 |  p0  |   2  |  14  |   28   ||    9    |
| grp_fu_268 |  p1  |   2  |  14  |   28   ||    9    |
| grp_fu_281 |  p0  |   3  |  14  |   42   ||    15   |
| grp_fu_281 |  p1  |   2  |  14  |   28   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   186  || 3.29875 ||    51   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   140  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   51   |
|  Register |    -   |    -   |   294  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   294  |   191  |
+-----------+--------+--------+--------+--------+
