[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PAssignType/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 189
LIB: work
FILE: ${SURELOG_DIR}/tests/PAssignType/dut.sv
n<> u<188> t<Top_level_rule> c<1> l<1:1> el<28:1>
  n<> u<1> t<Null_rule> p<188> s<186> l<1:1>
  n<> u<186> t<Source_text> p<188> c<54> s<187> l<1:1> el<26:10>
    n<> u<54> t<Description> p<186> c<53> s<87> l<1:1> el<9:11>
      n<> u<53> t<Package_declaration> p<54> c<2> l<1:1> el<9:11>
        n<> u<2> t<PACKAGE> p<53> s<3> l<1:1> el<1:8>
        n<aes_pkg> u<3> t<STRING_CONST> p<53> s<29> l<1:9> el<1:16>
        n<> u<29> t<Package_item> p<53> c<28> s<51> l<2:1> el<4:14>
          n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:1> el<4:14>
            n<> u<27> t<Data_declaration> p<28> c<26> l<2:1> el<4:14>
              n<> u<26> t<Type_declaration> p<27> c<24> l<2:1> el<4:14>
                n<> u<24> t<Data_type> p<26> c<5> s<25> l<2:9> el<4:2>
                  n<> u<5> t<Struct_union> p<24> c<4> s<6> l<2:9> el<2:15>
                    n<> u<4> t<Struct_keyword> p<5> l<2:9> el<2:15>
                  n<> u<6> t<Packed_keyword> p<24> s<23> l<2:16> el<2:22>
                  n<> u<23> t<Struct_union_member> p<24> c<19> l<3:3> el<3:32>
                    n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<3:3> el<3:14>
                      n<> u<18> t<Data_type> p<19> c<7> l<3:3> el<3:14>
                        n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:3> el<3:8>
                        n<> u<17> t<Packed_dimension> p<18> c<16> l<3:8> el<3:14>
                          n<> u<16> t<Constant_range> p<17> c<11> l<3:9> el<3:13>
                            n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:9> el<3:11>
                              n<> u<10> t<Constant_primary> p<11> c<9> l<3:9> el<3:11>
                                n<> u<9> t<Primary_literal> p<10> c<8> l<3:9> el<3:11>
                                  n<31> u<8> t<INT_CONST> p<9> l<3:9> el<3:11>
                            n<> u<15> t<Constant_expression> p<16> c<14> l<3:12> el<3:13>
                              n<> u<14> t<Constant_primary> p<15> c<13> l<3:12> el<3:13>
                                n<> u<13> t<Primary_literal> p<14> c<12> l<3:12> el<3:13>
                                  n<0> u<12> t<INT_CONST> p<13> l<3:12> el<3:13>
                    n<> u<22> t<Variable_decl_assignment_list> p<23> c<21> l<3:15> el<3:31>
                      n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<3:15> el<3:31>
                        n<manual_operation> u<20> t<STRING_CONST> p<21> l<3:15> el<3:31>
                n<ctrl_reg_t> u<25> t<STRING_CONST> p<26> l<4:3> el<4:13>
        n<> u<51> t<Package_item> p<53> c<50> s<52> l<6:1> el<8:3>
          n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<6:1> el<8:3>
            n<> u<49> t<Parameter_declaration> p<50> c<32> l<6:1> el<8:2>
              n<> u<32> t<Data_type_or_implicit> p<49> c<31> s<48> l<6:11> el<6:21>
                n<ctrl_reg_t> u<31> t<Data_type> p<32> c<30> l<6:11> el<6:21>
                  n<ctrl_reg_t> u<30> t<STRING_CONST> p<31> l<6:11> el<6:21>
              n<> u<48> t<Param_assignment_list> p<49> c<47> l<6:22> el<8:2>
                n<> u<47> t<Param_assignment> p<48> c<33> l<6:22> el<8:2>
                  n<CTRL_RESET> u<33> t<STRING_CONST> p<47> s<46> l<6:22> el<6:32>
                  n<> u<46> t<Constant_param_expression> p<47> c<45> l<6:35> el<8:2>
                    n<> u<45> t<Constant_mintypmax_expression> p<46> c<44> l<6:35> el<8:2>
                      n<> u<44> t<Constant_expression> p<45> c<43> l<6:35> el<8:2>
                        n<> u<43> t<Constant_primary> p<44> c<42> l<6:35> el<8:2>
                          n<> u<42> t<Constant_assignment_pattern_expression> p<43> c<41> l<6:35> el<8:2>
                            n<> u<41> t<Assignment_pattern_expression> p<42> c<40> l<6:35> el<8:2>
                              n<> u<40> t<Assignment_pattern> p<41> c<35> l<6:35> el<8:2>
                                n<> u<35> t<Structure_pattern_key> p<40> c<34> s<39> l<7:3> el<7:19>
                                  n<manual_operation> u<34> t<STRING_CONST> p<35> l<7:3> el<7:19>
                                n<> u<39> t<Expression> p<40> c<38> l<7:21> el<7:23>
                                  n<> u<38> t<Primary> p<39> c<37> l<7:21> el<7:23>
                                    n<> u<37> t<Primary_literal> p<38> c<36> l<7:21> el<7:23>
                                      n<> u<36> t<Number_Tick0> p<37> l<7:21> el<7:23>
        n<> u<52> t<ENDPACKAGE> p<53> l<9:1> el<9:11>
    n<> u<87> t<Description> p<186> c<86> s<140> l<11:1> el<14:10>
      n<> u<86> t<Module_declaration> p<87> c<84> l<11:1> el<14:10>
        n<> u<84> t<Module_nonansi_header> p<86> c<55> s<85> l<11:1> el<13:6>
          n<module> u<55> t<Module_keyword> p<84> s<56> l<11:1> el<11:7>
          n<subreg> u<56> t<STRING_CONST> p<84> s<57> l<11:8> el<11:14>
          n<> u<57> t<Package_import_declaration_list> p<84> s<82> l<11:15> el<11:15>
          n<> u<82> t<Parameter_port_list> p<84> c<81> s<83> l<11:15> el<13:2>
            n<> u<81> t<Parameter_port_declaration> p<82> c<80> l<12:3> el<12:37>
              n<> u<80> t<Parameter_declaration> p<81> c<70> l<12:3> el<12:37>
                n<> u<70> t<Data_type_or_implicit> p<80> c<69> s<79> l<12:13> el<12:25>
                  n<> u<69> t<Data_type> p<70> c<58> l<12:13> el<12:25>
                    n<> u<58> t<IntVec_TypeLogic> p<69> s<68> l<12:13> el<12:18>
                    n<> u<68> t<Packed_dimension> p<69> c<67> l<12:19> el<12:25>
                      n<> u<67> t<Constant_range> p<68> c<62> l<12:20> el<12:24>
                        n<> u<62> t<Constant_expression> p<67> c<61> s<66> l<12:20> el<12:22>
                          n<> u<61> t<Constant_primary> p<62> c<60> l<12:20> el<12:22>
                            n<> u<60> t<Primary_literal> p<61> c<59> l<12:20> el<12:22>
                              n<31> u<59> t<INT_CONST> p<60> l<12:20> el<12:22>
                        n<> u<66> t<Constant_expression> p<67> c<65> l<12:23> el<12:24>
                          n<> u<65> t<Constant_primary> p<66> c<64> l<12:23> el<12:24>
                            n<> u<64> t<Primary_literal> p<65> c<63> l<12:23> el<12:24>
                              n<0> u<63> t<INT_CONST> p<64> l<12:23> el<12:24>
                n<> u<79> t<Param_assignment_list> p<80> c<78> l<12:26> el<12:37>
                  n<> u<78> t<Param_assignment> p<79> c<71> l<12:26> el<12:37>
                    n<RESVAL> u<71> t<STRING_CONST> p<78> s<77> l<12:26> el<12:32>
                    n<> u<77> t<Constant_param_expression> p<78> c<76> l<12:35> el<12:37>
                      n<> u<76> t<Constant_mintypmax_expression> p<77> c<75> l<12:35> el<12:37>
                        n<> u<75> t<Constant_expression> p<76> c<74> l<12:35> el<12:37>
                          n<> u<74> t<Constant_primary> p<75> c<73> l<12:35> el<12:37>
                            n<> u<73> t<Primary_literal> p<74> c<72> l<12:35> el<12:37>
                              n<> u<72> t<Number_Tick0> p<73> l<12:35> el<12:37>
          n<> u<83> t<Port_list> p<84> l<13:3> el<13:5>
        n<> u<85> t<ENDMODULE> p<86> l<14:1> el<14:10>
    n<> u<140> t<Description> p<186> c<139> s<185> l<16:1> el<20:10>
      n<> u<139> t<Module_declaration> p<140> c<117> l<16:1> el<20:10>
        n<> u<117> t<Module_nonansi_header> p<139> c<88> s<137> l<16:1> el<18:6>
          n<module> u<88> t<Module_keyword> p<117> s<89> l<16:1> el<16:7>
          n<shadow> u<89> t<STRING_CONST> p<117> s<90> l<16:8> el<16:14>
          n<> u<90> t<Package_import_declaration_list> p<117> s<115> l<16:15> el<16:15>
          n<> u<115> t<Parameter_port_list> p<117> c<114> s<116> l<16:15> el<18:2>
            n<> u<114> t<Parameter_port_declaration> p<115> c<113> l<17:3> el<17:37>
              n<> u<113> t<Parameter_declaration> p<114> c<103> l<17:3> el<17:37>
                n<> u<103> t<Data_type_or_implicit> p<113> c<102> s<112> l<17:13> el<17:25>
                  n<> u<102> t<Data_type> p<103> c<91> l<17:13> el<17:25>
                    n<> u<91> t<IntVec_TypeLogic> p<102> s<101> l<17:13> el<17:18>
                    n<> u<101> t<Packed_dimension> p<102> c<100> l<17:19> el<17:25>
                      n<> u<100> t<Constant_range> p<101> c<95> l<17:20> el<17:24>
                        n<> u<95> t<Constant_expression> p<100> c<94> s<99> l<17:20> el<17:22>
                          n<> u<94> t<Constant_primary> p<95> c<93> l<17:20> el<17:22>
                            n<> u<93> t<Primary_literal> p<94> c<92> l<17:20> el<17:22>
                              n<31> u<92> t<INT_CONST> p<93> l<17:20> el<17:22>
                        n<> u<99> t<Constant_expression> p<100> c<98> l<17:23> el<17:24>
                          n<> u<98> t<Constant_primary> p<99> c<97> l<17:23> el<17:24>
                            n<> u<97> t<Primary_literal> p<98> c<96> l<17:23> el<17:24>
                              n<0> u<96> t<INT_CONST> p<97> l<17:23> el<17:24>
                n<> u<112> t<Param_assignment_list> p<113> c<111> l<17:26> el<17:37>
                  n<> u<111> t<Param_assignment> p<112> c<104> l<17:26> el<17:37>
                    n<RESVAL> u<104> t<STRING_CONST> p<111> s<110> l<17:26> el<17:32>
                    n<> u<110> t<Constant_param_expression> p<111> c<109> l<17:35> el<17:37>
                      n<> u<109> t<Constant_mintypmax_expression> p<110> c<108> l<17:35> el<17:37>
                        n<> u<108> t<Constant_expression> p<109> c<107> l<17:35> el<17:37>
                          n<> u<107> t<Constant_primary> p<108> c<106> l<17:35> el<17:37>
                            n<> u<106> t<Primary_literal> p<107> c<105> l<17:35> el<17:37>
                              n<> u<105> t<Number_Tick0> p<106> l<17:35> el<17:37>
          n<> u<116> t<Port_list> p<117> l<18:3> el<18:5>
        n<> u<137> t<Module_item> p<139> c<136> s<138> l<19:3> el<19:42>
          n<> u<136> t<Non_port_module_item> p<137> c<135> l<19:3> el<19:42>
            n<> u<135> t<Module_or_generate_item> p<136> c<134> l<19:3> el<19:42>
              n<> u<134> t<Module_instantiation> p<135> c<118> l<19:3> el<19:42>
                n<subreg> u<118> t<STRING_CONST> p<134> s<128> l<19:3> el<19:9>
                n<> u<128> t<Parameter_value_assignment> p<134> c<127> s<133> l<19:10> el<19:28>
                  n<> u<127> t<Parameter_assignment_list> p<128> c<126> l<19:12> el<19:27>
                    n<> u<126> t<Named_parameter_assignment> p<127> c<119> l<19:12> el<19:27>
                      n<RESVAL> u<119> t<STRING_CONST> p<126> s<125> l<19:13> el<19:19>
                      n<> u<125> t<Param_expression> p<126> c<124> l<19:20> el<19:26>
                        n<> u<124> t<Mintypmax_expression> p<125> c<123> l<19:20> el<19:26>
                          n<> u<123> t<Expression> p<124> c<122> l<19:20> el<19:26>
                            n<> u<122> t<Primary> p<123> c<121> l<19:20> el<19:26>
                              n<> u<121> t<Primary_literal> p<122> c<120> l<19:20> el<19:26>
                                n<RESVAL> u<120> t<STRING_CONST> p<121> l<19:20> el<19:26>
                n<> u<133> t<Hierarchical_instance> p<134> c<130> l<19:29> el<19:41>
                  n<> u<130> t<Name_of_instance> p<133> c<129> s<132> l<19:29> el<19:39>
                    n<commit_reg> u<129> t<STRING_CONST> p<130> l<19:29> el<19:39>
                  n<> u<132> t<Port_connection_list> p<133> c<131> l<19:40> el<19:40>
                    n<> u<131> t<Ordered_port_connection> p<132> l<19:40> el<19:40>
        n<> u<138> t<ENDMODULE> p<139> l<20:1> el<20:10>
    n<> u<185> t<Description> p<186> c<184> l<22:1> el<26:10>
      n<> u<184> t<Module_declaration> p<185> c<144> l<22:1> el<26:10>
        n<> u<144> t<Module_ansi_header> p<184> c<141> s<153> l<22:1> el<22:17>
          n<module> u<141> t<Module_keyword> p<144> s<142> l<22:1> el<22:7>
          n<aes_core> u<142> t<STRING_CONST> p<144> s<143> l<22:8> el<22:16>
          n<> u<143> t<Package_import_declaration_list> p<144> l<22:16> el<22:16>
        n<> u<153> t<Non_port_module_item> p<184> c<152> s<163> l<23:3> el<23:21>
          n<> u<152> t<Module_or_generate_item> p<153> c<151> l<23:3> el<23:21>
            n<> u<151> t<Module_common_item> p<152> c<150> l<23:3> el<23:21>
              n<> u<150> t<Module_or_generate_item_declaration> p<151> c<149> l<23:3> el<23:21>
                n<> u<149> t<Package_or_generate_item_declaration> p<150> c<148> l<23:3> el<23:21>
                  n<> u<148> t<Data_declaration> p<149> c<147> l<23:3> el<23:21>
                    n<> u<147> t<Package_import_declaration> p<148> c<146> l<23:3> el<23:21>
                      n<> u<146> t<Package_import_item> p<147> c<145> l<23:10> el<23:20>
                        n<aes_pkg> u<145> t<STRING_CONST> p<146> l<23:10> el<23:17>
        n<> u<163> t<Non_port_module_item> p<184> c<162> s<182> l<24:3> el<24:21>
          n<> u<162> t<Module_or_generate_item> p<163> c<161> l<24:3> el<24:21>
            n<> u<161> t<Module_common_item> p<162> c<160> l<24:3> el<24:21>
              n<> u<160> t<Module_or_generate_item_declaration> p<161> c<159> l<24:3> el<24:21>
                n<> u<159> t<Package_or_generate_item_declaration> p<160> c<158> l<24:3> el<24:21>
                  n<> u<158> t<Net_declaration> p<159> c<154> l<24:3> el<24:21>
                    n<ctrl_reg_t> u<154> t<STRING_CONST> p<158> s<157> l<24:3> el<24:13>
                    n<> u<157> t<Net_decl_assignment_list> p<158> c<156> l<24:14> el<24:20>
                      n<> u<156> t<Net_decl_assignment> p<157> c<155> l<24:14> el<24:20>
                        n<ctrl_q> u<155> t<STRING_CONST> p<156> l<24:14> el<24:20>
        n<> u<182> t<Non_port_module_item> p<184> c<181> s<183> l<25:3> el<25:46>
          n<> u<181> t<Module_or_generate_item> p<182> c<180> l<25:3> el<25:46>
            n<> u<180> t<Module_instantiation> p<181> c<164> l<25:3> el<25:46>
              n<shadow> u<164> t<STRING_CONST> p<180> s<174> l<25:3> el<25:9>
              n<> u<174> t<Parameter_value_assignment> p<180> c<173> s<179> l<25:10> el<25:32>
                n<> u<173> t<Parameter_assignment_list> p<174> c<172> l<25:12> el<25:31>
                  n<> u<172> t<Named_parameter_assignment> p<173> c<165> l<25:12> el<25:31>
                    n<RESVAL> u<165> t<STRING_CONST> p<172> s<171> l<25:13> el<25:19>
                    n<> u<171> t<Param_expression> p<172> c<170> l<25:20> el<25:30>
                      n<> u<170> t<Mintypmax_expression> p<171> c<169> l<25:20> el<25:30>
                        n<> u<169> t<Expression> p<170> c<168> l<25:20> el<25:30>
                          n<> u<168> t<Primary> p<169> c<167> l<25:20> el<25:30>
                            n<> u<167> t<Primary_literal> p<168> c<166> l<25:20> el<25:30>
                              n<CTRL_RESET> u<166> t<STRING_CONST> p<167> l<25:20> el<25:30>
              n<> u<179> t<Hierarchical_instance> p<180> c<176> l<25:33> el<25:45>
                n<> u<176> t<Name_of_instance> p<179> c<175> s<178> l<25:33> el<25:43>
                  n<shadow_reg> u<175> t<STRING_CONST> p<176> l<25:33> el<25:43>
                n<> u<178> t<Port_connection_list> p<179> c<177> l<25:44> el<25:44>
                  n<> u<177> t<Ordered_port_connection> p<178> l<25:44> el<25:44>
        n<> u<183> t<ENDMODULE> p<184> l<26:1> el<26:10>
  n<// aes_core> u<187> t<LINE_COMMENT> p<188> l<26:11> el<26:22>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PAssignType/dut.sv:1:1: No timescale set for "aes_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/PAssignType/dut.sv:11:1: No timescale set for "subreg".
[WRN:PA0205] ${SURELOG_DIR}/tests/PAssignType/dut.sv:16:1: No timescale set for "shadow".
[WRN:PA0205] ${SURELOG_DIR}/tests/PAssignType/dut.sv:22:1: No timescale set for "aes_core".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/PAssignType/dut.sv:1:1: Compile package "aes_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/PAssignType/dut.sv:22:1: Compile module "work@aes_core".
[INF:CP0303] ${SURELOG_DIR}/tests/PAssignType/dut.sv:16:1: Compile module "work@shadow".
[INF:CP0303] ${SURELOG_DIR}/tests/PAssignType/dut.sv:11:1: Compile module "work@subreg".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            4
Constant                                              11
Design                                                 1
Identifier                                             6
ImportTypespec                                         1
IntTypespec                                            6
LogicTypespec                                          3
Module                                                 3
ModuleTypespec                                         3
Net                                                    1
Operation                                              2
Package                                                1
ParamAssign                                            3
Parameter                                              3
Range                                                  3
RefModule                                              2
RefTypespec                                           20
SourceFile                                             1
StringTypespec                                         3
StructTypespec                                         1
TaggedPattern                                          2
TypedefTypespec                                        1
TypespecMember                                         1
UnsupportedTypespec                                    2
------------------------------------------------------------
Total:                                                84
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PAssignType/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PAssignType/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:1:1, endln:9:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (aes_pkg), line:1:9, endln:1:16
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:1:1, endln:9:11
    |vpiName:aes_pkg
  |vpiParameter:
  \_Parameter: (aes_pkg::CTRL_RESET), line:6:22, endln:8:2
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:1:1, endln:9:11
    |vpiTypespec:
    \_RefTypespec: (aes_pkg::CTRL_RESET::ctrl_reg_t), line:6:11, endln:6:21
      |vpiParent:
      \_Parameter: (aes_pkg::CTRL_RESET), line:6:22, endln:8:2
      |vpiName:ctrl_reg_t
      |vpiFullName:aes_pkg::CTRL_RESET::ctrl_reg_t
      |vpiActual:
      \_TypedefTypespec: (aes_pkg::ctrl_reg_t), line:4:3, endln:4:13
    |vpiName:CTRL_RESET
    |vpiFullName:aes_pkg::CTRL_RESET
  |vpiParamAssign:
  \_ParamAssign: , line:6:22, endln:8:2
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:1:1, endln:9:11
    |vpiLhs:
    \_Parameter: (aes_pkg::CTRL_RESET), line:6:22, endln:8:2
    |vpiRhs:
    \_Operation: , line:6:35, endln:8:2
      |vpiParent:
      \_ParamAssign: , line:6:22, endln:8:2
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:7:3, endln:7:23
        |vpiParent:
        \_Operation: , line:6:35, endln:8:2
        |vpiPattern:
        \_Constant: , line:7:21, endln:7:23
          |vpiParent:
          \_TaggedPattern: , line:7:3, endln:7:23
          |vpiTypespec:
          \_RefTypespec: (aes_pkg), line:7:21, endln:7:23
            |vpiParent:
            \_Constant: , line:7:21, endln:7:23
            |vpiFullName:aes_pkg
            |vpiActual:
            \_BitTypespec: 
          |vpiConstType:3
          |vpiSize:-1
          |vpiDecompile:'0
          |vpiValue:0
        |vpiTypespec:
        \_RefTypespec: (aes_pkg::manual_operation), line:7:3, endln:7:19
          |vpiParent:
          \_TaggedPattern: , line:7:3, endln:7:23
          |vpiName:manual_operation
          |vpiFullName:aes_pkg::manual_operation
          |vpiActual:
          \_StringTypespec: , line:7:3, endln:7:19
  |vpiTypespec:
  \_TypedefTypespec: (aes_pkg::ctrl_reg_t), line:4:3, endln:4:13
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:1:1, endln:9:11
    |vpiName:
    \_Identifier: (aes_pkg::ctrl_reg_t), line:4:3, endln:4:13
      |vpiParent:
      \_TypedefTypespec: (aes_pkg::ctrl_reg_t), line:4:3, endln:4:13
      |vpiName:aes_pkg::ctrl_reg_t
    |vpiTypedefAlias:
    \_RefTypespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:4:2
      |vpiParent:
      \_TypedefTypespec: (aes_pkg::ctrl_reg_t), line:4:3, endln:4:13
      |vpiFullName:aes_pkg::ctrl_reg_t
      |vpiActual:
      \_StructTypespec: , line:2:9, endln:4:2
  |vpiTypespec:
  \_StructTypespec: , line:2:9, endln:4:2
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:1:1, endln:9:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (manual_operation), line:3:15, endln:3:31
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:4:2
      |vpiName:manual_operation
      |vpiTypespec:
      \_RefTypespec: (aes_pkg::manual_operation), line:3:3, endln:3:14
        |vpiParent:
        \_TypespecMember: (manual_operation), line:3:15, endln:3:31
        |vpiFullName:aes_pkg::manual_operation
        |vpiActual:
        \_LogicTypespec: , line:3:3, endln:3:8
  |vpiImportTypespec:
  \_TypedefTypespec: (aes_pkg::ctrl_reg_t), line:4:3, endln:4:13
  |vpiImportTypespec:
  \_StructTypespec: , line:2:9, endln:4:2
  |vpiDefName:aes_pkg
|vpiAllModules:
\_Module: work@aes_core (work@aes_core), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:22:1, endln:26:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@aes_core), line:22:8, endln:22:16
    |vpiParent:
    \_Module: work@aes_core (work@aes_core), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:22:1, endln:26:10
    |vpiName:work@aes_core
  |vpiTypespec:
  \_ImportTypespec: (aes_pkg), line:23:10, endln:23:20
    |vpiParent:
    \_Module: work@aes_core (work@aes_core), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:22:1, endln:26:10
    |vpiName:
    \_Identifier: (aes_pkg), line:23:10, endln:23:17
      |vpiParent:
      \_ImportTypespec: (aes_pkg), line:23:10, endln:23:20
      |vpiName:aes_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:23:10, endln:23:20
      |vpiParent:
      \_ImportTypespec: (aes_pkg), line:23:10, endln:23:20
      |vpiTypespec:
      \_RefTypespec: (work@aes_core.aes_pkg), line:23:10, endln:23:20
        |vpiParent:
        \_Constant: , line:23:10, endln:23:20
        |vpiFullName:work@aes_core.aes_pkg
        |vpiActual:
        \_StringTypespec: , line:7:3, endln:7:19
      |vpiConstType:6
      |vpiSize:8
      |vpiDecompile:*
      |vpiValue:*
  |vpiTypespec:
  \_ModuleTypespec: (work@shadow)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@shadow
    |vpiModule:
    \_Module: work@shadow (work@shadow), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:16:1, endln:20:10
  |vpiImportTypespec:
  \_ImportTypespec: (aes_pkg), line:23:10, endln:23:20
  |vpiImportTypespec:
  \_Net: (work@aes_core.ctrl_q), line:24:14, endln:24:20
    |vpiParent:
    \_Module: work@aes_core (work@aes_core), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:22:1, endln:26:10
    |vpiTypespec:
    \_RefTypespec: (work@aes_core.ctrl_q.ctrl_reg_t), line:24:3, endln:24:13
      |vpiParent:
      \_Net: (work@aes_core.ctrl_q), line:24:14, endln:24:20
      |vpiName:ctrl_reg_t
      |vpiFullName:work@aes_core.ctrl_q.ctrl_reg_t
      |vpiActual:
      \_TypedefTypespec: (aes_pkg::ctrl_reg_t), line:4:3, endln:4:13
    |vpiName:ctrl_q
    |vpiFullName:work@aes_core.ctrl_q
  |vpiDefName:work@aes_core
  |vpiNet:
  \_Net: (work@aes_core.ctrl_q), line:24:14, endln:24:20
  |vpiRefModule:
  \_RefModule: work@shadow (shadow_reg), line:25:3, endln:25:9
    |vpiParent:
    \_Module: work@aes_core (work@aes_core), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:22:1, endln:26:10
    |vpiName:shadow_reg
    |vpiDefName:work@shadow
    |vpiActual:
    \_Module: work@shadow (work@shadow), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:16:1, endln:20:10
|vpiAllModules:
\_Module: work@shadow (work@shadow), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:16:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@shadow), line:16:8, endln:16:14
    |vpiParent:
    \_Module: work@shadow (work@shadow), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:16:1, endln:20:10
    |vpiName:work@shadow
  |vpiParameter:
  \_Parameter: (work@shadow.RESVAL), line:17:26, endln:17:37
    |vpiParent:
    \_Module: work@shadow (work@shadow), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:16:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@shadow.RESVAL), line:17:13, endln:17:25
      |vpiParent:
      \_Parameter: (work@shadow.RESVAL), line:17:26, endln:17:37
      |vpiFullName:work@shadow.RESVAL
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:8
    |vpiName:RESVAL
    |vpiFullName:work@shadow.RESVAL
  |vpiParamAssign:
  \_ParamAssign: , line:17:26, endln:17:37
    |vpiParent:
    \_Module: work@shadow (work@shadow), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:16:1, endln:20:10
    |vpiLhs:
    \_Parameter: (work@shadow.RESVAL), line:17:26, endln:17:37
    |vpiRhs:
    \_Constant: , line:17:35, endln:17:37
      |vpiParent:
      \_ParamAssign: , line:17:26, endln:17:37
      |vpiTypespec:
      \_RefTypespec: (work@shadow), line:17:35, endln:17:37
        |vpiParent:
        \_Constant: , line:17:35, endln:17:37
        |vpiFullName:work@shadow
        |vpiActual:
        \_BitTypespec: 
      |vpiConstType:3
      |vpiSize:-1
      |vpiDecompile:'0
      |vpiValue:0
  |vpiTypespec:
  \_ModuleTypespec: (work@subreg)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@subreg
    |vpiModule:
    \_Module: work@subreg (work@subreg), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:11:1, endln:14:10
  |vpiDefName:work@shadow
  |vpiRefModule:
  \_RefModule: work@subreg (commit_reg), line:19:3, endln:19:9
    |vpiParent:
    \_Module: work@shadow (work@shadow), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:16:1, endln:20:10
    |vpiName:commit_reg
    |vpiDefName:work@subreg
    |vpiActual:
    \_Module: work@subreg (work@subreg), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:11:1, endln:14:10
|vpiAllModules:
\_Module: work@subreg (work@subreg), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:11:1, endln:14:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@subreg), line:11:8, endln:11:14
    |vpiParent:
    \_Module: work@subreg (work@subreg), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:11:1, endln:14:10
    |vpiName:work@subreg
  |vpiParameter:
  \_Parameter: (work@subreg.RESVAL), line:12:26, endln:12:37
    |vpiParent:
    \_Module: work@subreg (work@subreg), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:11:1, endln:14:10
    |vpiTypespec:
    \_RefTypespec: (work@subreg.RESVAL), line:12:13, endln:12:25
      |vpiParent:
      \_Parameter: (work@subreg.RESVAL), line:12:26, endln:12:37
      |vpiFullName:work@subreg.RESVAL
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:8
    |vpiName:RESVAL
    |vpiFullName:work@subreg.RESVAL
  |vpiParamAssign:
  \_ParamAssign: , line:12:26, endln:12:37
    |vpiParent:
    \_Module: work@subreg (work@subreg), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:11:1, endln:14:10
    |vpiLhs:
    \_Parameter: (work@subreg.RESVAL), line:12:26, endln:12:37
    |vpiRhs:
    \_Constant: , line:12:35, endln:12:37
      |vpiParent:
      \_ParamAssign: , line:12:26, endln:12:37
      |vpiTypespec:
      \_RefTypespec: (work@subreg), line:12:35, endln:12:37
        |vpiParent:
        \_Constant: , line:12:35, endln:12:37
        |vpiFullName:work@subreg
        |vpiActual:
        \_BitTypespec: 
      |vpiConstType:3
      |vpiSize:-1
      |vpiDecompile:'0
      |vpiValue:0
  |vpiDefName:work@subreg
|vpiTypespec:
\_LogicTypespec: , line:3:3, endln:3:8
  |vpiParent:
  \_Design: (unnamed)
  |vpiRange:
  \_Range: , line:3:8, endln:3:14
    |vpiParent:
    \_LogicTypespec: , line:3:3, endln:3:8
    |vpiLeftRange:
    \_Constant: , line:3:9, endln:3:11
      |vpiParent:
      \_Range: , line:3:8, endln:3:14
      |vpiTypespec:
      \_RefTypespec: , line:3:9, endln:3:11
        |vpiParent:
        \_Constant: , line:3:9, endln:3:11
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:31
      |vpiValue:31
    |vpiRightRange:
    \_Constant: , line:3:12, endln:3:13
      |vpiParent:
      \_Range: , line:3:8, endln:3:14
      |vpiTypespec:
      \_RefTypespec: , line:3:12, endln:3:13
        |vpiParent:
        \_Constant: , line:3:12, endln:3:13
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:0
      |vpiValue:0
|vpiTypespec:
\_IntTypespec: 
  |vpiParent:
  \_Design: (unnamed)
  |vpiSigned:1
|vpiTypespec:
\_BitTypespec: 
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_StringTypespec: , line:7:3, endln:7:19
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_ModuleTypespec: (work@aes_core)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@aes_core
  |vpiModule:
  \_Module: work@aes_core (work@aes_core), file:${SURELOG_DIR}/tests/PAssignType/dut.sv, line:22:1, endln:26:10
|vpiTypespec:
\_ModuleTypespec: (work@shadow)
|vpiTypespec:
\_ModuleTypespec: (work@subreg)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/PAssignType/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/PAssignType/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                              54      54       0         0
----------------------------------------------------------------
                                    54      54       0         0
===================== END REDUCTION RESULT =====================
