{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649586201415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649586201416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 13:23:21 2022 " "Processing started: Sun Apr 10 13:23:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649586201416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649586201416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Question3 -c Question3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Question3 -c Question3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649586201416 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649586201856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-RTL " "Found design unit 1: D_FF-RTL" {  } { { "D_FF.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/D_FF.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649586202461 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/D_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649586202461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649586202461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_test " "Found entity 1: D_FF_test" {  } { { "D_FF_test.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/D_FF_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649586202464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649586202464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mylatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mylatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyLatch-RTL " "Found design unit 1: MyLatch-RTL" {  } { { "MyLatch.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/MyLatch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649586202468 ""} { "Info" "ISGN_ENTITY_NAME" "1 MyLatch " "Found entity 1: MyLatch" {  } { { "MyLatch.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/MyLatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649586202468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649586202468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D_FF_test " "Elaborating entity \"D_FF_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649586202516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:inst " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:inst\"" {  } { { "D_FF_test.bdf" "inst" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/D_FF_test.bdf" { { 160 352 488 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649586202529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyLatch MyLatch:inst1 " "Elaborating entity \"MyLatch\" for hierarchy \"MyLatch:inst1\"" {  } { { "D_FF_test.bdf" "inst1" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/D_FF_test.bdf" { { 296 352 480 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649586202536 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FF MyLatch.vhd(12) " "VHDL Process Statement warning at MyLatch.vhd(12): inferring latch(es) for signal or variable \"FF\", which holds its previous value in one or more paths through the process" {  } { { "MyLatch.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/MyLatch.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649586202538 "|D_FF_test|MyLatch:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FF MyLatch.vhd(12) " "Inferred latch for \"FF\" at MyLatch.vhd(12)" {  } { { "MyLatch.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/MyLatch.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649586202539 "|D_FF_test|MyLatch:inst1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_FF:inst\|DFF D_FF:inst\|DFF~_emulated D_FF:inst\|DFF~1 " "Register \"D_FF:inst\|DFF\" is converted into an equivalent circuit using register \"D_FF:inst\|DFF~_emulated\" and latch \"D_FF:inst\|DFF~1\"" {  } { { "D_FF.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/D_FF.vhd" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649586202911 "|D_FF_test|D_FF:inst|DFF"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1649586202911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649586203112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649586203112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649586203147 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649586203147 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1649586203147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649586203147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649586203174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 13:23:23 2022 " "Processing ended: Sun Apr 10 13:23:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649586203174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649586203174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649586203174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649586203174 ""}
