Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug  2 15:44:56 2021
| Host         : DESKTOP-AU45JBF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mainInstantiation_control_sets_placed.rpt
| Design       : mainInstantiation
| Device       : xc7a200t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   340 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |    47 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              22 |           22 |
| Yes          | No                    | No                     |              27 |            5 |
| Yes          | No                    | Yes                    |              22 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                      Enable Signal                      |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|  FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]_LDC_i_1_n_0 |                                                         | FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  FiniteStateMachine_BitAllign/PhaseCounter_reg[0]_LDC_i_1_n_0    |                                                         | FiniteStateMachine_BitAllign/PhaseCounter_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  FiniteStateMachine_BitAllign/PhaseCounter_reg[1]_LDC_i_1_n_0    |                                                         | FiniteStateMachine_BitAllign/PhaseCounter_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]_LDC_i_1_n_0 |                                                         | FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]_LDC_i_1_n_0 |                                                         | FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  FiniteStateMachine_BitAllign/MControl_reg[0]_LDC_i_1_n_0        |                                                         | FiniteStateMachine_BitAllign/MControl_reg[0]_LDC_i_2_n_0        |                1 |              1 |         1.00 |
|  FiniteStateMachine_BitAllign/MControl_reg[1]_LDC_i_1_n_0        |                                                         | FiniteStateMachine_BitAllign/MControl_reg[1]_LDC_i_2_n_0        |                1 |              1 |         1.00 |
|  FiniteStateMachine_BitAllign/PhaseReady_reg_LDC_i_1_n_0         |                                                         | FiniteStateMachine_BitAllign/PhaseReady_reg_LDC_i_2_n_0         |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/WasReset                   | FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_7                                         |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[5]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_6                                         |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[6]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_11                                        |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_2                                         |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[10]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg                                           |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[13]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_10                                        |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_3                                         |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[9]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_0                                         |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[12]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_1                                         |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[11]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_12                                        |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_8                                         |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[4]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_9                                         |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/WasReset                   | FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_4                                         |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[8]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  SERDES_inst/State_reg_5                                         |                                                         | FiniteStateMachine_BitAllign/Aux_Register_reg[7]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/WasReset                   | FiniteStateMachine_BitAllign/PhaseReady_reg_LDC_i_1_n_0         |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               |                                                         | FiniteStateMachine_BitAllign/MControl_reg[1]_LDC_i_2_n_0        |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               |                                                         | FiniteStateMachine_BitAllign/MControl_reg[0]_LDC_i_2_n_0        |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_7                                         |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_6                                         |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_11                                        |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_2                                         |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg                                           |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_10                                        |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_3                                         |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_0                                         |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_1                                         |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_12                                        |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_8                                         |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_9                                         |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_4                                         |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/Aux_Register[13]_P_i_1_n_0 | SERDES_inst/State_reg_5                                         |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/AuxData                    | FiniteStateMachine_BitAllign/MControl_reg[0]_LDC_i_1_n_0        |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/AuxData                    | FiniteStateMachine_BitAllign/MControl_reg[1]_LDC_i_1_n_0        |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/WasReset                   | FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/WasReset                   | FiniteStateMachine_BitAllign/PhaseCounter_reg[0]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_BitAllign/WasReset                   | FiniteStateMachine_BitAllign/PhaseCounter_reg[1]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
| ~Mux_inst/MuxC_ints/O                                            |                                                         |                                                                 |                1 |              3 |         3.00 |
|  dfBfFrameOut_BUFG                                               |                                                         |                                                                 |                2 |              4 |         2.00 |
|  dfBfFrameOut_BUFG                                               |                                                         | RST_BTNC_IBUF                                                   |                1 |              4 |         4.00 |
| ~SERDES_inst/CLK                                                 | FiniteStateMachine_FrameAllign/AuxData1                 |                                                                 |                1 |              5 |         5.00 |
|  dfBfFrameOut_BUFG                                               | FiniteStateMachine_FrameAllign/Register_Out0            |                                                                 |                4 |             22 |         5.50 |
+------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+


