<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Header Insertor &mdash; Open FPGA Modules Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../../../../_static/css/theme_overrides.css?v=b530091d" />

  
  <!--[if lt IE 9]>
    <script src="../../../../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../../../../../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../../../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../../../../../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../../../../../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../../../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../../../search.html" />
    <link rel="next" title="Header Manager" href="../hdr_manager/readme.html" />
    <link rel="prev" title="Transaction Buffer" href="../trans_buffer/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../../../../index.html" class="icon icon-home">
            Open FPGA Modules Docs
          </a>
              <div class="version">
                Git branch: main, <br> Git hash: 106099a9
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Build system:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../build/readme.html">Build System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../fl.html">FL Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../flu.html">FLU Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../../../../pcie.html">PCIe Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/mtc/readme.html">MTC (MI Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/ptc/readme.html">PTC (PCIe Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/ptc/comp/tag_manager/readme.html">PTC Tag Manager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/common/readme.html">PCI_EXT_CAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/logic/byte_count/readme.html">PCIE Byte Count</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/logic/byte_en_decoder/readme.html">PCIe Byte Enable Decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/others/hdr_gen/readme.html">PCIE Header parsing/deparsing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/convertors/readme.html">PCIE CONVERSION UNITS</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../../../readme.html">DMA Calypte</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../../../readme.html#provided-dma-configurations">Provided DMA configurations</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../../../readme.html#subcomponents">Subcomponents</a><ul class="current">
<li class="toctree-l4 current"><a class="reference internal" href="../../readme.html">RX DMA Calypte</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../tx/readme.html">TX DMA Calypte</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ver.html">UVM Verification</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Packages:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../base/pkg/readme.html">Packages</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../../../../index.html">Open FPGA Modules Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../../../../pcie.html">PCIe Tools</a></li>
          <li class="breadcrumb-item"><a href="../../../../readme.html">DMA Calypte</a></li>
          <li class="breadcrumb-item"><a href="../../readme.html">RX DMA Calypte</a></li>
      <li class="breadcrumb-item active">Header Insertor</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../../../../_sources/comp/dma/dma_calypte/comp/rx/comp/hdr_insertor/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="header-insertor">
<span id="rx-dma-header-insertor"></span><h1>Header Insertor<a class="headerlink" href="#header-insertor" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-rx_dma_hdr_insertor">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">RX_DMA_HDR_INSERTOR</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-rx_dma_hdr_insertor" title="Link to this definition"></a></dt>
<dd><p>Note: std_logic_vector(to_unsigned(BAR_APERTURE_INTEL, 6)) &amp; pcie_mfb_meta_arr(i)(PCIE_CQ_META_BAR) &amp; (8 - 1 downto 0 =&gt; ‘0’)
6 +
TODO: Add PCIe header to metadata</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>RX MFB configuration</p></td>
<td><p>=====</p></td>
<td><p>Number of regions is always 1</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_hdr_insertor-rx_region_size"><td><p>RX_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_hdr_insertor-rx_block_size"><td><p>RX_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>128</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_hdr_insertor-rx_item_width"><td><p>RX_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>TX MFB configuration</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_hdr_insertor-tx_regions"><td><p>TX_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_hdr_insertor-tx_region_size"><td><p>TX_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_hdr_insertor-tx_block_size"><td><p>TX_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_hdr_insertor-tx_item_width"><td><p>TX_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_hdr_insertor-channels"><td><p>CHANNELS</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_hdr_insertor-pkt_size_max"><td><p>PKT_SIZE_MAX</p></td>
<td><p>natural</p></td>
<td><p>2**16 - 1</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_hdr_insertor-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“ULTRASCALE”</p></td>
<td></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-rst"><td><p>RST</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>MFB input interface</p></td>
<td><p>=====</p></td>
<td><p>EOF_POS is not used because. when the input word ends (signalized by EOF), whole word is
valid. The SOF_POS is not used either because the input words are aligned to the
beginning of the word.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-rx_mfb_data"><td><p>RX_MFB_DATA</p></td>
<td><p>std_logic_vector(RX_REGION_SIZE*RX_BLOCK_SIZE*RX_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-rx_mfb_sof"><td><p>RX_MFB_SOF</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-rx_mfb_eof"><td><p>RX_MFB_EOF</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-rx_mfb_src_rdy"><td><p>RX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-rx_mfb_dst_rdy"><td><p>RX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>MFB output interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-tx_mfb_data"><td><p>TX_MFB_DATA</p></td>
<td><p>std_logic_vector(TX_REGIONS*TX_REGION_SIZE*TX_BLOCK_SIZE*TX_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-tx_mfb_meta"><td><p>TX_MFB_META</p></td>
<td><p>std_logic_vector(TX_REGIONS*PCIE_RQ_META_WIDTH - 1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>RQ PCIe header</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-tx_mfb_sof"><td><p>TX_MFB_SOF</p></td>
<td><p>std_logic_vector(TX_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-tx_mfb_eof"><td><p>TX_MFB_EOF</p></td>
<td><p>std_logic_vector(TX_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-tx_mfb_sof_pos"><td><p>TX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(TX_REGIONS*max(1, log2(TX_REGION_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-tx_mfb_eof_pos"><td><p>TX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(TX_REGIONS*max(1, log2(TX_REGION_SIZE*TX_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-tx_mfb_src_rdy"><td><p>TX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-tx_mfb_dst_rdy"><td><p>TX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Header manager interface</p></td>
<td><p>=====</p></td>
<td><p>Adheres to the MVB specification.</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_pcie_hdr_data"><td><p>HDRM_PCIE_HDR_DATA</p></td>
<td><p>std_logic_vector(127 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_pcie_hdr_type"><td><p>HDRM_PCIE_HDR_TYPE</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><ul class="simple">
<li><p>log. 0 means header is 3 DW long</p></li>
<li><p>log. 1 means header is 4 DW long</p></li>
</ul>
</td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_pcie_hdr_src_rdy_data_tran"><td><p>HDRM_PCIE_HDR_SRC_RDY_DATA_TRAN</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_pcie_hdr_src_rdy_dma_hdr"><td><p>HDRM_PCIE_HDR_SRC_RDY_DMA_HDR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_pcie_hdr_dst_rdy"><td><p>HDRM_PCIE_HDR_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_dma_chan_num"><td><p>HDRM_DMA_CHAN_NUM</p></td>
<td><p>std_logic_vector((log2(CHANNELS)-1) downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_pkt_drop"><td><p>HDRM_PKT_DROP</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_dma_hdr_data"><td><p>HDRM_DMA_HDR_DATA</p></td>
<td><p>std_logic_vector(63 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_dma_hdr_src_rdy"><td><p>HDRM_DMA_HDR_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_dma_hdr_dst_rdy"><td><p>HDRM_DMA_HDR_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_pkt_cntr_chan"><td><p>HDRM_PKT_CNTR_CHAN</p></td>
<td><p>std_logic_vector((log2(CHANNELS)-1) downto 0)</p></td>
<td><p>out</p></td>
<td><p>asserts for 1 clock period when the transmission of a packet has been completed</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_pkt_sent_inc"><td><p>HDRM_PKT_SENT_INC</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_pkt_disc_inc"><td><p>HDRM_PKT_DISC_INC</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_hdr_insertor-hdrm_pkt_size"><td><p>HDRM_PKT_SIZE</p></td>
<td><p>std_logic_vector((log2(PKT_SIZE_MAX+1) - 1) downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../trans_buffer/readme.html" class="btn btn-neutral float-left" title="Transaction Buffer" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../hdr_manager/readme.html" class="btn btn-neutral float-right" title="Header Manager" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>