{"drv3220-q1": [["1", "GLS3", "PWR", "Gate low-side 3, connected to gate of external power MOSFET."], ["2", "SLS3", "PWR", "Source low-side 3, connected to external power MOSFET for gate discharge and VDS monitoring."], ["3", "GHS3", "PWR", "Gate high-side 3, connected to gate of external power MOSFET."], ["4", "SHS3", "PWR", "Source high-side 3, connected to external power MOSFET for gate discharge and VDS monitoring."], ["5", "VSH", "HVI_A", "Sense high-side, sensing VS connection of\nthe external power MOSFETs for VDS monitoring."], ["6", "SHS2", "PWR", "Source high-side 2, connected to external power MOSFET gate discharge and VDS monitoring."], ["7", "GHS2", "PWR", "Gate high-side 2, connected to gate of external power MOSFET."], ["8", "SLS2", "PWR", "Source low-side 2, connected to external power MOSFET for gate discharge and VDS monitoring."], ["9", "GLS2", "PWR", "Gate low-side 2, connected to gate of external power MOSFET."], ["10", "TEST", "HVI_A", "Test mode input, during normal application connected to ground."], ["11", "GLS1", "PWR", "Gate low-side 1, connected to gate of external power MOSFET."], ["12", "SLS1", "PWR", "Source low-side 1, connected to external power MOSFET for gate discharge and VDS monitoring."], ["13", "GHS1", "PWR", "Gate high-side 1, connected to gate of external power MOS transistor."], ["14", "SHS1", "PWR", "Source high-side 1, connected to external power MOS transistor for gate discharge and VDS."], ["15", "VS", "Supply", "Power-supply voltage (externally protected against reverse battery connection)."], ["16", "GNDA", "GND", "Analog ground."], ["17", "ERR", "LVO_D", "Error (low active), Error pin to indicate detected error."], ["18", "DRVOFF", "HVI_D", "Driver OFF (high active), secondary bridge driver disable."], ["19", "RVSET", "HVI_A", "VDDIO / ADREF OV/UV configuration resister."], ["20", "BOOST", "Supply", "Boost output voltage, used as supply for the gate drivers."], ["21", "SW", "PWR", "Boost converter switching node connected to external coil and external diode."], ["22", "NCS", "HVI_D", "SPI chip select."], ["23", "GNDLS_B", "GND", "Boost GND to set current\nlimit. Boost switching current goes through this pin through external resistor to\nground."], ["24", "EN", "HVI_D", "Enable (high active) of\nthe device."], ["25", "VDDIO", "Supply", "I/O supply voltage, defines the interface voltage of digital\nI/O,\nfor example, SPI."], ["26", "SCLK", "HVI_D", "SPI clock."], ["27", "SDO", "LVO_D", "SPI data output."], ["28", "SDI", "HVI_D", "SPI data input."], ["29", "VCC3", "LVO_A", "VCC3 regulator,\nfor internal use only. TI recommends an external decoupling capacitor of 0.1 \u00b5F.\nExternal\nload < 100 \u00b5A."], ["30", "GNDA", "GND", "Analog ground."], ["31", "NU", "\u2014", "Not used. Leave this pin open."], ["32", "VCC5", "LVO_A", "VCC5 regulator,\nfor internal use only. Recommended external decoupling capacitor 1 \u00b5F. External\nload\n< 100 \u00b5A."], ["33", "ADREF", "LVI_A", "ADC reference of MCU. Connect\nto VDDIO"], ["34", "NU", "\u2014", "Not used. Leave this pin open."], ["35", "NU", "\u2014", "Not used. Leave this pin open."], ["36", "NU", "\u2014", "Not used. Leave this pin open."], ["37", "NU", "\u2014", "Not used. Connect\nthis pin to ground."], ["38", "NU", "\u2014", "Not used. Connect\nthis pin to ground."], ["39", "NU", "\u2014", "Not used. Connect\nthis pin to ground."], ["40", "NU", "\u2014", "Not used. Connect\nthis pin to ground."], ["41", "NU", "\u2014", "Not used. Connect\nthis pin to ground."], ["42", "NU", "\u2014", "Not used. Connect\nthis pin to ground."], ["43", "IHS3", "HVI_D", "High-side input 3, digital\ninput\nto drive the HS3."], ["44", "IHS2", "HVI_D", "Input HS 2, digital\ninput\nto drive the HS2."], ["45", "IHS1", "HVI_D", "Input HS 1, digital\ninput\nto drive the HS1."], ["46", "ILS3", "HVI_D", "Low-side input 3, digital\ninput\nto drive the LS3."], ["47", "ILS2", "HVI_D", "Input LS 2, digital\ninput\nto drive the LS2."], ["48", "ILS1", "HVI_D", "Input LS 1, digital\ninput\nto drive the LS1."]], "drv8846": [["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN], ["BISEN", "5", "O", "Winding B sense", "Connect\nto current sense resistor for bridge B, or GND if current\nregulation is not required"], ["BOUT1", "6", "O", "Winding B output", NaN], ["BOUT2", "4", NaN, NaN, NaN], ["DEC0", "22", "I", "Decay mode setting pins", "Sets the decay mode; see description section;\ntri-level pin"], ["DEC1", "24", "I", NaN, NaN], ["DIR", "13", "I", "Direction input", "Logic level sets the direction of stepping;\ninternal pulldown"], ["I0", "20", "I", "Torque DAC current scalar", "Scales the current\nfrom 100% to 12.5% in 12.5% steps;\ntri-level pin"], ["I1", "21", "I", NaN, NaN], ["MO", "8", "I", "Microstepping mode setting\npins", "Controls step mode (full, half, up to 1/32-step) and single- or dual-\nedge clocking;\ntri-level pin"], ["M1", "9", "I", NaN, NaN], ["NC", "16", "\u2014", "No connect", "Unused pin not connected internally"], ["nENBL", "11", "I", "Enable driver output", "Logic low to enable device outputs and internal\nindexer;\nlogic high to\ndisable;\ninternal pulldown"], ["nFAULT", "7", "OD", "Fault\nindication pin", "Pulled logic low with fault condition; open-drain output requires\nexternal pullup"], ["nSLEEP", "23", "I", "Sleep mode input", "Logic high to enable device;\nlogic low to enter low-power sleep mode;\ninternal pulldown"], ["STEP", "12", "I", "Step input", "A rising edge (or rising and falling depending on step mode) advances\nthe indexer one step;\ninternal pulldown"], ["TOFF_SEL", "10", "I", "Decay mode off\ntime set", "Sets the off-time during current chopping;\ntri-level pin"], ["ADEC", "19", "I", "Smart\ntune enable", "Logic low sets decay modes by DEC0 and DEC1 pins;\nlogic high \u2013\nsmart\ntune operation is enabled; must be set prior to coming out of\nsleep;\ninternal pulldown"], ["AISEN", "2", "O", "Winding A sense", "Connect\nto current sense resistor for bridge A, or GND if current\nregulation is not required"], ["AOUT1", "1", "O", "Winding A output", NaN], ["AOUT2", "3", NaN, NaN, NaN]], "tca9548a": [["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"], ["A0", "1", "22", "I", "Address input 0. Connect directly to VCC or ground"], ["A1", "2", "23", "I", "Address input 1. Connect directly to VCC or ground"], ["A2", "21", "18", "I", "Address input 2. Connect directly to VCC or ground"], ["GND", "12", "9", "\u2014", "Ground"], ["RESET", "3", "24", "I", "(1)\nActive-low reset\ninput. Connect\nthrough a pull-up resistor,\nif not used\nto VCC or VDPUM"], ["SD0", "4", "1", "I/O", "(1)\nSerial data 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SC0", "5", "2", "I/O", "(1)\nSerial clock 0. Connect\nthrough a pull-up resistor\nto VDPU0"], ["SD1", "6", "3", "I/O", "(1)\nSerial data 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SC1", "7", "4", "I/O", "(1)\nSerial clock 1. Connect\nthrough a pull-up resistor\nto VDPU1"], ["SD2", "8", "5", "I/O", "(1)\nSerial data 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SC2", "9", "6", "I/O", "(1)\nSerial clock 2. Connect\nthrough a pull-up resistor\nto VDPU2"], ["SD3", "10", "7", "I/O", "(1)\nSerial data 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SC3", "11", "8", "I/O", "(1)\nSerial clock 3. Connect\nthrough a pull-up resistor\nto VDPU3"], ["SD4", "13", "10", "I/O", "(1)\nSerial data 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SC4", "14", "11", "I/O", "(1)\nSerial clock 4. Connect\nthrough a pull-up resistor\nto VDPU4"], ["SD5", "15", "12", "I/O", "(1)\nSerial data 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SC5", "16", "13", "I/O", "(1)\nSerial clock 5. Connect\nthrough a pull-up resistor\nto VDPU5"], ["SD6", "17", "14", "I/O", "(1)\nSerial data 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SC6", "18", "15", "I/O", "(1)\nSerial clock 6. Connect\nthrough a pull-up resistor\nto VDPU6"], ["SD7", "19", "16", "I/O", "(1)\nSerial data 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SC7", "20", "17", "I/O", "(1)\nSerial clock 7. Connect\nthrough a pull-up resistor\nto VDPU7"], ["SCL", "22", "19", "I/O", "(1)\nSerial clock bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["SDA", "23", "20", "I/O", "(1)\nSerial data bus. Connect\nthrough a pull-up resistor\nto VDPUM"], ["VCC", "24", "21", "Power", "Supply voltage"]], "drv8873-q1": [["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."], ["PH/IN2", "8", "8", "I", "Control inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["SCLK", "\u2014", "5", "I", "Serial clock input. Serial data is shifted out and captured on the\ncorresponding rising and falling edge on this pin."], ["SDI", "\u2014", "4", "I", "Serial data input. Data is captured on the falling edge of the SCLK pin."], ["SDO", "\u2014", "3", "PP", "Serial data output. Data is shifted out on the rising edge of the SCLK pin. This\nis a push-pull output."], ["SR", "4", "\u2014", "I", "Slew rate adjust. This pin sets the slew rate of the H-bridge outputs."], ["SRC", "16", "16", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["SRC", "17", "17", "O", "Power FET source. Tie this pin to GND through a low-impedance path."], ["VCP", "21", "21", "PWR", "Charge pump output. Connect a 16-V, 1-\u00b5F ceramic capacitor from this pin to\nthe VM supply."], ["VM", "13", "13", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["VM", "20", "20", "PWR", "Power supply. This pin is the motor supply voltage. Bypass this pin to GND\nwith a 0.1-\u00b5F ceramic capacitor and a bulk capacitor."], ["nFAULT", "2", "2", "OD", "Fault indication pin. This pin is pulled logic low with a fault condition. This\nopen-drain output requires an external pullup resistor."], ["nSCS", "\u2014", "6", "I", "Serial chip select. An active low on this pin enables the serial interface\ncommunications. Internal pullup to nSLEEP."], ["nSLEEP", "11", "11", "I", "Sleep input. To enter a low-power sleep mode, set this pin logic low."], ["CPH", "22", "22", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["CPL", "23", "23", "PWR", "Charge pump switching node. Connect a X7R capacitor with a value of 47 nF\nbetween the CPH and CPL pins."], ["DVDD", "1", "1", "PWR", "Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass\nthis pin to GND with a 6.3-V, 1-\u00b5F ceramic capacitor."], ["EN/IN1", "7", "7", "I", "Control Inputs. For details, see the Section 7.3.1.1 section. This pin has an\ninternal pulldown resistor to GND."], ["DISABLE", "9", "9", "I", "Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z.\nInternal pullup to DVDD."], ["GND", "24", "24", "PWR", "Ground pin"], ["IPROPI1", "10", "10", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["IPROPI2", "12", "12", "O", "High-side FET current. The analog current proportional to the current flowing\nin the half bridge."], ["nITRIP", "5", "\u2014", "I", "Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do\nnot connect this pin (or tie it to GND). To disable the ITRIP feature, connect\nthis pin to the DVDD pin."], ["nOL", "6", "\u2014", "I", "Open-load diagnostic control pin. To run the open-load diagnostic at power\nup, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled."], ["MODE", "3", "\u2014", "I", "Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode."]]}