Timing Analyzer report for MI-CircuitosDigitais-Problema-2
Tue Oct 03 12:04:27 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'hh1[0]'
 12. Setup: 'modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q'
 13. Setup: 'modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q'
 14. Setup: 'clk'
 15. Hold: 'modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q'
 16. Hold: 'clk'
 17. Hold: 'hh1[0]'
 18. Hold: 'modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q'
 19. Setup Transfers
 20. Hold Transfers
 21. Report TCCS
 22. Report RSKM
 23. Unconstrained Paths Summary
 24. Clock Status Summary
 25. Unconstrained Input Ports
 26. Unconstrained Output Ports
 27. Unconstrained Input Ports
 28. Unconstrained Output Ports
 29. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; MI-CircuitosDigitais-Problema-2                     ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM240T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+
; Clock Name                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                   ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+
; clk                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                   ;
; hh1[0]                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { hh1[0] }                                                ;
; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q } ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q }    ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 196.12 MHz ; 196.12 MHz      ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ;      ;
; 358.81 MHz ; 358.81 MHz      ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Setup Summary                                                                  ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; hh1[0]                                                ; -8.317 ; -260.199      ;
; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -4.099 ; -21.065       ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; -1.787 ; -11.066       ;
; clk                                                   ; 2.060  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Hold Summary                                                                   ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; -2.339 ; -2.339        ;
; clk                                                   ; -2.114 ; -2.114        ;
; hh1[0]                                                ; -0.829 ; -2.712        ;
; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.674  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                    ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk                                                   ; -2.289 ; -2.289        ;
; hh1[0]                                                ; -2.289 ; -2.289        ;
; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.234  ; 0.000         ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; 0.234  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'hh1[0]'                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -8.317 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_28|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.010      ; 12.994     ;
; -8.301 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_28|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.010      ; 12.978     ;
; -8.236 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_16|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.605      ; 12.508     ;
; -8.220 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_16|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.605      ; 12.492     ;
; -8.161 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.654      ; 12.482     ;
; -8.146 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_32|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.418      ; 12.231     ;
; -8.145 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.654      ; 12.466     ;
; -8.127 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_2|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.826      ; 12.620     ;
; -8.112 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_22|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.869      ; 12.648     ;
; -8.024 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.569      ; 13.260     ;
; -7.993 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_32|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.418      ; 12.078     ;
; -7.981 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.614      ; 13.262     ;
; -7.974 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_2|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.826      ; 12.467     ;
; -7.971 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.706      ; 12.344     ;
; -7.959 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_22|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.869      ; 12.495     ;
; -7.921 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.379      ; 12.967     ;
; -7.911 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.847      ; 12.425     ;
; -7.895 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.847      ; 12.409     ;
; -7.889 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_26|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.819      ; 12.375     ;
; -7.873 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_26|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.819      ; 12.359     ;
; -7.871 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.569      ; 13.107     ;
; -7.870 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_32|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.418      ; 11.955     ;
; -7.851 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_2|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.826      ; 12.344     ;
; -7.843 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.833      ; 12.343     ;
; -7.837 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_29|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.966      ; 12.470     ;
; -7.836 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_22|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.869      ; 12.372     ;
; -7.828 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.614      ; 13.109     ;
; -7.827 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.833      ; 12.327     ;
; -7.818 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.706      ; 12.191     ;
; -7.792 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_28|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.010      ; 12.469     ;
; -7.768 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.379      ; 12.814     ;
; -7.748 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.569      ; 12.984     ;
; -7.711 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_16|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.605      ; 11.983     ;
; -7.705 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.614      ; 12.986     ;
; -7.695 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.706      ; 12.068     ;
; -7.684 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_29|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.966      ; 12.317     ;
; -7.658 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_21|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.037      ; 12.362     ;
; -7.645 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.379      ; 12.691     ;
; -7.642 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_21|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.037      ; 12.346     ;
; -7.636 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.654      ; 11.957     ;
; -7.577 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_27|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.060      ; 12.304     ;
; -7.561 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_29|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.966      ; 12.194     ;
; -7.525 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_28|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.010      ; 12.202     ;
; -7.475 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_28|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.010      ; 12.152     ;
; -7.455 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_9|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.289      ; 11.411     ;
; -7.444 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_16|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.605      ; 11.716     ;
; -7.424 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_27|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.060      ; 12.151     ;
; -7.386 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.847      ; 11.900     ;
; -7.380 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_28|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.010      ; 12.057     ;
; -7.369 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.654      ; 11.690     ;
; -7.364 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_26|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.819      ; 11.850     ;
; -7.359 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.253      ; 12.279     ;
; -7.343 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.253      ; 12.263     ;
; -7.339 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_33|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.843      ; 12.849     ;
; -7.323 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_33|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.843      ; 12.833     ;
; -7.319 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.654      ; 11.640     ;
; -7.318 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.833      ; 11.818     ;
; -7.302 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_9|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.289      ; 11.258     ;
; -7.301 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_27|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.060      ; 12.028     ;
; -7.299 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_16|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.605      ; 11.571     ;
; -7.291 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_5|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.861      ; 11.819     ;
; -7.285 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_23|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.915      ; 11.867     ;
; -7.284 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_18|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.363      ; 12.314     ;
; -7.275 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_5|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.861      ; 11.803     ;
; -7.274 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_30|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.147      ; 12.088     ;
; -7.269 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_23|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.915      ; 11.851     ;
; -7.268 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_18|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.363      ; 12.298     ;
; -7.261 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_1|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.299      ; 12.227     ;
; -7.258 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_30|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.147      ; 12.072     ;
; -7.245 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_1|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.299      ; 12.211     ;
; -7.224 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.654      ; 11.545     ;
; -7.182 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.458      ; 12.307     ;
; -7.179 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_9|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.289      ; 11.135     ;
; -7.166 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.458      ; 12.291     ;
; -7.133 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_21|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.037      ; 11.837     ;
; -7.120 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_32|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.418      ; 11.205     ;
; -7.119 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.847      ; 11.633     ;
; -7.101 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_2|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.826      ; 11.594     ;
; -7.097 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_26|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.819      ; 11.583     ;
; -7.086 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_22|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.869      ; 11.622     ;
; -7.052 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.833      ; 11.552     ;
; -7.002 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.833      ; 11.502     ;
; -6.998 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.569      ; 12.234     ;
; -6.997 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.797      ; 12.461     ;
; -6.981 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.797      ; 12.445     ;
; -6.975 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_32|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.418      ; 11.060     ;
; -6.974 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.847      ; 11.488     ;
; -6.971 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_16|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.605      ; 11.243     ;
; -6.956 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_2|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.826      ; 11.449     ;
; -6.955 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.614      ; 12.236     ;
; -6.952 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_26|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.819      ; 11.438     ;
; -6.941 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_22|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.869      ; 11.477     ;
; -6.934 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_15|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.760      ; 12.361     ;
; -6.918 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_15|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.760      ; 12.345     ;
; -6.907 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 3.833      ; 11.407     ;
; -6.891 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_35|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.529      ; 12.087     ;
; -6.875 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_35|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.529      ; 12.071     ;
; -6.866 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_21|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.037      ; 11.570     ;
; -6.853 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.569      ; 12.089     ;
; -6.849 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_14|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 1.000        ; 4.795      ; 12.311     ;
+--------+---------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q'                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.099 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.766      ;
; -4.098 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.765      ;
; -4.097 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.764      ;
; -4.088 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.755      ;
; -3.895 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.562      ;
; -3.894 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.561      ;
; -3.893 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.560      ;
; -3.884 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.551      ;
; -3.725 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.392      ;
; -3.724 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.391      ;
; -3.723 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.390      ;
; -3.714 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.381      ;
; -3.519 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.186      ;
; -3.518 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.185      ;
; -3.517 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.184      ;
; -3.508 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 4.175      ;
; -3.004 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_1|q  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.500        ; 1.822      ; 4.993      ;
; -3.003 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_1|q  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.500        ; 1.822      ; 4.992      ;
; -3.002 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_1|q  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.500        ; 1.822      ; 4.991      ;
; -2.993 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_1|q  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.500        ; 1.822      ; 4.982      ;
; -2.446 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 3.113      ;
; -2.444 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|nq ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.500        ; 1.822      ; 4.433      ;
; -2.443 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|nq ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.500        ; 1.822      ; 4.432      ;
; -2.442 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|nq ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.500        ; 1.822      ; 4.431      ;
; -2.433 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|nq ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.500        ; 1.822      ; 4.422      ;
; -2.237 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 2.904      ;
; -2.236 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 2.903      ;
; -1.991 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 2.658      ;
; -1.987 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 2.654      ;
; -1.750 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 2.417      ;
; -1.750 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 2.417      ;
; -1.739 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.500        ; 5.471      ; 7.377      ;
; -1.738 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.500        ; 5.471      ; 7.376      ;
; -1.737 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.500        ; 5.471      ; 7.375      ;
; -1.728 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.500        ; 5.471      ; 7.366      ;
; -1.538 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 2.205      ;
; -1.536 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 2.203      ;
; -1.534 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 0.000      ; 2.201      ;
; -1.239 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 5.471      ; 7.377      ;
; -1.238 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 5.471      ; 7.376      ;
; -1.237 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 5.471      ; 7.375      ;
; -1.228 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 1.000        ; 5.471      ; 7.366      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q'                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock                                          ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.787 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 2.454      ;
; -1.703 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 2.370      ;
; -1.496 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 2.163      ;
; -1.490 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 2.157      ;
; -1.490 ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 2.157      ;
; -1.479 ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 2.146      ;
; -1.252 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_1|q  ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|q  ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.919      ;
; -1.247 ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.914      ;
; -1.239 ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.906      ;
; -1.234 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.901      ;
; -1.231 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.898      ;
; -1.217 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.884      ;
; -1.142 ; hh1[0]                                                        ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; hh1[0]                                                ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.500        ; 3.649      ; 4.958      ;
; -1.132 ; hh1[0]                                                        ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; hh1[0]                                                ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.500        ; 3.649      ; 4.948      ;
; -0.934 ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_2|q         ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_2|nq        ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.601      ;
; -0.931 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|q  ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|nq ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.598      ;
; -0.642 ; hh1[0]                                                        ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; hh1[0]                                                ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 3.649      ; 4.958      ;
; -0.632 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.299      ;
; -0.632 ; hh1[0]                                                        ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; hh1[0]                                                ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 3.649      ; 4.948      ;
; 2.285  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q         ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_2|q         ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.500        ; 3.649      ; 1.907      ;
; 2.785  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q         ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_2|q         ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 3.649      ; 1.907      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 2.060 ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; clk         ; 0.500        ; 3.377      ; 1.860      ;
; 2.560 ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; clk         ; 1.000        ; 3.377      ; 1.860      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q'                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock                                          ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.339 ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q         ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_2|q         ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 3.649      ; 1.907      ;
; -1.839 ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q         ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_2|q         ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; -0.500       ; 3.649      ; 1.907      ;
; 1.078  ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.299      ;
; 1.078  ; hh1[0]                                                        ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; hh1[0]                                                ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 3.649      ; 4.948      ;
; 1.088  ; hh1[0]                                                        ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; hh1[0]                                                ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 3.649      ; 4.958      ;
; 1.377  ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|q  ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|nq ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.598      ;
; 1.380  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_2|q         ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_2|nq        ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.601      ;
; 1.578  ; hh1[0]                                                        ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; hh1[0]                                                ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; -0.500       ; 3.649      ; 4.948      ;
; 1.588  ; hh1[0]                                                        ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; hh1[0]                                                ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; -0.500       ; 3.649      ; 4.958      ;
; 1.663  ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.884      ;
; 1.677  ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.898      ;
; 1.680  ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.901      ;
; 1.685  ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.906      ;
; 1.693  ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.914      ;
; 1.698  ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_1|q  ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|q  ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.919      ;
; 1.925  ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 2.146      ;
; 1.936  ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 2.157      ;
; 1.936  ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 2.157      ;
; 1.942  ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 2.163      ;
; 2.149  ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 2.370      ;
; 2.233  ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 2.454      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -2.114 ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; clk         ; 0.000        ; 3.377      ; 1.860      ;
; -1.614 ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; clk         ; -0.500       ; 3.377      ; 1.860      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'hh1[0]'                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.829 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_34|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.652      ; 4.044      ;
; -0.705 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_14|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.795      ; 4.311      ;
; -0.667 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_15|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.760      ; 4.314      ;
; -0.448 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_18|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.363      ; 4.136      ;
; -0.356 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_14|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.795      ; 4.660      ;
; -0.318 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_15|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.760      ; 4.663      ;
; -0.263 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_18|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.363      ; 4.321      ;
; -0.072 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_18|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.363      ; 4.512      ;
; -0.063 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_29|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.966      ; 4.124      ;
; 0.012  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.797      ; 5.030      ;
; 0.029  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_20|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.473      ; 4.723      ;
; 0.089  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.569      ; 4.879      ;
; 0.105  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_27|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.060      ; 4.386      ;
; 0.166  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.569      ; 4.956      ;
; 0.176  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.569      ; 4.966      ;
; 0.196  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_21|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.037      ; 4.454      ;
; 0.214  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_20|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.473      ; 4.908      ;
; 0.215  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.706      ; 4.142      ;
; 0.237  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_18|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.363      ; 4.821      ;
; 0.249  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_14|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.795      ; 5.265      ;
; 0.262  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_34|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.652      ; 5.135      ;
; 0.274  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_29|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.966      ; 4.461      ;
; 0.285  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.379      ; 4.885      ;
; 0.287  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_15|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.760      ; 5.268      ;
; 0.312  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_23|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.915      ; 4.448      ;
; 0.353  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.458      ; 5.032      ;
; 0.361  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.797      ; 5.379      ;
; 0.404  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.847      ; 4.472      ;
; 0.405  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_32|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.418      ; 4.044      ;
; 0.405  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_20|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.473      ; 5.099      ;
; 0.412  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.569      ; 5.202      ;
; 0.416  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.833      ; 4.470      ;
; 0.428  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.797      ; 5.446      ;
; 0.484  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_34|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.652      ; 5.357      ;
; 0.498  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.706      ; 4.425      ;
; 0.504  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_34|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.652      ; 5.377      ;
; 0.521  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_27|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.060      ; 4.802      ;
; 0.532  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_18|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.363      ; 5.116      ;
; 0.560  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_27|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.060      ; 4.841      ;
; 0.560  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_21|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.037      ; 4.818      ;
; 0.590  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_31|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.991      ; 5.802      ;
; 0.598  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.253      ; 5.072      ;
; 0.601  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_30|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.147      ; 4.969      ;
; 0.601  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.847      ; 4.669      ;
; 0.613  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.833      ; 4.667      ;
; 0.617  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_18|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.363      ; 5.201      ;
; 0.634  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_29|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.966      ; 4.821      ;
; 0.640  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.847      ; 4.708      ;
; 0.645  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.569      ; 5.435      ;
; 0.649  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.379      ; 5.249      ;
; 0.652  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.833      ; 4.706      ;
; 0.664  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.706      ; 4.591      ;
; 0.667  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.797      ; 5.685      ;
; 0.676  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_23|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.915      ; 4.812      ;
; 0.678  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.847      ; 4.746      ;
; 0.690  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.833      ; 4.744      ;
; 0.702  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.458      ; 5.381      ;
; 0.763  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.458      ; 5.442      ;
; 0.766  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_27|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.060      ; 5.047      ;
; 0.772  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_5|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.861      ; 4.854      ;
; 0.788  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_17|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.727      ; 5.736      ;
; 0.834  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.253      ; 5.308      ;
; 0.843  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.797      ; 5.861      ;
; 0.858  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.797      ; 5.876      ;
; 0.873  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.847      ; 4.941      ;
; 0.885  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.833      ; 4.939      ;
; 0.909  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_19|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.360      ; 5.490      ;
; 0.915  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.614      ; 5.750      ;
; 0.938  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_30|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.147      ; 5.306      ;
; 0.945  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_29|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.966      ; 5.132      ;
; 0.969  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.654      ; 4.844      ;
; 0.973  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_17|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.727      ; 5.921      ;
; 0.984  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.569      ; 5.774      ;
; 0.984  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_29|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.966      ; 5.171      ;
; 1.002  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.458      ; 5.681      ;
; 1.039  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_31|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.991      ; 6.251      ;
; 1.041  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_1|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.299      ; 5.561      ;
; 1.054  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_20|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.473      ; 5.748      ;
; 1.067  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.253      ; 5.541      ;
; 1.078  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_29|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.966      ; 5.265      ;
; 1.093  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_17|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.727      ; 6.041      ;
; 1.094  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_20|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.473      ; 5.788      ;
; 1.098  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_5|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.861      ; 5.180      ;
; 1.126  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_27|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.060      ; 5.407      ;
; 1.126  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.706      ; 5.053      ;
; 1.164  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_17|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.727      ; 6.112      ;
; 1.178  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.458      ; 5.857      ;
; 1.184  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.706      ; 5.111      ;
; 1.193  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.458      ; 5.872      ;
; 1.197  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_22|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.869      ; 5.287      ;
; 1.202  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_21|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.037      ; 5.460      ;
; 1.211  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_21|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.037      ; 5.469      ;
; 1.212  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.614      ; 6.047      ;
; 1.212  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.847      ; 5.280      ;
; 1.224  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 3.833      ; 5.278      ;
; 1.230  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_14|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.795      ; 6.246      ;
; 1.264  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.614      ; 6.099      ;
; 1.268  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_15|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.760      ; 6.249      ;
; 1.291  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.379      ; 5.891      ;
; 1.293  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_34|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]      ; 0.000        ; 4.652      ; 6.166      ;
+--------+---------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q'                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.674 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 5.471      ; 7.366      ;
; 1.683 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 5.471      ; 7.375      ;
; 1.684 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 5.471      ; 7.376      ;
; 1.685 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 5.471      ; 7.377      ;
; 1.972 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 2.193      ;
; 1.980 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 2.201      ;
; 1.982 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 2.203      ;
; 1.984 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 2.205      ;
; 2.174 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -0.500       ; 5.471      ; 7.366      ;
; 2.183 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -0.500       ; 5.471      ; 7.375      ;
; 2.184 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -0.500       ; 5.471      ; 7.376      ;
; 2.185 ; hh1[0]                                                        ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -0.500       ; 5.471      ; 7.377      ;
; 2.196 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 2.417      ;
; 2.196 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 2.417      ;
; 2.433 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 2.654      ;
; 2.437 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 2.658      ;
; 2.682 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 2.903      ;
; 2.683 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 2.904      ;
; 2.813 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 3.034      ;
; 2.879 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|nq ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -0.500       ; 1.822      ; 4.422      ;
; 2.888 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|nq ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -0.500       ; 1.822      ; 4.431      ;
; 2.889 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|nq ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -0.500       ; 1.822      ; 4.432      ;
; 2.890 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_2|nq ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -0.500       ; 1.822      ; 4.433      ;
; 2.892 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 3.113      ;
; 3.069 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 3.290      ;
; 3.070 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 3.291      ;
; 3.071 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 3.292      ;
; 3.239 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 3.460      ;
; 3.240 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 3.461      ;
; 3.241 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 3.462      ;
; 3.439 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_1|q  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -0.500       ; 1.822      ; 4.982      ;
; 3.443 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 3.664      ;
; 3.444 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 3.665      ;
; 3.445 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 3.666      ;
; 3.448 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_1|q  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -0.500       ; 1.822      ; 4.991      ;
; 3.449 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_1|q  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -0.500       ; 1.822      ; 4.992      ;
; 3.450 ; modulo_deboucing:deboucing_1_confirmation|modulo_ff_d:ff_1|q  ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; -0.500       ; 1.822      ; 4.993      ;
; 3.455 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 3.676      ;
; 3.954 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 4.175      ;
; 3.963 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 4.184      ;
; 3.964 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 4.185      ;
; 3.965 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0.000        ; 0.000      ; 4.186      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; clk                                                   ; 0        ; 0        ; 1        ; 1        ;
; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]                                                ; 2380     ; 0        ; 0        ; 0        ;
; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 4        ; 4        ; 0        ; 0        ;
; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 38       ; 0        ; 0        ; 0        ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0        ; 8        ; 0        ; 0        ;
; hh1[0]                                                ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; 0        ; 0        ; 2        ; 2        ;
; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; 0        ; 0        ; 1        ; 1        ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; 0        ; 0        ; 0        ; 15       ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; clk                                                   ; 0        ; 0        ; 1        ; 1        ;
; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; hh1[0]                                                ; 2380     ; 0        ; 0        ; 0        ;
; hh1[0]                                                ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 4        ; 4        ; 0        ; 0        ;
; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 38       ; 0        ; 0        ; 0        ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; 0        ; 8        ; 0        ; 0        ;
; hh1[0]                                                ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; 0        ; 0        ; 2        ; 2        ;
; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; 0        ; 0        ; 1        ; 1        ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; 0        ; 0        ; 0        ; 15       ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 103   ; 103  ;
; Unconstrained Output Ports      ; 23    ; 23   ;
; Unconstrained Output Port Paths ; 326   ; 326  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                               ;
+-------------------------------------------------------+-------------------------------------------------------+------+-------------+
; Target                                                ; Clock                                                 ; Type ; Status      ;
+-------------------------------------------------------+-------------------------------------------------------+------+-------------+
; clk                                                   ; clk                                                   ; Base ; Constrained ;
; hh1[0]                                                ; hh1[0]                                                ; Base ; Constrained ;
; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q ; Base ; Constrained ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q    ; Base ; Constrained ;
+-------------------------------------------------------+-------------------------------------------------------+------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                        ;
+---------------------------+--------------------------------------------------------------------------------------+
; Input Port                ; Comment                                                                              ;
+---------------------------+--------------------------------------------------------------------------------------+
; button_confirmation_input ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_count_input        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh1[0]                    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh1[1]                    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh2[0]                    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh2[1]                    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh3                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; m_col[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg_ac[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg_ac[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                        ;
+---------------------------+--------------------------------------------------------------------------------------+
; Input Port                ; Comment                                                                              ;
+---------------------------+--------------------------------------------------------------------------------------+
; button_confirmation_input ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_count_input        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh1[0]                    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh1[1]                    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh2[0]                    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh2[1]                    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh3                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; m_col[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg_ac[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg_ac[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Oct 03 12:04:25 2023
Info: Command: quartus_sta MI-CircuitosDigitais-Problema-2 -c MI-CircuitosDigitais-Problema-2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MI-CircuitosDigitais-Problema-2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q
    Info (332105): create_clock -period 1.000 -name hh1[0] hh1[0]
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.317            -260.199 hh1[0] 
    Info (332119):    -4.099             -21.065 modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q 
    Info (332119):    -1.787             -11.066 modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q 
    Info (332119):     2.060               0.000 clk 
Info (332146): Worst-case hold slack is -2.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.339              -2.339 modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q 
    Info (332119):    -2.114              -2.114 clk 
    Info (332119):    -0.829              -2.712 hh1[0] 
    Info (332119):     1.674               0.000 modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 hh1[0] 
    Info (332119):     0.234               0.000 modulo_deboucing:deboucing_1_count|modulo_ff_d:ff_1|q 
    Info (332119):     0.234               0.000 modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4649 megabytes
    Info: Processing ended: Tue Oct 03 12:04:27 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


