
    # Read the Verilog file
    read_verilog clocked_adder.v

    # Perform synthesis with a generic library
    synth -top clocked_adder

    # Map to standard cells (replace 'mycells.lib' with your library)
    dfflibmap -liberty sky130_fd_sc_hd__ff_n40C_1v65.lib
    abc -liberty sky130_fd_sc_hd__ff_n40C_1v65.lib

    # Write the gate-level netlist to a file
    write_verilog clocked_adder_synth.v
    