.global inverse
.global _inverse
inverse:
_inverse:
stp x29, x30, [sp, #-16]!
mov x29, sp
stp x19, x20, [sp, #-16]!
stp x21, x22, [sp, #-16]!
stp x23, x24, [sp, #-16]!
stp x25, x26, [sp, #-16]!
stp x27, x28, [sp, #-16]!
stp q8, q9, [sp, #-32]!
stp q10, q11, [sp, #-32]!
stp q12, q13, [sp, #-32]!
stp q14, q15, [sp, #-32]!
ldp q5, q6, [x1]
movi v4.2d, #-1
mov x2, #-1
lsr x2, x2, #1
ins v3.d[1], x2
mov x2, #-19
ins v3.d[0], x2
zip1 v8.2d, v3.2d, v5.2d
zip2 v9.2d, v4.2d, v5.2d
zip1 v10.2d, v4.2d, v6.2d
zip2 v11.2d, v3.2d, v6.2d
ushr v1.2d, v4.2d, #34
and v3.16b, v8.16b, v1.16b
ushr v12.2d, v8.2d, #30
and v12.16b, v12.16b, v1.16b
sli v3.2d, v12.2d, #32
ushr v4.2d, v8.2d, #60
shl v12.2d, v9.2d, #4
and v12.16b, v12.16b, v1.16b
orr v4.16b, v4.16b, v12.16b
ushr v12.2d, v9.2d, #26
and v12.16b, v12.16b, v1.16b
sli v4.2d, v12.2d, #32
ushr v5.2d, v9.2d, #56
shl v12.2d, v10.2d, #8
and v12.16b, v12.16b, v1.16b
orr v5.16b, v5.16b, v12.16b
ushr v12.2d, v10.2d, #22
and v12.16b, v12.16b, v1.16b
sli v5.2d, v12.2d, #32
ushr v6.2d, v10.2d, #52
shl v12.2d, v11.2d, #12
and v12.16b, v12.16b, v1.16b
orr v6.16b, v6.16b, v12.16b
ushr v12.2d, v11.2d, #18
and v12.16b, v12.16b, v1.16b
sli v6.2d, v12.2d, #32
ushr v7.2d, v11.2d, #48
movi v8.2d, #0
mov  x2, #1
ins  v8.d[1], x2
movi v9.2d, #0
movi v10.2d, #0
movi v11.2d, #0
movi v12.2d, #0
uzp1 v2.4s, v1.4s, v1.4s
ldr x2, [x1]
mov x1, #-19
mov x3, #1
movz x4, #512, LSL #32
add  x6, x4, #1048576
movz  x7, #10347, LSL #16
movk  x7, #51739
dup  v15.4s, w7



// ----------------------------------------



and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x12, x7, x6
asr x12, x12, #42
add x11, x7, #1048576
lsl x11, x11, #22
asr x11, x11, #43
add x14, x8, x6
asr x14, x14, #42
add x13, x8, #1048576
lsl x13, x13, #22
asr x13, x13, #43
mul x9, x11, x1
madd x9, x12, x2, x9
asr x9, x9, #20
mul x10, x13, x1
madd x10, x14, x2, x10
asr x2, x10, #20
mov x1, x9
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
mov x19, #9
        Lbig_loop:
                                                 // Instructions:    354
                                                 // Expected cycles: 251
                                                 // Expected IPC:    1.41
                                                 //
                                                 // Cycle bound:     251.0
                                                 // IPC bound:       1.41
                                                 //
                                                 // Wall time:     20.42s
                                                 // User time:     20.42s
                                                 //
                                                 // -------------------------------------------------------------------------------------------------------------------- cycle (expected) -------------------------------------------------------------------------------------------------------------------->
                                                 // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225                      250
                                                 // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|
        ins v13.s[0], w11                        // *..........................................................................................................................................................................................................................................................
        asr x16, x11, #30                        // *..........................................................................................................................................................................................................................................................
        asr x15, x13, #30                        // *..........................................................................................................................................................................................................................................................
        asr x1, x12, #30                         // .*.........................................................................................................................................................................................................................................................
        asr x2, x14, #30                         // .*.........................................................................................................................................................................................................................................................
        ins v14.s[0], w16                        // ..*........................................................................................................................................................................................................................................................
        mov x22, #19                             // ..*........................................................................................................................................................................................................................................................
        sub x26, x3, #1                          // ..*........................................................................................................................................................................................................................................................
        dup v24.2D, x22                          // ...*.......................................................................................................................................................................................................................................................
        ins v13.s[1], w13                        // ......*....................................................................................................................................................................................................................................................
        ins v14.s[1], w15                        // ........*..................................................................................................................................................................................................................................................
        ins v13.s[2], w12                        // ............*..............................................................................................................................................................................................................................................
        ins v14.s[2], w1                         // ..............*............................................................................................................................................................................................................................................
        ins v13.s[3], w14                        // ..................*........................................................................................................................................................................................................................................
        ins v14.s[3], w2                         // ....................*......................................................................................................................................................................................................................................
        and v13.16B, v13.16B, v2.16B             // ........................*..................................................................................................................................................................................................................................
        smull v26.2D, v13.2S, v3.S[0]            // ...........................*...............................................................................................................................................................................................................................
        smlal2 v26.2D, v13.4S, v3.S[2]           // ............................*..............................................................................................................................................................................................................................
        smull v30.2D, v13.2S, v8.S[0]            // .............................*.............................................................................................................................................................................................................................
        smlal2 v30.2D, v13.4S, v8.S[2]           // ..............................*............................................................................................................................................................................................................................
        sshr v28.2D, v26.2D, #30                 // ................................*..........................................................................................................................................................................................................................
        smlal v28.2D, v14.2S, v3.S[0]            // ...................................*.......................................................................................................................................................................................................................
        smlal2 v28.2D, v14.4S, v3.S[2]           // ....................................*......................................................................................................................................................................................................................
        smlal v28.2D, v13.2S, v3.S[1]            // .....................................*.....................................................................................................................................................................................................................
        smlal2 v28.2D, v13.4S, v3.S[3]           // ......................................*....................................................................................................................................................................................................................
        mul v23.4S, v30.4S, v15.4S               // .......................................*...................................................................................................................................................................................................................
        sshr v28.2D, v28.2D, #30                 // ..........................................*................................................................................................................................................................................................................
        and v29.16B, v23.16B, v1.16B             // ............................................*..............................................................................................................................................................................................................
        smlal v28.2D, v14.2S, v3.S[1]            // .............................................*.............................................................................................................................................................................................................
        smlal2 v28.2D, v14.4S, v3.S[3]           // ..............................................*............................................................................................................................................................................................................
        uzp1 v0.4S, v29.4S, v29.4S               // ...............................................*...........................................................................................................................................................................................................
        smlal v28.2D, v13.2S, v4.S[0]            // ...............................................*...........................................................................................................................................................................................................
        smlal2 v28.2D, v13.4S, v4.S[2]           // ................................................*..........................................................................................................................................................................................................
        smlsl v30.2D, v0.2S, v24.S[0]            // ..................................................*........................................................................................................................................................................................................
        ushll v21.2D, v0.2S, #15                 // ..................................................*........................................................................................................................................................................................................
        sshr v23.2D, v28.2D, #30                 // ....................................................*......................................................................................................................................................................................................
        and v3.16B, v28.16B, v1.16B              // ....................................................*......................................................................................................................................................................................................
        sshr v19.2D, v30.2D, #30                 // ......................................................*....................................................................................................................................................................................................
        smlal v23.2D, v14.2S, v4.S[0]            // .......................................................*...................................................................................................................................................................................................
        smlal2 v23.2D, v14.4S, v4.S[2]           // ........................................................*..................................................................................................................................................................................................
        smlal v23.2D, v13.2S, v4.S[1]            // .........................................................*.................................................................................................................................................................................................
        smlal2 v23.2D, v13.4S, v4.S[3]           // ..........................................................*................................................................................................................................................................................................
        smlal v19.2D, v14.2S, v8.S[0]            // ...........................................................*...............................................................................................................................................................................................
        smlal2 v19.2D, v14.4S, v8.S[2]           // ............................................................*..............................................................................................................................................................................................
        smlal v19.2D, v13.2S, v8.S[1]            // .............................................................*.............................................................................................................................................................................................
        and v22.16B, v23.16B, v1.16B             // ..............................................................*............................................................................................................................................................................................
        sshr v28.2D, v23.2D, #30                 // ..............................................................*............................................................................................................................................................................................
        smlal2 v19.2D, v13.4S, v8.S[3]           // ...............................................................*...........................................................................................................................................................................................
        sli v3.2D, v22.2D, #32                   // .................................................................*.........................................................................................................................................................................................
        smlal v28.2D, v14.2S, v4.S[1]            // .................................................................*.........................................................................................................................................................................................
        smlal2 v28.2D, v14.4S, v4.S[3]           // ..................................................................*........................................................................................................................................................................................
        mul v30.4S, v19.4S, v15.4S               // ...................................................................*.......................................................................................................................................................................................
        smlal v28.2D, v13.2S, v5.S[0]            // .....................................................................*.....................................................................................................................................................................................
        umov w12, v3.s[2]                        // .....................................................................*.....................................................................................................................................................................................
        umov w18, v3.s[3]                        // .....................................................................*.....................................................................................................................................................................................
        smlal2 v28.2D, v13.4S, v5.S[2]           // ......................................................................*....................................................................................................................................................................................
        umov w13, v3.s[0]                        // ......................................................................*....................................................................................................................................................................................
        umov w24, v3.s[1]                        // ......................................................................*....................................................................................................................................................................................
        and v16.16B, v30.16B, v1.16B             // ........................................................................*..................................................................................................................................................................................
        add x1, x12, x18, lsl #30                // ..........................................................................*................................................................................................................................................................................
        sshr v30.2D, v28.2D, #30                 // ..........................................................................*................................................................................................................................................................................
        and v4.16B, v28.16B, v1.16B              // ..........................................................................*................................................................................................................................................................................
        add x20, x13, x24, lsl #30               // ...........................................................................*...............................................................................................................................................................................
        uzp1 v31.4S, v16.4S, v16.4S              // ...........................................................................*...............................................................................................................................................................................
        and x15, x1, #1048575                    // ............................................................................*..............................................................................................................................................................................
        smlal v30.2D, v14.2S, v5.S[0]            // .............................................................................*.............................................................................................................................................................................
        orr x21, x15, #0xC000000000000000        // .............................................................................*.............................................................................................................................................................................
        and x24, x20, #1048575                   // .............................................................................*.............................................................................................................................................................................
        smlsl v19.2D, v31.2S, v24.S[0]           // ..............................................................................*............................................................................................................................................................................
        orr x13, x24, #0xFFFFFE0000000000        // ..............................................................................*............................................................................................................................................................................
        tst x21, #1                              // ..............................................................................*............................................................................................................................................................................
        smlal2 v30.2D, v14.4S, v5.S[2]           // ...............................................................................*...........................................................................................................................................................................
        csel x5, x13, xzr, ne                    // ...............................................................................*...........................................................................................................................................................................
        tst x26, x21, ror #1                     // ...............................................................................*...........................................................................................................................................................................
        ushll v28.2D, v31.2S, #15                // ................................................................................*..........................................................................................................................................................................
        smlal v30.2D, v13.2S, v5.S[1]            // ................................................................................*..........................................................................................................................................................................
        csneg x26, x26, x3, pl                   // .................................................................................*.........................................................................................................................................................................
        csneg x15, x5, x5, pl                    // .................................................................................*.........................................................................................................................................................................
        smlal2 v30.2D, v13.4S, v5.S[3]           // .................................................................................*.........................................................................................................................................................................
        sshr v29.2D, v19.2D, #30                 // ..................................................................................*........................................................................................................................................................................
        add x11, x21, x15                        // ..................................................................................*........................................................................................................................................................................
        sub x7, x26, #1                          // ..................................................................................*........................................................................................................................................................................
        csel x16, x21, x13, mi                   // ...................................................................................*.......................................................................................................................................................................
        asr x21, x11, #1                         // ....................................................................................*......................................................................................................................................................................
        smlal v29.2D, v14.2S, v8.S[1]            // .....................................................................................*.....................................................................................................................................................................
        sshr v18.2D, v30.2D, #30                 // .....................................................................................*.....................................................................................................................................................................
        smlal2 v29.2D, v14.4S, v8.S[3]           // ......................................................................................*....................................................................................................................................................................
        and v30.16B, v30.16B, v1.16B             // ......................................................................................*....................................................................................................................................................................
        tst x21, #1                              // ......................................................................................*....................................................................................................................................................................
        smlal v29.2D, v13.2S, v9.S[0]            // .......................................................................................*...................................................................................................................................................................
        csel x4, x16, xzr, ne                    // .......................................................................................*...................................................................................................................................................................
        tst x7, x21, ror #1                      // .......................................................................................*...................................................................................................................................................................
        smlal v18.2D, v14.2S, v5.S[1]            // ........................................................................................*..................................................................................................................................................................
        smlal2 v18.2D, v14.4S, v5.S[3]           // .........................................................................................*.................................................................................................................................................................
        csneg x2, x7, x26, pl                    // .........................................................................................*.................................................................................................................................................................
        csneg x27, x4, x4, pl                    // .........................................................................................*.................................................................................................................................................................
        csel x10, x21, x16, mi                   // ..........................................................................................*................................................................................................................................................................
        add x17, x21, x27                        // ..........................................................................................*................................................................................................................................................................
        smlal2 v29.2D, v13.4S, v9.S[2]           // ..........................................................................................*................................................................................................................................................................
        sli v4.2D, v30.2D, #32                   // ...........................................................................................*...............................................................................................................................................................
        smlal v18.2D, v13.2S, v6.S[0]            // ...........................................................................................*...............................................................................................................................................................
        sub x25, x2, #1                          // ...........................................................................................*...............................................................................................................................................................
        asr x8, x17, #1                          // ............................................................................................*..............................................................................................................................................................
        smlal2 v18.2D, v13.4S, v6.S[2]           // ............................................................................................*..............................................................................................................................................................
        sshr v20.2D, v29.2D, #30                 // ..............................................................................................*............................................................................................................................................................
        and v8.16B, v29.16B, v1.16B              // ..............................................................................................*............................................................................................................................................................
        tst x8, #1                               // ..............................................................................................*............................................................................................................................................................
        csel x28, x10, xzr, ne                   // ...............................................................................................*...........................................................................................................................................................
        tst x25, x8, ror #1                      // ...............................................................................................*...........................................................................................................................................................
        sshr v25.2D, v18.2D, #30                 // ................................................................................................*..........................................................................................................................................................
        and v5.16B, v18.16B, v1.16B              // ................................................................................................*..........................................................................................................................................................
        csneg x16, x25, x2, pl                   // .................................................................................................*.........................................................................................................................................................
        smlal v20.2D, v14.2S, v9.S[0]            // .................................................................................................*.........................................................................................................................................................
        csneg x30, x28, x28, pl                  // .................................................................................................*.........................................................................................................................................................
        smlal2 v20.2D, v14.4S, v9.S[2]           // ..................................................................................................*........................................................................................................................................................
        add x3, x8, x30                          // ..................................................................................................*........................................................................................................................................................
        sub x21, x16, #1                         // ..................................................................................................*........................................................................................................................................................
        csel x25, x8, x10, mi                    // ...................................................................................................*.......................................................................................................................................................
        smlal v20.2D, v13.2S, v9.S[1]            // ...................................................................................................*.......................................................................................................................................................
        asr x12, x3, #1                          // ....................................................................................................*......................................................................................................................................................
        smlal2 v20.2D, v13.4S, v9.S[3]           // ....................................................................................................*......................................................................................................................................................
        smlal v25.2D, v14.2S, v6.S[0]            // .....................................................................................................*.....................................................................................................................................................
        smlal2 v25.2D, v14.4S, v6.S[2]           // ......................................................................................................*....................................................................................................................................................
        tst x12, #1                              // ......................................................................................................*....................................................................................................................................................
        smlal v25.2D, v13.2S, v6.S[1]            // .......................................................................................................*...................................................................................................................................................
        csel x26, x25, xzr, ne                   // .......................................................................................................*...................................................................................................................................................
        tst x21, x12, ror #1                     // .......................................................................................................*...................................................................................................................................................
        smlal2 v25.2D, v13.4S, v6.S[3]           // ........................................................................................................*..................................................................................................................................................
        sshr v30.2D, v20.2D, #30                 // ........................................................................................................*..................................................................................................................................................
        csneg x2, x21, x16, pl                   // .........................................................................................................*.................................................................................................................................................
        csel x4, x12, x25, mi                    // .........................................................................................................*.................................................................................................................................................
        csneg x5, x26, x26, pl                   // .........................................................................................................*.................................................................................................................................................
        add x9, x12, x5                          // ..........................................................................................................*................................................................................................................................................
        and v23.16B, v20.16B, v1.16B             // ..........................................................................................................*................................................................................................................................................
        sub x14, x2, #1                          // ..........................................................................................................*................................................................................................................................................
        smlal v30.2D, v14.2S, v9.S[1]            // ...........................................................................................................*...............................................................................................................................................
        smlal2 v30.2D, v14.4S, v9.S[3]           // ............................................................................................................*..............................................................................................................................................
        asr x11, x9, #1                          // ............................................................................................................*..............................................................................................................................................
        sshr v18.2D, v25.2D, #30                 // ............................................................................................................*..............................................................................................................................................
        sli v8.2D, v23.2D, #32                   // .............................................................................................................*.............................................................................................................................................
        smlal v30.2D, v13.2S, v10.S[0]           // .............................................................................................................*.............................................................................................................................................
        smlal2 v30.2D, v13.4S, v10.S[2]          // ..............................................................................................................*............................................................................................................................................
        tst x11, #1                              // ..............................................................................................................*............................................................................................................................................
        smlal v18.2D, v14.2S, v6.S[1]            // ...............................................................................................................*...........................................................................................................................................
        csel x24, x4, xzr, ne                    // ...............................................................................................................*...........................................................................................................................................
        tst x14, x11, ror #1                     // ...............................................................................................................*...........................................................................................................................................
        smlal2 v18.2D, v14.4S, v6.S[3]           // ................................................................................................................*..........................................................................................................................................
        and v29.16B, v25.16B, v1.16B             // ................................................................................................................*..........................................................................................................................................
        csneg x22, x14, x2, pl                   // .................................................................................................................*.........................................................................................................................................
        csneg x26, x24, x24, pl                  // .................................................................................................................*.........................................................................................................................................
        smlal v18.2D, v13.2S, v7.S[0]            // .................................................................................................................*.........................................................................................................................................
        add x15, x11, x26                        // ..................................................................................................................*........................................................................................................................................
        smlal2 v18.2D, v13.4S, v7.S[2]           // ..................................................................................................................*........................................................................................................................................
        sshr v25.2D, v30.2D, #30                 // ..................................................................................................................*........................................................................................................................................
        csel x9, x11, x4, mi                     // ...................................................................................................................*.......................................................................................................................................
        and v9.16B, v30.16B, v1.16B              // ...................................................................................................................*.......................................................................................................................................
        sub x12, x22, #1                         // ...................................................................................................................*.......................................................................................................................................
        sli v5.2D, v29.2D, #32                   // ....................................................................................................................*......................................................................................................................................
        asr x4, x15, #1                          // ....................................................................................................................*......................................................................................................................................
        smlal v25.2D, v14.2S, v10.S[0]           // .....................................................................................................................*.....................................................................................................................................
        smlal2 v25.2D, v14.4S, v10.S[2]          // ......................................................................................................................*....................................................................................................................................
        tst x4, #1                               // ......................................................................................................................*....................................................................................................................................
        sshr v27.2D, v18.2D, #30                 // ......................................................................................................................*....................................................................................................................................
        smlal v25.2D, v13.2S, v10.S[1]           // .......................................................................................................................*...................................................................................................................................
        csel x29, x9, xzr, ne                    // .......................................................................................................................*...................................................................................................................................
        tst x12, x4, ror #1                      // .......................................................................................................................*...................................................................................................................................
        and v6.16B, v18.16B, v1.16B              // ........................................................................................................................*..................................................................................................................................
        smlal2 v25.2D, v13.4S, v10.S[3]          // ........................................................................................................................*..................................................................................................................................
        csneg x17, x12, x22, pl                  // .........................................................................................................................*.................................................................................................................................
        smlal v27.2D, v14.2S, v7.S[0]            // .........................................................................................................................*.................................................................................................................................
        csneg x18, x29, x29, pl                  // .........................................................................................................................*.................................................................................................................................
        smlal2 v27.2D, v14.4S, v7.S[2]           // ..........................................................................................................................*................................................................................................................................
        add x14, x4, x18                         // ..........................................................................................................................*................................................................................................................................
        sub x12, x17, #1                         // ..........................................................................................................................*................................................................................................................................
        csel x4, x4, x9, mi                      // ...........................................................................................................................*...............................................................................................................................
        sshr v20.2D, v25.2D, #30                 // ............................................................................................................................*..............................................................................................................................
        and v17.16B, v25.16B, v1.16B             // ............................................................................................................................*..............................................................................................................................
        asr x5, x14, #1                          // ............................................................................................................................*..............................................................................................................................
        and v19.16B, v27.16B, v1.16B             // ..............................................................................................................................*............................................................................................................................
        sshr v7.2D, v27.2D, #30                  // ..............................................................................................................................*............................................................................................................................
        tst x5, #1                               // ..............................................................................................................................*............................................................................................................................
        smlal v20.2D, v14.2S, v10.S[1]           // ...............................................................................................................................*...........................................................................................................................
        csel x14, x4, xzr, ne                    // ...............................................................................................................................*...........................................................................................................................
        tst x12, x5, ror #1                      // ...............................................................................................................................*...........................................................................................................................
        smlal2 v20.2D, v14.4S, v10.S[3]          // ................................................................................................................................*..........................................................................................................................
        sli v9.2D, v17.2D, #32                   // ................................................................................................................................*..........................................................................................................................
        csneg x29, x12, x17, pl                  // .................................................................................................................................*.........................................................................................................................
        csneg x25, x14, x14, pl                  // .................................................................................................................................*.........................................................................................................................
        smlal v20.2D, v13.2S, v11.S[0]           // .................................................................................................................................*.........................................................................................................................
        csel x7, x5, x4, mi                      // ..................................................................................................................................*........................................................................................................................
        add x13, x5, x25                         // ..................................................................................................................................*........................................................................................................................
        smlal2 v20.2D, v13.4S, v11.S[2]          // ..................................................................................................................................*........................................................................................................................
        sli v6.2D, v19.2D, #32                   // ...................................................................................................................................*.......................................................................................................................
        sub x17, x29, #1                         // ...................................................................................................................................*.......................................................................................................................
        asr x16, x13, #1                         // ....................................................................................................................................*......................................................................................................................
        sshr v29.2D, v20.2D, #30                 // ......................................................................................................................................*....................................................................................................................
        and v10.16B, v20.16B, v1.16B             // ......................................................................................................................................*....................................................................................................................
        tst x16, #1                              // ......................................................................................................................................*....................................................................................................................
        csel x12, x7, xzr, ne                    // .......................................................................................................................................*...................................................................................................................
        tst x17, x16, ror #1                     // .......................................................................................................................................*...................................................................................................................
        csneg x11, x17, x29, pl                  // .........................................................................................................................................*.................................................................................................................
        smlal v29.2D, v14.2S, v11.S[0]           // .........................................................................................................................................*.................................................................................................................
        csneg x28, x12, x12, pl                  // .........................................................................................................................................*.................................................................................................................
        csel x7, x16, x7, mi                     // ..........................................................................................................................................*................................................................................................................
        add x10, x16, x28                        // ..........................................................................................................................................*................................................................................................................
        smlal2 v29.2D, v14.4S, v11.S[2]          // ..........................................................................................................................................*................................................................................................................
        smlal v29.2D, v13.2S, v11.S[1]           // ...........................................................................................................................................*...............................................................................................................
        sub x18, x11, #1                         // ...........................................................................................................................................*...............................................................................................................
        asr x30, x10, #1                         // ............................................................................................................................................*..............................................................................................................
        smlal2 v29.2D, v13.4S, v11.S[3]          // ............................................................................................................................................*..............................................................................................................
        tst x30, #1                              // ..............................................................................................................................................*............................................................................................................
        csel x25, x7, xzr, ne                    // ...............................................................................................................................................*...........................................................................................................
        tst x18, x30, ror #1                     // ...............................................................................................................................................*...........................................................................................................
        and v16.16B, v29.16B, v1.16B             // ................................................................................................................................................*..........................................................................................................
        sshr v0.2D, v29.2D, #30                  // ................................................................................................................................................*..........................................................................................................
        csneg x15, x18, x11, pl                  // .................................................................................................................................................*.........................................................................................................
        csel x3, x30, x7, mi                     // .................................................................................................................................................*.........................................................................................................
        csneg x14, x25, x25, pl                  // .................................................................................................................................................*.........................................................................................................
        add x12, x30, x14                        // ..................................................................................................................................................*........................................................................................................
        sub x10, x15, #1                         // ..................................................................................................................................................*........................................................................................................
        sli v10.2D, v16.2D, #32                  // ...................................................................................................................................................*.......................................................................................................
        smlal v0.2D, v14.2S, v11.S[1]            // ...................................................................................................................................................*.......................................................................................................
        smlal2 v0.2D, v14.4S, v11.S[3]           // ....................................................................................................................................................*......................................................................................................
        asr x27, x12, #1                         // ....................................................................................................................................................*......................................................................................................
        smlal v0.2D, v13.2S, v12.S[0]            // .....................................................................................................................................................*.....................................................................................................
        smlal2 v0.2D, v13.4S, v12.S[2]           // ......................................................................................................................................................*....................................................................................................
        tst x27, #1                              // ......................................................................................................................................................*....................................................................................................
        csel x23, x3, xzr, ne                    // .......................................................................................................................................................*...................................................................................................
        tst x10, x27, ror #1                     // .......................................................................................................................................................*...................................................................................................
        csneg x13, x10, x15, pl                  // .........................................................................................................................................................*.................................................................................................
        csel x8, x27, x3, mi                     // .........................................................................................................................................................*.................................................................................................
        csneg x14, x23, x23, pl                  // .........................................................................................................................................................*.................................................................................................
        add v21.2D, v0.2D, v21.2D                // ..........................................................................................................................................................*................................................................................................
        add x5, x27, x14                         // ..........................................................................................................................................................*................................................................................................
        sub x25, x13, #1                         // ..........................................................................................................................................................*................................................................................................
        asr x23, x5, #1                          // ............................................................................................................................................................*..............................................................................................
        sshr v27.2D, v21.2D, #30                 // .............................................................................................................................................................*.............................................................................................
        and v11.16B, v21.16B, v1.16B             // .............................................................................................................................................................*.............................................................................................
        tst x23, #1                              // ..............................................................................................................................................................*............................................................................................
        csel x10, x8, xzr, ne                    // ...............................................................................................................................................................*...........................................................................................
        tst x25, x23, ror #1                     // ...............................................................................................................................................................*...........................................................................................
        smlal v27.2D, v14.2S, v12.S[0]           // ................................................................................................................................................................*..........................................................................................
        smlal2 v27.2D, v14.4S, v12.S[2]          // .................................................................................................................................................................*.........................................................................................
        csneg x25, x25, x13, pl                  // .................................................................................................................................................................*.........................................................................................
        csneg x16, x10, x10, pl                  // .................................................................................................................................................................*.........................................................................................
        csel x8, x23, x8, mi                     // ..................................................................................................................................................................*........................................................................................
        add x18, x23, x16                        // ..................................................................................................................................................................*........................................................................................
        sub x13, x25, #1                         // ..................................................................................................................................................................*........................................................................................
        asr x26, x18, #1                         // ....................................................................................................................................................................*......................................................................................
        add v28.2D, v27.2D, v28.2D               // .....................................................................................................................................................................*.....................................................................................
        tst x26, #1                              // ......................................................................................................................................................................*....................................................................................
        csel x10, x8, xzr, ne                    // .......................................................................................................................................................................*...................................................................................
        tst x13, x26, ror #1                     // .......................................................................................................................................................................*...................................................................................
        and v19.16B, v28.16B, v1.16B             // ........................................................................................................................................................................*..................................................................................
        sshr v25.2D, v28.2D, #30                 // ........................................................................................................................................................................*..................................................................................
        csneg x21, x13, x25, pl                  // .........................................................................................................................................................................*.................................................................................
        csel x28, x26, x8, mi                    // .........................................................................................................................................................................*.................................................................................
        csneg x23, x10, x10, pl                  // .........................................................................................................................................................................*.................................................................................
        add x25, x26, x23                        // ..........................................................................................................................................................................*................................................................................
        sub x12, x21, #1                         // ..........................................................................................................................................................................*................................................................................
        sshr v22.2D, v25.2D, #15                 // ...........................................................................................................................................................................*...............................................................................
        sli v11.2D, v19.2D, #32                  // ............................................................................................................................................................................*..............................................................................
        asr x2, x25, #1                          // ............................................................................................................................................................................*..............................................................................
        mla v8.4S, v22.4S, v24.4S                // ..............................................................................................................................................................................*............................................................................
        shl v29.2D, v22.2D, #15                  // ..............................................................................................................................................................................*............................................................................
        tst x2, #1                               // ..............................................................................................................................................................................*............................................................................
        csel x30, x28, xzr, ne                   // ...............................................................................................................................................................................*...........................................................................
        tst x12, x2, ror #1                      // ...............................................................................................................................................................................*...........................................................................
        csneg x17, x12, x21, pl                  // .................................................................................................................................................................................*.........................................................................
        csel x14, x2, x28, mi                    // .................................................................................................................................................................................*.........................................................................
        csneg x4, x30, x30, pl                   // .................................................................................................................................................................................*.........................................................................
        sub v12.2D, v25.2D, v29.2D               // ..................................................................................................................................................................................*........................................................................
        add x30, x2, x4                          // ..................................................................................................................................................................................*........................................................................
        sub x23, x17, #1                         // ..................................................................................................................................................................................*........................................................................
        asr x2, x30, #1                          // ....................................................................................................................................................................................*......................................................................
        tst x2, #1                               // ......................................................................................................................................................................................*....................................................................
        csel x8, x14, xzr, ne                    // .......................................................................................................................................................................................*...................................................................
        tst x23, x2, ror #1                      // .......................................................................................................................................................................................*...................................................................
        csneg x28, x23, x17, pl                  // .........................................................................................................................................................................................*.................................................................
        csel x27, x2, x14, mi                    // .........................................................................................................................................................................................*.................................................................
        csneg x3, x8, x8, pl                     // .........................................................................................................................................................................................*.................................................................
        add x14, x2, x3                          // ..........................................................................................................................................................................................*................................................................
        sub x22, x28, #1                         // ..........................................................................................................................................................................................*................................................................
        asr x30, x14, #1                         // ............................................................................................................................................................................................*..............................................................
        tst x30, #1                              // ..............................................................................................................................................................................................*............................................................
        csel x13, x27, xzr, ne                   // ...............................................................................................................................................................................................*...........................................................
        tst x22, x30, ror #1                     // ...............................................................................................................................................................................................*...........................................................
        csneg x9, x22, x28, pl                   // .................................................................................................................................................................................................*.........................................................
        csel x16, x30, x27, mi                   // .................................................................................................................................................................................................*.........................................................
        csneg x27, x13, x13, pl                  // .................................................................................................................................................................................................*.........................................................
        add x10, x30, x27                        // ..................................................................................................................................................................................................*........................................................
        sub x25, x9, #1                          // ..................................................................................................................................................................................................*........................................................
        asr x15, x10, #1                         // ....................................................................................................................................................................................................*......................................................
        tst x15, #1                              // ......................................................................................................................................................................................................*....................................................
        csel x11, x16, xzr, ne                   // .......................................................................................................................................................................................................*...................................................
        tst x25, x15, ror #1                     // .......................................................................................................................................................................................................*...................................................
        csneg x14, x25, x9, pl                   // .........................................................................................................................................................................................................*.................................................
        csel x10, x15, x16, mi                   // .........................................................................................................................................................................................................*.................................................
        csneg x8, x11, x11, pl                   // .........................................................................................................................................................................................................*.................................................
        add x27, x15, x8                         // ..........................................................................................................................................................................................................*................................................
        sub x4, x14, #1                          // ..........................................................................................................................................................................................................*................................................
        asr x25, x27, #1                         // ............................................................................................................................................................................................................*..............................................
        tst x25, #1                              // ..............................................................................................................................................................................................................*............................................
        csel x2, x10, xzr, ne                    // ...............................................................................................................................................................................................................*...........................................
        tst x4, x25, ror #1                      // ...............................................................................................................................................................................................................*...........................................
        csneg x9, x4, x14, pl                    // .................................................................................................................................................................................................................*.........................................
        csel x17, x25, x10, mi                   // .................................................................................................................................................................................................................*.........................................
        csneg x30, x2, x2, pl                    // .................................................................................................................................................................................................................*.........................................
        add x27, x25, x30                        // ..................................................................................................................................................................................................................*........................................
        sub x13, x9, #1                          // ..................................................................................................................................................................................................................*........................................
        asr x14, x27, #1                         // ....................................................................................................................................................................................................................*......................................
        tst x14, #1                              // ......................................................................................................................................................................................................................*....................................
        csel x23, x17, xzr, ne                   // .......................................................................................................................................................................................................................*...................................
        tst x13, x14, ror #1                     // .......................................................................................................................................................................................................................*...................................
        csneg x9, x13, x9, pl                    // .........................................................................................................................................................................................................................*.................................
        csel x2, x14, x17, mi                    // .........................................................................................................................................................................................................................*.................................
        csneg x13, x23, x23, pl                  // .........................................................................................................................................................................................................................*.................................
        add x29, x14, x13                        // ..........................................................................................................................................................................................................................*................................
        sub x16, x9, #1                          // ..........................................................................................................................................................................................................................*................................
        asr x18, x29, #1                         // ............................................................................................................................................................................................................................*..............................
        tst x18, #1                              // ..............................................................................................................................................................................................................................*............................
        csel x12, x2, xzr, ne                    // ...............................................................................................................................................................................................................................*...........................
        tst x16, x18, ror #1                     // ...............................................................................................................................................................................................................................*...........................
        csneg x15, x16, x9, pl                   // .................................................................................................................................................................................................................................*.........................
        csel x9, x18, x2, mi                     // .................................................................................................................................................................................................................................*.........................
        csneg x23, x12, x12, pl                  // .................................................................................................................................................................................................................................*.........................
        add x24, x18, x23                        // ..................................................................................................................................................................................................................................*........................
        sub x23, x15, #1                         // ..................................................................................................................................................................................................................................*........................
        asr x5, x24, #1                          // ....................................................................................................................................................................................................................................*......................
        tst x5, #1                               // ......................................................................................................................................................................................................................................*....................
        csel x7, x9, xzr, ne                     // .......................................................................................................................................................................................................................................*...................
        tst x23, x5, ror #1                      // .......................................................................................................................................................................................................................................*...................
        csneg x3, x23, x15, pl                   // .........................................................................................................................................................................................................................................*.................
        csel x16, x5, x9, mi                     // .........................................................................................................................................................................................................................................*.................
        csneg x30, x7, x7, pl                    // .........................................................................................................................................................................................................................................*.................
        add x4, x5, x30                          // ..........................................................................................................................................................................................................................................*................
        add x22, x16, x6                         // ..........................................................................................................................................................................................................................................*................
        add x24, x16, #1048576                   // ..........................................................................................................................................................................................................................................*................
        asr x21, x4, #1                          // ............................................................................................................................................................................................................................................*..............
        asr x12, x22, #42                        // ............................................................................................................................................................................................................................................*..............
        lsl x17, x24, #22                        // ............................................................................................................................................................................................................................................*..............
        add x18, x21, x6                         // ..............................................................................................................................................................................................................................................*............
        add x13, x21, #1048576                   // ..............................................................................................................................................................................................................................................*............
        asr x11, x17, #43                        // ..............................................................................................................................................................................................................................................*............
        asr x14, x18, #42                        // ................................................................................................................................................................................................................................................*..........
        lsl x24, x13, #22                        // ................................................................................................................................................................................................................................................*..........
        mul x10, x11, x20                        // ................................................................................................................................................................................................................................................*..........
        asr x13, x24, #43                        // ..................................................................................................................................................................................................................................................*........
        madd x25, x12, x1, x10                   // ...................................................................................................................................................................................................................................................*.......
        mul x17, x13, x20                        // ....................................................................................................................................................................................................................................................*......
        asr x21, x25, #20                        // ......................................................................................................................................................................................................................................................*....
        madd x22, x14, x1, x17                   // .......................................................................................................................................................................................................................................................*...
        mov x1, x21                              // ........................................................................................................................................................................................................................................................*..
        asr x2, x22, #20                         // ..........................................................................................................................................................................................................................................................*

                                                // -------------------------------------------------------------------------------------------------------------------- cycle (expected) -------------------------------------------------------------------------------------------------------------------->
                                                // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225
                                                // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|-------------------------
        // ins v13.s[0], w11                    // *..........................................................................................................................................................................................................................................................
        // ins v13.s[1], w13                    // ......*....................................................................................................................................................................................................................................................
        // ins v13.s[2], w12                    // ............*..............................................................................................................................................................................................................................................
        // ins v13.s[3], w14                    // ..................*........................................................................................................................................................................................................................................
        // and v13.16b, v13.16b, v2.16b         // ........................*..................................................................................................................................................................................................................................
        // asr x11, x11, #30                    // *..........................................................................................................................................................................................................................................................
        // asr x12, x12, #30                    // .*.........................................................................................................................................................................................................................................................
        // asr x13, x13, #30                    // *..........................................................................................................................................................................................................................................................
        // asr x14, x14, #30                    // .*.........................................................................................................................................................................................................................................................
        // ins v14.s[0], w11                    // ..*........................................................................................................................................................................................................................................................
        // ins v14.s[1], w13                    // ........*..................................................................................................................................................................................................................................................
        // ins v14.s[2], w12                    // ..............*............................................................................................................................................................................................................................................
        // ins v14.s[3], w14                    // ....................*......................................................................................................................................................................................................................................
        // smull  v16.2d, v13.2s, v3.s[0]       // ...........................*...............................................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[2]       // ............................*..............................................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ................................*..........................................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[0]       // ...................................*.......................................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[2]       // ....................................*......................................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v3.s[1]       // .....................................*.....................................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[3]       // ......................................*....................................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ..........................................*................................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[1]       // .............................................*.............................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[3]       // ..............................................*............................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[0]       // ...............................................*...........................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[2]       // ................................................*..........................................................................................................................................................................................................
        // and    v3.16b, v16.16b, v1.16b       // ....................................................*......................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ....................................................*......................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[0]       // .......................................................*...................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[2]       // ........................................................*..................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[1]       // .........................................................*.................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[3]       // ..........................................................*................................................................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b      // ..............................................................*............................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ..............................................................*............................................................................................................................................................................................
        // sli    v3.2d, v17.2d, #32            // .................................................................*.........................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[1]       // .................................................................*.........................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[3]       // ..................................................................*........................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[0]       // .....................................................................*.....................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[2]       // ......................................................................*....................................................................................................................................................................................
        // and    v4.16b, v16.16b, v1.16b       // ..........................................................................*................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ..........................................................................*................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[0]       // .............................................................................*.............................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[2]       // ...............................................................................*...........................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[1]       // ................................................................................*..........................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[3]       // .................................................................................*.........................................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b      // ......................................................................................*....................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // .....................................................................................*.....................................................................................................................................................................
        // sli    v4.2d, v17.2d, #32            // ...........................................................................................*...............................................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[1]       // ........................................................................................*..................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[3]       // .........................................................................................*.................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[0]       // ...........................................................................................*...............................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[2]       // ............................................................................................*..............................................................................................................................................................
        // and    v5.16b, v16.16b, v1.16b       // ................................................................................................*..........................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ................................................................................................*..........................................................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[0]       // .....................................................................................................*.....................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[2]       // ......................................................................................................*....................................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[1]       // .......................................................................................................*...................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[3]       // ........................................................................................................*..................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b      // ................................................................................................................*..........................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ............................................................................................................*..............................................................................................................................................
        // sli    v5.2d, v17.2d, #32            // ....................................................................................................................*......................................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[1]       // ...............................................................................................................*...........................................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[3]       // ................................................................................................................*..........................................................................................................................................
        // smlal  v16.2d, v13.2s, v7.s[0]       // .................................................................................................................*.........................................................................................................................................
        // smlal2 v16.2d, v13.4s, v7.s[2]       // ..................................................................................................................*........................................................................................................................................
        // and    v6.16b, v16.16b, v1.16b       // ........................................................................................................................*..................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ......................................................................................................................*....................................................................................................................................
        // smlal  v16.2d, v14.2s, v7.s[0]       // .........................................................................................................................*.................................................................................................................................
        // smlal2 v16.2d, v14.4s, v7.s[2]       // ..........................................................................................................................*................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b      // ..............................................................................................................................*............................................................................................................................
        // sshr   v7.2d, v16.2d, #30            // ..............................................................................................................................*............................................................................................................................
        // sli    v6.2d, v17.2d, #32            // ...................................................................................................................................*.......................................................................................................................
        // mov x9, #19                          // ..*........................................................................................................................................................................................................................................................
        // dup v16.2d, x9                       // ...*.......................................................................................................................................................................................................................................................
        // smull  v17.2d, v13.2s, v8.s[0]       // .............................*.............................................................................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[2]       // ..............................*............................................................................................................................................................................................................................
        // mul v19.4s, v17.4s, v15.4s           // .......................................*...................................................................................................................................................................................................................
        // and v19.16b, v19.16b, v1.16b         // ............................................*..............................................................................................................................................................................................................
        // uzp1 v19.4s, v19.4s, v19.4s          // ...............................................*...........................................................................................................................................................................................................
        // smlsl v17.2d, v19.2s, v16.s[0]       // ..................................................*........................................................................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ......................................................*....................................................................................................................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[0]       // ...........................................................*...............................................................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[2]       // ............................................................*..............................................................................................................................................................................................
        // smlal  v17.2d, v13.2s, v8.s[1]       // .............................................................*.............................................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[3]       // ...............................................................*...........................................................................................................................................................................................
        // mul    v20.4s, v17.4s, v15.4s        // ...................................................................*.......................................................................................................................................................................................
        // and    v20.16b, v20.16b, v1.16b      // ........................................................................*..................................................................................................................................................................................
        // uzp1   v20.4s, v20.4s, v20.4s        // ...........................................................................*...............................................................................................................................................................................
        // smlsl  v17.2d, v20.2s, v16.s[0]      // ..............................................................................*............................................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ..................................................................................*........................................................................................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[1]       // .....................................................................................*.....................................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[3]       // ......................................................................................*....................................................................................................................................................................
        // smlal  v17.2d, v13.2s, v9.s[0]       // .......................................................................................*...................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[2]       // ..........................................................................................*................................................................................................................................................................
        // and    v8.16b, v17.16b, v1.16b       // ..............................................................................................*............................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ..............................................................................................*............................................................................................................................................................
        // smlal  v17.2d, v14.2s, v9.s[0]       // .................................................................................................*.........................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v9.s[2]       // ..................................................................................................*........................................................................................................................................................
        // smlal  v17.2d, v13.2s, v9.s[1]       // ...................................................................................................*.......................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[3]       // ....................................................................................................*......................................................................................................................................................
        // and    v18.16b, v17.16b, v1.16b      // ..........................................................................................................*................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ........................................................................................................*..................................................................................................................................................
        // sli    v8.2d, v18.2d, #32            // .............................................................................................................*.............................................................................................................................................
        // smlal  v17.2d, v14.2s, v9.s[1]       // ...........................................................................................................*...............................................................................................................................................
        // smlal2 v17.2d, v14.4s, v9.s[3]       // ............................................................................................................*..............................................................................................................................................
        // smlal  v17.2d, v13.2s, v10.s[0]      // .............................................................................................................*.............................................................................................................................................
        // smlal2 v17.2d, v13.4s, v10.s[2]      // ..............................................................................................................*............................................................................................................................................
        // and    v9.16b, v17.16b, v1.16b       // ...................................................................................................................*.......................................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ..................................................................................................................*........................................................................................................................................
        // smlal  v17.2d, v14.2s, v10.s[0]      // .....................................................................................................................*.....................................................................................................................................
        // smlal2 v17.2d, v14.4s, v10.s[2]      // ......................................................................................................................*....................................................................................................................................
        // smlal  v17.2d, v13.2s, v10.s[1]      // .......................................................................................................................*...................................................................................................................................
        // smlal2 v17.2d, v13.4s, v10.s[3]      // ........................................................................................................................*..................................................................................................................................
        // and    v18.16b, v17.16b, v1.16b      // ............................................................................................................................*..............................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ............................................................................................................................*..............................................................................................................................
        // sli    v9.2d, v18.2d, #32            // ................................................................................................................................*..........................................................................................................................
        // smlal  v17.2d, v14.2s, v10.s[1]      // ...............................................................................................................................*...........................................................................................................................
        // smlal2 v17.2d, v14.4s, v10.s[3]      // ................................................................................................................................*..........................................................................................................................
        // smlal  v17.2d, v13.2s, v11.s[0]      // .................................................................................................................................*.........................................................................................................................
        // smlal2 v17.2d, v13.4s, v11.s[2]      // ..................................................................................................................................*........................................................................................................................
        // and    v10.16b, v17.16b, v1.16b      // ......................................................................................................................................*....................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ......................................................................................................................................*....................................................................................................................
        // smlal  v17.2d, v14.2s, v11.s[0]      // .........................................................................................................................................*.................................................................................................................
        // smlal2 v17.2d, v14.4s, v11.s[2]      // ..........................................................................................................................................*................................................................................................................
        // smlal  v17.2d, v13.2s, v11.s[1]      // ...........................................................................................................................................*...............................................................................................................
        // smlal2 v17.2d, v13.4s, v11.s[3]      // ............................................................................................................................................*..............................................................................................................
        // and    v18.16b, v17.16b, v1.16b      // ................................................................................................................................................*..........................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ................................................................................................................................................*..........................................................................................................
        // sli    v10.2d, v18.2d, #32           // ...................................................................................................................................................*.......................................................................................................
        // smlal  v17.2d, v14.2s, v11.s[1]      // ...................................................................................................................................................*.......................................................................................................
        // smlal2 v17.2d, v14.4s, v11.s[3]      // ....................................................................................................................................................*......................................................................................................
        // smlal  v17.2d, v13.2s, v12.s[0]      // .....................................................................................................................................................*.....................................................................................................
        // smlal2 v17.2d, v13.4s, v12.s[2]      // ......................................................................................................................................................*....................................................................................................
        // ushll  v19.2d, v19.2s, #15           // ..................................................*........................................................................................................................................................................................................
        // add    v17.2d, v17.2d, v19.2d        // ..........................................................................................................................................................*................................................................................................
        // and    v11.16b, v17.16b, v1.16b      // .............................................................................................................................................................*.............................................................................................
        // sshr   v17.2d, v17.2d, #30           // .............................................................................................................................................................*.............................................................................................
        // smlal  v17.2d, v14.2s, v12.s[0]      // ................................................................................................................................................................*..........................................................................................
        // smlal2 v17.2d, v14.4s, v12.s[2]      // .................................................................................................................................................................*.........................................................................................
        // ushll  v20.2d, v20.2s, #15           // ................................................................................*..........................................................................................................................................................................
        // add    v17.2d, v17.2d, v20.2d        // .....................................................................................................................................................................*.....................................................................................
        // and    v18.16b, v17.16b, v1.16b      // ........................................................................................................................................................................*..................................................................................
        // sshr   v12.2d, v17.2d, #30           // ........................................................................................................................................................................*..................................................................................
        // sli    v11.2d, v18.2d, #32           // ............................................................................................................................................................................*..............................................................................
        // sshr   v18.2d, v12.2d, #15           // ...........................................................................................................................................................................*...............................................................................
        // shl    v17.2d, v18.2d, #15           // ..............................................................................................................................................................................*............................................................................
        // sub    v12.2d, v12.2d, v17.2d        // ..................................................................................................................................................................................*........................................................................
        // mla    v8.4s, v18.4s, v16.4s         // ..............................................................................................................................................................................*............................................................................
        // umov w1, v3.s[1]                     // ......................................................................*....................................................................................................................................................................................
        // umov w9, v3.s[0]                     // ......................................................................*....................................................................................................................................................................................
        // add x1, x9, x1, lsl #30              // ...........................................................................*...............................................................................................................................................................................
        // umov w2, v3.s[3]                     // .....................................................................*.....................................................................................................................................................................................
        // umov w9, v3.s[2]                     // .....................................................................*.....................................................................................................................................................................................
        // add x2, x9, x2, lsl #30              // ..........................................................................*................................................................................................................................................................................
        // and x7, x1, #1048575                 // .............................................................................*.............................................................................................................................................................................
        // and x8, x2, #1048575                 // ............................................................................*..............................................................................................................................................................................
        // orr x7, x7, #0xFFFFFE0000000000      // ..............................................................................*............................................................................................................................................................................
        // orr x8, x8, #0xC000000000000000      // .............................................................................*.............................................................................................................................................................................
        // sub x9, x3, #1                       // ..*........................................................................................................................................................................................................................................................
        // tst x8, #1                           // ..............................................................................*............................................................................................................................................................................
        // csel x10, x7, xzr, ne                // ...............................................................................*...........................................................................................................................................................................
        // tst x9, x8, ror #1                   // ...............................................................................*...........................................................................................................................................................................
        // csneg x3, x9, x3, pl                 // .................................................................................*.........................................................................................................................................................................
        // csel x7, x8, x7, mi                  // ...................................................................................*.......................................................................................................................................................................
        // csneg x10, x10, x10, pl              // .................................................................................*.........................................................................................................................................................................
        // add x8, x8, x10                      // ..................................................................................*........................................................................................................................................................................
        // asr x8, x8, #1                       // ....................................................................................*......................................................................................................................................................................
        // sub x9, x3, #1                       // ..................................................................................*........................................................................................................................................................................
        // tst x8, #1                           // ......................................................................................*....................................................................................................................................................................
        // csel x10, x7, xzr, ne                // .......................................................................................*...................................................................................................................................................................
        // tst x9, x8, ror #1                   // .......................................................................................*...................................................................................................................................................................
        // csneg x3, x9, x3, pl                 // .........................................................................................*.................................................................................................................................................................
        // csel x7, x8, x7, mi                  // ..........................................................................................*................................................................................................................................................................
        // csneg x10, x10, x10, pl              // .........................................................................................*.................................................................................................................................................................
        // add x8, x8, x10                      // ..........................................................................................*................................................................................................................................................................
        // asr x8, x8, #1                       // ............................................................................................*..............................................................................................................................................................
        // sub x9, x3, #1                       // ...........................................................................................*...............................................................................................................................................................
        // tst x8, #1                           // ..............................................................................................*............................................................................................................................................................
        // csel x10, x7, xzr, ne                // ...............................................................................................*...........................................................................................................................................................
        // tst x9, x8, ror #1                   // ...............................................................................................*...........................................................................................................................................................
        // csneg x3, x9, x3, pl                 // .................................................................................................*.........................................................................................................................................................
        // csel x7, x8, x7, mi                  // ...................................................................................................*.......................................................................................................................................................
        // csneg x10, x10, x10, pl              // .................................................................................................*.........................................................................................................................................................
        // add x8, x8, x10                      // ..................................................................................................*........................................................................................................................................................
        // asr x8, x8, #1                       // ....................................................................................................*......................................................................................................................................................
        // sub x9, x3, #1                       // ..................................................................................................*........................................................................................................................................................
        // tst x8, #1                           // ......................................................................................................*....................................................................................................................................................
        // csel x10, x7, xzr, ne                // .......................................................................................................*...................................................................................................................................................
        // tst x9, x8, ror #1                   // .......................................................................................................*...................................................................................................................................................
        // csneg x3, x9, x3, pl                 // .........................................................................................................*.................................................................................................................................................
        // csel x7, x8, x7, mi                  // .........................................................................................................*.................................................................................................................................................
        // csneg x10, x10, x10, pl              // .........................................................................................................*.................................................................................................................................................
        // add x8, x8, x10                      // ..........................................................................................................*................................................................................................................................................
        // asr x8, x8, #1                       // ............................................................................................................*..............................................................................................................................................
        // sub x9, x3, #1                       // ..........................................................................................................*................................................................................................................................................
        // tst x8, #1                           // ..............................................................................................................*............................................................................................................................................
        // csel x10, x7, xzr, ne                // ...............................................................................................................*...........................................................................................................................................
        // tst x9, x8, ror #1                   // ...............................................................................................................*...........................................................................................................................................
        // csneg x3, x9, x3, pl                 // .................................................................................................................*.........................................................................................................................................
        // csel x7, x8, x7, mi                  // ...................................................................................................................*.......................................................................................................................................
        // csneg x10, x10, x10, pl              // .................................................................................................................*.........................................................................................................................................
        // add x8, x8, x10                      // ..................................................................................................................*........................................................................................................................................
        // asr x8, x8, #1                       // ....................................................................................................................*......................................................................................................................................
        // sub x9, x3, #1                       // ...................................................................................................................*.......................................................................................................................................
        // tst x8, #1                           // ......................................................................................................................*....................................................................................................................................
        // csel x10, x7, xzr, ne                // .......................................................................................................................*...................................................................................................................................
        // tst x9, x8, ror #1                   // .......................................................................................................................*...................................................................................................................................
        // csneg x3, x9, x3, pl                 // .........................................................................................................................*.................................................................................................................................
        // csel x7, x8, x7, mi                  // ...........................................................................................................................*...............................................................................................................................
        // csneg x10, x10, x10, pl              // .........................................................................................................................*.................................................................................................................................
        // add x8, x8, x10                      // ..........................................................................................................................*................................................................................................................................
        // asr x8, x8, #1                       // ............................................................................................................................*..............................................................................................................................
        // sub x9, x3, #1                       // ..........................................................................................................................*................................................................................................................................
        // tst x8, #1                           // ..............................................................................................................................*............................................................................................................................
        // csel x10, x7, xzr, ne                // ...............................................................................................................................*...........................................................................................................................
        // tst x9, x8, ror #1                   // ...............................................................................................................................*...........................................................................................................................
        // csneg x3, x9, x3, pl                 // .................................................................................................................................*.........................................................................................................................
        // csel x7, x8, x7, mi                  // ..................................................................................................................................*........................................................................................................................
        // csneg x10, x10, x10, pl              // .................................................................................................................................*.........................................................................................................................
        // add x8, x8, x10                      // ..................................................................................................................................*........................................................................................................................
        // asr x8, x8, #1                       // ....................................................................................................................................*......................................................................................................................
        // sub x9, x3, #1                       // ...................................................................................................................................*.......................................................................................................................
        // tst x8, #1                           // ......................................................................................................................................*....................................................................................................................
        // csel x10, x7, xzr, ne                // .......................................................................................................................................*...................................................................................................................
        // tst x9, x8, ror #1                   // .......................................................................................................................................*...................................................................................................................
        // csneg x3, x9, x3, pl                 // .........................................................................................................................................*.................................................................................................................
        // csel x7, x8, x7, mi                  // ..........................................................................................................................................*................................................................................................................
        // csneg x10, x10, x10, pl              // .........................................................................................................................................*.................................................................................................................
        // add x8, x8, x10                      // ..........................................................................................................................................*................................................................................................................
        // asr x8, x8, #1                       // ............................................................................................................................................*..............................................................................................................
        // sub x9, x3, #1                       // ...........................................................................................................................................*...............................................................................................................
        // tst x8, #1                           // ..............................................................................................................................................*............................................................................................................
        // csel x10, x7, xzr, ne                // ...............................................................................................................................................*...........................................................................................................
        // tst x9, x8, ror #1                   // ...............................................................................................................................................*...........................................................................................................
        // csneg x3, x9, x3, pl                 // .................................................................................................................................................*.........................................................................................................
        // csel x7, x8, x7, mi                  // .................................................................................................................................................*.........................................................................................................
        // csneg x10, x10, x10, pl              // .................................................................................................................................................*.........................................................................................................
        // add x8, x8, x10                      // ..................................................................................................................................................*........................................................................................................
        // asr x8, x8, #1                       // ....................................................................................................................................................*......................................................................................................
        // sub x9, x3, #1                       // ..................................................................................................................................................*........................................................................................................
        // tst x8, #1                           // ......................................................................................................................................................*....................................................................................................
        // csel x10, x7, xzr, ne                // .......................................................................................................................................................*...................................................................................................
        // tst x9, x8, ror #1                   // .......................................................................................................................................................*...................................................................................................
        // csneg x3, x9, x3, pl                 // .........................................................................................................................................................*.................................................................................................
        // csel x7, x8, x7, mi                  // .........................................................................................................................................................*.................................................................................................
        // csneg x10, x10, x10, pl              // .........................................................................................................................................................*.................................................................................................
        // add x8, x8, x10                      // ..........................................................................................................................................................*................................................................................................
        // asr x8, x8, #1                       // ............................................................................................................................................................*..............................................................................................
        // sub x9, x3, #1                       // ..........................................................................................................................................................*................................................................................................
        // tst x8, #1                           // ..............................................................................................................................................................*............................................................................................
        // csel x10, x7, xzr, ne                // ...............................................................................................................................................................*...........................................................................................
        // tst x9, x8, ror #1                   // ...............................................................................................................................................................*...........................................................................................
        // csneg x3, x9, x3, pl                 // .................................................................................................................................................................*.........................................................................................
        // csel x7, x8, x7, mi                  // ..................................................................................................................................................................*........................................................................................
        // csneg x10, x10, x10, pl              // .................................................................................................................................................................*.........................................................................................
        // add x8, x8, x10                      // ..................................................................................................................................................................*........................................................................................
        // asr x8, x8, #1                       // ....................................................................................................................................................................*......................................................................................
        // sub x9, x3, #1                       // ..................................................................................................................................................................*........................................................................................
        // tst x8, #1                           // ......................................................................................................................................................................*....................................................................................
        // csel x10, x7, xzr, ne                // .......................................................................................................................................................................*...................................................................................
        // tst x9, x8, ror #1                   // .......................................................................................................................................................................*...................................................................................
        // csneg x3, x9, x3, pl                 // .........................................................................................................................................................................*.................................................................................
        // csel x7, x8, x7, mi                  // .........................................................................................................................................................................*.................................................................................
        // csneg x10, x10, x10, pl              // .........................................................................................................................................................................*.................................................................................
        // add x8, x8, x10                      // ..........................................................................................................................................................................*................................................................................
        // asr x8, x8, #1                       // ............................................................................................................................................................................*..............................................................................
        // sub x9, x3, #1                       // ..........................................................................................................................................................................*................................................................................
        // tst x8, #1                           // ..............................................................................................................................................................................*............................................................................
        // csel x10, x7, xzr, ne                // ...............................................................................................................................................................................*...........................................................................
        // tst x9, x8, ror #1                   // ...............................................................................................................................................................................*...........................................................................
        // csneg x3, x9, x3, pl                 // .................................................................................................................................................................................*.........................................................................
        // csel x7, x8, x7, mi                  // .................................................................................................................................................................................*.........................................................................
        // csneg x10, x10, x10, pl              // .................................................................................................................................................................................*.........................................................................
        // add x8, x8, x10                      // ..................................................................................................................................................................................*........................................................................
        // asr x8, x8, #1                       // ....................................................................................................................................................................................*......................................................................
        // sub x9, x3, #1                       // ..................................................................................................................................................................................*........................................................................
        // tst x8, #1                           // ......................................................................................................................................................................................*....................................................................
        // csel x10, x7, xzr, ne                // .......................................................................................................................................................................................*...................................................................
        // tst x9, x8, ror #1                   // .......................................................................................................................................................................................*...................................................................
        // csneg x3, x9, x3, pl                 // .........................................................................................................................................................................................*.................................................................
        // csel x7, x8, x7, mi                  // .........................................................................................................................................................................................*.................................................................
        // csneg x10, x10, x10, pl              // .........................................................................................................................................................................................*.................................................................
        // add x8, x8, x10                      // ..........................................................................................................................................................................................*................................................................
        // asr x8, x8, #1                       // ............................................................................................................................................................................................*..............................................................
        // sub x9, x3, #1                       // ..........................................................................................................................................................................................*................................................................
        // tst x8, #1                           // ..............................................................................................................................................................................................*............................................................
        // csel x10, x7, xzr, ne                // ...............................................................................................................................................................................................*...........................................................
        // tst x9, x8, ror #1                   // ...............................................................................................................................................................................................*...........................................................
        // csneg x3, x9, x3, pl                 // .................................................................................................................................................................................................*.........................................................
        // csel x7, x8, x7, mi                  // .................................................................................................................................................................................................*.........................................................
        // csneg x10, x10, x10, pl              // .................................................................................................................................................................................................*.........................................................
        // add x8, x8, x10                      // ..................................................................................................................................................................................................*........................................................
        // asr x8, x8, #1                       // ....................................................................................................................................................................................................*......................................................
        // sub x9, x3, #1                       // ..................................................................................................................................................................................................*........................................................
        // tst x8, #1                           // ......................................................................................................................................................................................................*....................................................
        // csel x10, x7, xzr, ne                // .......................................................................................................................................................................................................*...................................................
        // tst x9, x8, ror #1                   // .......................................................................................................................................................................................................*...................................................
        // csneg x3, x9, x3, pl                 // .........................................................................................................................................................................................................*.................................................
        // csel x7, x8, x7, mi                  // .........................................................................................................................................................................................................*.................................................
        // csneg x10, x10, x10, pl              // .........................................................................................................................................................................................................*.................................................
        // add x8, x8, x10                      // ..........................................................................................................................................................................................................*................................................
        // asr x8, x8, #1                       // ............................................................................................................................................................................................................*..............................................
        // sub x9, x3, #1                       // ..........................................................................................................................................................................................................*................................................
        // tst x8, #1                           // ..............................................................................................................................................................................................................*............................................
        // csel x10, x7, xzr, ne                // ...............................................................................................................................................................................................................*...........................................
        // tst x9, x8, ror #1                   // ...............................................................................................................................................................................................................*...........................................
        // csneg x3, x9, x3, pl                 // .................................................................................................................................................................................................................*.........................................
        // csel x7, x8, x7, mi                  // .................................................................................................................................................................................................................*.........................................
        // csneg x10, x10, x10, pl              // .................................................................................................................................................................................................................*.........................................
        // add x8, x8, x10                      // ..................................................................................................................................................................................................................*........................................
        // asr x8, x8, #1                       // ....................................................................................................................................................................................................................*......................................
        // sub x9, x3, #1                       // ..................................................................................................................................................................................................................*........................................
        // tst x8, #1                           // ......................................................................................................................................................................................................................*....................................
        // csel x10, x7, xzr, ne                // .......................................................................................................................................................................................................................*...................................
        // tst x9, x8, ror #1                   // .......................................................................................................................................................................................................................*...................................
        // csneg x3, x9, x3, pl                 // .........................................................................................................................................................................................................................*.................................
        // csel x7, x8, x7, mi                  // .........................................................................................................................................................................................................................*.................................
        // csneg x10, x10, x10, pl              // .........................................................................................................................................................................................................................*.................................
        // add x8, x8, x10                      // ..........................................................................................................................................................................................................................*................................
        // asr x8, x8, #1                       // ............................................................................................................................................................................................................................*..............................
        // sub x9, x3, #1                       // ..........................................................................................................................................................................................................................*................................
        // tst x8, #1                           // ..............................................................................................................................................................................................................................*............................
        // csel x10, x7, xzr, ne                // ...............................................................................................................................................................................................................................*...........................
        // tst x9, x8, ror #1                   // ...............................................................................................................................................................................................................................*...........................
        // csneg x3, x9, x3, pl                 // .................................................................................................................................................................................................................................*.........................
        // csel x7, x8, x7, mi                  // .................................................................................................................................................................................................................................*.........................
        // csneg x10, x10, x10, pl              // .................................................................................................................................................................................................................................*.........................
        // add x8, x8, x10                      // ..................................................................................................................................................................................................................................*........................
        // asr x8, x8, #1                       // ....................................................................................................................................................................................................................................*......................
        // sub x9, x3, #1                       // ..................................................................................................................................................................................................................................*........................
        // tst x8, #1                           // ......................................................................................................................................................................................................................................*....................
        // csel x10, x7, xzr, ne                // .......................................................................................................................................................................................................................................*...................
        // tst x9, x8, ror #1                   // .......................................................................................................................................................................................................................................*...................
        // csneg x3, x9, x3, pl                 // .........................................................................................................................................................................................................................................*.................
        // csel x7, x8, x7, mi                  // .........................................................................................................................................................................................................................................*.................
        // csneg x10, x10, x10, pl              // .........................................................................................................................................................................................................................................*.................
        // add x8, x8, x10                      // ..........................................................................................................................................................................................................................................*................
        // asr x8, x8, #1                       // ............................................................................................................................................................................................................................................*..............
        // add x12, x7, x6                      // ..........................................................................................................................................................................................................................................*................
        // asr x12, x12, #42                    // ............................................................................................................................................................................................................................................*..............
        // add x11, x7, #1048576                // ..........................................................................................................................................................................................................................................*................
        // lsl x11, x11, #22                    // ............................................................................................................................................................................................................................................*..............
        // asr x11, x11, #43                    // ..............................................................................................................................................................................................................................................*............
        // add x14, x8, x6                      // ..............................................................................................................................................................................................................................................*............
        // asr x14, x14, #42                    // ................................................................................................................................................................................................................................................*..........
        // add x13, x8, #1048576                // ..............................................................................................................................................................................................................................................*............
        // lsl x13, x13, #22                    // ................................................................................................................................................................................................................................................*..........
        // asr x13, x13, #43                    // ..................................................................................................................................................................................................................................................*........
        // mul x9, x11, x1                      // ................................................................................................................................................................................................................................................*..........
        // madd x9, x12, x2, x9                 // ...................................................................................................................................................................................................................................................*.......
        // asr x9, x9, #20                      // ......................................................................................................................................................................................................................................................*....
        // mul x10, x13, x1                     // ....................................................................................................................................................................................................................................................*......
        // madd x10, x14, x2, x10               // .......................................................................................................................................................................................................................................................*...
        // asr x2, x10, #20                     // ..........................................................................................................................................................................................................................................................*
        // mov x1, x9                           // ........................................................................................................................................................................................................................................................*..

        Lend:

and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
subs x19, x19, #1
cbnz x19, Lbig_loop
ins v13.s[0], w11
ins v13.s[1], w13
ins v13.s[2], w12
ins v13.s[3], w14
and v13.16b, v13.16b, v2.16b
asr x11, x11, #30
asr x12, x12, #30
asr x13, x13, #30
asr x14, x14, #30
ins v14.s[0], w11
ins v14.s[1], w13
ins v14.s[2], w12
ins v14.s[3], w14
// limb 0
smull  v16.2d, v13.2s, v3.s[0]
smlal2 v16.2d, v13.4s, v3.s[2]
sshr   v16.2d, v16.2d, #30
// limb 1
smlal  v16.2d, v14.2s, v3.s[0]
smlal2 v16.2d, v14.4s, v3.s[2]
smlal  v16.2d, v13.2s, v3.s[1]
smlal2 v16.2d, v13.4s, v3.s[3]
sshr   v16.2d, v16.2d, #30
// limb 2
smlal  v16.2d, v14.2s, v3.s[1]
smlal2 v16.2d, v14.4s, v3.s[3]
smlal  v16.2d, v13.2s, v4.s[0]
smlal2 v16.2d, v13.4s, v4.s[2]
and    v3.16b, v16.16b, v1.16b
mov x9, #19
dup v16.2d, x9
// limb 0
smull  v17.2d, v13.2s, v8.s[0]
smlal2 v17.2d, v13.4s, v8.s[2]
mul v19.4s, v17.4s, v15.4s
and v19.16b, v19.16b, v1.16b
uzp1 v19.4s, v19.4s, v19.4s
smlsl v17.2d, v19.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 1
smlal  v17.2d, v14.2s, v8.s[0]
smlal2 v17.2d, v14.4s, v8.s[2]
smlal  v17.2d, v13.2s, v8.s[1]
smlal2 v17.2d, v13.4s, v8.s[3]
mul    v20.4s, v17.4s, v15.4s
and    v20.16b, v20.16b, v1.16b
uzp1   v20.4s, v20.4s, v20.4s
smlsl  v17.2d, v20.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 2
smlal  v17.2d, v14.2s, v8.s[1]
smlal2 v17.2d, v14.4s, v8.s[3]
smlal  v17.2d, v13.2s, v9.s[0]
smlal2 v17.2d, v13.4s, v9.s[2]
and    v8.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 3
smlal  v17.2d, v14.2s, v9.s[0]
smlal2 v17.2d, v14.4s, v9.s[2]
smlal  v17.2d, v13.2s, v9.s[1]
smlal2 v17.2d, v13.4s, v9.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
sli    v8.2d, v18.2d, #32
// limb 4
smlal  v17.2d, v14.2s, v9.s[1]
smlal2 v17.2d, v14.4s, v9.s[3]
smlal  v17.2d, v13.2s, v10.s[0]
smlal2 v17.2d, v13.4s, v10.s[2]
and    v9.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 5
smlal  v17.2d, v14.2s, v10.s[0]
smlal2 v17.2d, v14.4s, v10.s[2]
smlal  v17.2d, v13.2s, v10.s[1]
smlal2 v17.2d, v13.4s, v10.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
sli    v9.2d, v18.2d, #32
// limb 6
smlal  v17.2d, v14.2s, v10.s[1]
smlal2 v17.2d, v14.4s, v10.s[3]
smlal  v17.2d, v13.2s, v11.s[0]
smlal2 v17.2d, v13.4s, v11.s[2]
and    v10.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 7
smlal  v17.2d, v14.2s, v11.s[0]
smlal2 v17.2d, v14.4s, v11.s[2]
smlal  v17.2d, v13.2s, v11.s[1]
smlal2 v17.2d, v13.4s, v11.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
sli    v10.2d, v18.2d, #32
// limb 8
smlal  v17.2d, v14.2s, v11.s[1]
smlal2 v17.2d, v14.4s, v11.s[3]
smlal  v17.2d, v13.2s, v12.s[0]
smlal2 v17.2d, v13.4s, v12.s[2]
ushll  v19.2d, v19.2s, #15
add    v17.2d, v17.2d, v19.2d
and    v11.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 9
smlal  v17.2d, v14.2s, v12.s[0]
smlal2 v17.2d, v14.4s, v12.s[2]
ushll  v20.2d, v20.2s, #15
add    v17.2d, v17.2d, v20.2d
and    v18.16b, v17.16b, v1.16b
sshr   v12.2d, v17.2d, #30
sli    v11.2d, v18.2d, #32
sshr   v18.2d, v12.2d, #15
shl    v17.2d, v18.2d, #15
sub    v12.2d, v12.2d, v17.2d
mla    v8.4s, v18.4s, v16.4s
smov x9, v8.s[0]
smov x10, v8.s[1]
smov x11, v9.s[0]
smov x12, v9.s[1]
smov x13, v10.s[0]
smov x14, v10.s[1]
smov x15, v11.s[0]
smov x16, v11.s[1]
smov x17, v12.s[0]
add  x9, x9, x10, LSL #30
add  x9, x9, x11, LSL #60
lsr  x10, x11, #4
add  x10, x10, x12, LSL #26
add  x10, x10, x13, LSL #56
lsr  x11, x13, #8
add  x11, x11, x14, LSL #22
add  x11, x11, x15, LSL #52
lsr  x12, x15, #12
add  x12, x12, x16, LSL #18
add  x12, x12, x17, LSL #48
smov x19, v3.s[0]
lsl x19, x19, #34
asr x19, x19, #35
eor x9, x9, x19
eor x10, x10, x19
eor x11, x11, x19
eor x12, x12, x19
subs x9, x9, x19
adds xzr, x12, #0
mov x13, #-19
csel x13, x13, xzr, mi
adds x9, x9, x13
asr x13, x13, #5
adcs x10, x10, x13
adcs x11, x11, x13
lsr x13, x13, #1
adcs x12, x12, x13
stp x9, x10, [x0]
stp x11, x12, [x0, #16]
ldp q14, q15, [sp], #32
ldp q12, q13, [sp], #32
ldp q10, q11, [sp], #32
ldp q8, q9, [sp], #32
ldp x27, x28, [sp], #16
ldp x25, x26, [sp], #16
ldp x23, x24, [sp], #16
ldp x21, x22, [sp], #16
ldp x19, x20, [sp], #16
ldp x29, x30, [sp], #16
ret
