{"Source Block": ["oh/common/hdl/oh_regfile.v@35:47@HdlStmFor", "   //#########################################\n   // write ports\n   //#########################################\t\n\n   //One hote write enables\n   for(i=0;i<REGS;i=i+1)\n     for(j=0;j<WP;j=j+1)\n       assign write_en[i][j] = wr_valid[j] & (wr_addr[j*RAW+:RAW] == i);\n\n\n   //Multi Write-Port Mux\n   for(i=0;i<REGS;i=i+1) \n     begin: gmux\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[40, "   for(i=0;i<REGS;i=i+1)\n"], [41, "     for(j=0;j<WP;j=j+1)\n"], [42, "       assign write_en[i][j] = wr_valid[j] & (wr_addr[j*RAW+:RAW] == i);\n"]], "Add": [[42, "   for(i=0;i<REGS;i=i+1) \n"], [42, "     begin: gen_regwrite\n"], [42, "\tfor(j=0;j<WP;j=j+1) \n"], [42, "\t  begin: gen_wp\t\n"], [42, "\t     assign write_en[i][j] = wr_valid[j] & (wr_addr[j*RAW+:RAW] == i);\n"], [42, "\t  end\n"], [42, "     end\n"]]}}