#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1719760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17198f0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1723560 .functor NOT 1, L_0x174cf00, C4<0>, C4<0>, C4<0>;
L_0x174cc90 .functor XOR 1, L_0x174cb30, L_0x174cbf0, C4<0>, C4<0>;
L_0x174cdf0 .functor XOR 1, L_0x174cc90, L_0x174cd50, C4<0>, C4<0>;
v0x17499a0_0 .net *"_ivl_10", 0 0, L_0x174cd50;  1 drivers
v0x1749aa0_0 .net *"_ivl_12", 0 0, L_0x174cdf0;  1 drivers
v0x1749b80_0 .net *"_ivl_2", 0 0, L_0x174c7c0;  1 drivers
v0x1749c40_0 .net *"_ivl_4", 0 0, L_0x174cb30;  1 drivers
v0x1749d20_0 .net *"_ivl_6", 0 0, L_0x174cbf0;  1 drivers
v0x1749e50_0 .net *"_ivl_8", 0 0, L_0x174cc90;  1 drivers
v0x1749f30_0 .net "a", 0 0, v0x1747850_0;  1 drivers
v0x1749fd0_0 .net "b", 0 0, v0x17478f0_0;  1 drivers
v0x174a070_0 .net "c", 0 0, v0x1747990_0;  1 drivers
v0x174a110_0 .var "clk", 0 0;
v0x174a1b0_0 .net "d", 0 0, v0x1747b00_0;  1 drivers
v0x174a250_0 .net "out_dut", 0 0, L_0x174c920;  1 drivers
v0x174a2f0_0 .net "out_ref", 0 0, L_0x174b2c0;  1 drivers
v0x174a390_0 .var/2u "stats1", 159 0;
v0x174a430_0 .var/2u "strobe", 0 0;
v0x174a4d0_0 .net "tb_match", 0 0, L_0x174cf00;  1 drivers
v0x174a590_0 .net "tb_mismatch", 0 0, L_0x1723560;  1 drivers
v0x174a760_0 .net "wavedrom_enable", 0 0, v0x1747bf0_0;  1 drivers
v0x174a800_0 .net "wavedrom_title", 511 0, v0x1747c90_0;  1 drivers
L_0x174c7c0 .concat [ 1 0 0 0], L_0x174b2c0;
L_0x174cb30 .concat [ 1 0 0 0], L_0x174b2c0;
L_0x174cbf0 .concat [ 1 0 0 0], L_0x174c920;
L_0x174cd50 .concat [ 1 0 0 0], L_0x174b2c0;
L_0x174cf00 .cmp/eeq 1, L_0x174c7c0, L_0x174cdf0;
S_0x1719a80 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x17198f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x171a200 .functor NOT 1, v0x1747990_0, C4<0>, C4<0>, C4<0>;
L_0x1723e20 .functor NOT 1, v0x17478f0_0, C4<0>, C4<0>, C4<0>;
L_0x174aa10 .functor AND 1, L_0x171a200, L_0x1723e20, C4<1>, C4<1>;
L_0x174aab0 .functor NOT 1, v0x1747b00_0, C4<0>, C4<0>, C4<0>;
L_0x174abe0 .functor NOT 1, v0x1747850_0, C4<0>, C4<0>, C4<0>;
L_0x174ace0 .functor AND 1, L_0x174aab0, L_0x174abe0, C4<1>, C4<1>;
L_0x174adc0 .functor OR 1, L_0x174aa10, L_0x174ace0, C4<0>, C4<0>;
L_0x174ae80 .functor AND 1, v0x1747850_0, v0x1747990_0, C4<1>, C4<1>;
L_0x174af40 .functor AND 1, L_0x174ae80, v0x1747b00_0, C4<1>, C4<1>;
L_0x174b000 .functor OR 1, L_0x174adc0, L_0x174af40, C4<0>, C4<0>;
L_0x174b170 .functor AND 1, v0x17478f0_0, v0x1747990_0, C4<1>, C4<1>;
L_0x174b1e0 .functor AND 1, L_0x174b170, v0x1747b00_0, C4<1>, C4<1>;
L_0x174b2c0 .functor OR 1, L_0x174b000, L_0x174b1e0, C4<0>, C4<0>;
v0x17237d0_0 .net *"_ivl_0", 0 0, L_0x171a200;  1 drivers
v0x1723870_0 .net *"_ivl_10", 0 0, L_0x174ace0;  1 drivers
v0x1746040_0 .net *"_ivl_12", 0 0, L_0x174adc0;  1 drivers
v0x1746100_0 .net *"_ivl_14", 0 0, L_0x174ae80;  1 drivers
v0x17461e0_0 .net *"_ivl_16", 0 0, L_0x174af40;  1 drivers
v0x1746310_0 .net *"_ivl_18", 0 0, L_0x174b000;  1 drivers
v0x17463f0_0 .net *"_ivl_2", 0 0, L_0x1723e20;  1 drivers
v0x17464d0_0 .net *"_ivl_20", 0 0, L_0x174b170;  1 drivers
v0x17465b0_0 .net *"_ivl_22", 0 0, L_0x174b1e0;  1 drivers
v0x1746690_0 .net *"_ivl_4", 0 0, L_0x174aa10;  1 drivers
v0x1746770_0 .net *"_ivl_6", 0 0, L_0x174aab0;  1 drivers
v0x1746850_0 .net *"_ivl_8", 0 0, L_0x174abe0;  1 drivers
v0x1746930_0 .net "a", 0 0, v0x1747850_0;  alias, 1 drivers
v0x17469f0_0 .net "b", 0 0, v0x17478f0_0;  alias, 1 drivers
v0x1746ab0_0 .net "c", 0 0, v0x1747990_0;  alias, 1 drivers
v0x1746b70_0 .net "d", 0 0, v0x1747b00_0;  alias, 1 drivers
v0x1746c30_0 .net "out", 0 0, L_0x174b2c0;  alias, 1 drivers
S_0x1746d90 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x17198f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1747850_0 .var "a", 0 0;
v0x17478f0_0 .var "b", 0 0;
v0x1747990_0 .var "c", 0 0;
v0x1747a60_0 .net "clk", 0 0, v0x174a110_0;  1 drivers
v0x1747b00_0 .var "d", 0 0;
v0x1747bf0_0 .var "wavedrom_enable", 0 0;
v0x1747c90_0 .var "wavedrom_title", 511 0;
S_0x1747030 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1746d90;
 .timescale -12 -12;
v0x1747290_0 .var/2s "count", 31 0;
E_0x1714640/0 .event negedge, v0x1747a60_0;
E_0x1714640/1 .event posedge, v0x1747a60_0;
E_0x1714640 .event/or E_0x1714640/0, E_0x1714640/1;
E_0x1714890 .event negedge, v0x1747a60_0;
E_0x16fe9f0 .event posedge, v0x1747a60_0;
S_0x1747390 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1746d90;
 .timescale -12 -12;
v0x1747590_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1747670 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1746d90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1747df0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x17198f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x174b420 .functor AND 1, v0x1747850_0, v0x17478f0_0, C4<1>, C4<1>;
L_0x174b490 .functor AND 1, v0x1747990_0, v0x1747b00_0, C4<1>, C4<1>;
L_0x174b520 .functor NOT 1, L_0x174b490, C4<0>, C4<0>, C4<0>;
L_0x174b5e0 .functor AND 1, L_0x174b420, L_0x174b520, C4<1>, C4<1>;
L_0x174b720 .functor AND 1, L_0x174b420, L_0x174b490, C4<1>, C4<1>;
L_0x174b790 .functor OR 1, L_0x174b5e0, L_0x174b720, C4<0>, C4<0>;
L_0x174b8e0 .functor AND 1, L_0x174b420, L_0x174b490, C4<1>, C4<1>;
L_0x174ba70 .functor OR 1, L_0x174b790, L_0x174b8e0, C4<0>, C4<0>;
L_0x174bb30 .functor NOT 1, v0x17478f0_0, C4<0>, C4<0>, C4<0>;
L_0x174bba0 .functor AND 1, v0x1747850_0, L_0x174bb30, C4<1>, C4<1>;
L_0x174bcc0 .functor AND 1, L_0x174bba0, v0x1747990_0, C4<1>, C4<1>;
L_0x174be40 .functor NOT 1, v0x1747b00_0, C4<0>, C4<0>, C4<0>;
L_0x174c030 .functor AND 1, L_0x174bcc0, L_0x174be40, C4<1>, C4<1>;
L_0x174c140 .functor OR 1, L_0x174ba70, L_0x174c030, C4<0>, C4<0>;
L_0x174bfc0 .functor NOT 1, v0x1747850_0, C4<0>, C4<0>, C4<0>;
L_0x174c3e0 .functor NOT 1, v0x17478f0_0, C4<0>, C4<0>, C4<0>;
L_0x174c5f0 .functor AND 1, L_0x174bfc0, L_0x174c3e0, C4<1>, C4<1>;
L_0x174c700 .functor AND 1, L_0x174c5f0, v0x1747990_0, C4<1>, C4<1>;
L_0x174c860 .functor AND 1, L_0x174c700, v0x1747b00_0, C4<1>, C4<1>;
L_0x174c920 .functor OR 1, L_0x174c140, L_0x174c860, C4<0>, C4<0>;
v0x17480e0_0 .net *"_ivl_10", 0 0, L_0x174b790;  1 drivers
v0x17481c0_0 .net *"_ivl_12", 0 0, L_0x174b8e0;  1 drivers
v0x17482a0_0 .net *"_ivl_14", 0 0, L_0x174ba70;  1 drivers
v0x1748390_0 .net *"_ivl_16", 0 0, L_0x174bb30;  1 drivers
v0x1748470_0 .net *"_ivl_18", 0 0, L_0x174bba0;  1 drivers
v0x17485a0_0 .net *"_ivl_20", 0 0, L_0x174bcc0;  1 drivers
v0x1748680_0 .net *"_ivl_22", 0 0, L_0x174be40;  1 drivers
v0x1748760_0 .net *"_ivl_24", 0 0, L_0x174c030;  1 drivers
v0x1748840_0 .net *"_ivl_26", 0 0, L_0x174c140;  1 drivers
v0x1748920_0 .net *"_ivl_28", 0 0, L_0x174bfc0;  1 drivers
v0x1748a00_0 .net *"_ivl_30", 0 0, L_0x174c3e0;  1 drivers
v0x1748ae0_0 .net *"_ivl_32", 0 0, L_0x174c5f0;  1 drivers
v0x1748bc0_0 .net *"_ivl_34", 0 0, L_0x174c700;  1 drivers
v0x1748ca0_0 .net *"_ivl_36", 0 0, L_0x174c860;  1 drivers
v0x1748d80_0 .net *"_ivl_4", 0 0, L_0x174b520;  1 drivers
v0x1748e60_0 .net *"_ivl_6", 0 0, L_0x174b5e0;  1 drivers
v0x1748f40_0 .net *"_ivl_8", 0 0, L_0x174b720;  1 drivers
v0x1749130_0 .net "a", 0 0, v0x1747850_0;  alias, 1 drivers
v0x17491d0_0 .net "ab", 0 0, L_0x174b420;  1 drivers
v0x1749290_0 .net "b", 0 0, v0x17478f0_0;  alias, 1 drivers
v0x1749380_0 .net "c", 0 0, v0x1747990_0;  alias, 1 drivers
v0x1749470_0 .net "cd", 0 0, L_0x174b490;  1 drivers
v0x1749530_0 .net "d", 0 0, v0x1747b00_0;  alias, 1 drivers
v0x1749620_0 .net "out", 0 0, L_0x174c920;  alias, 1 drivers
S_0x1749780 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x17198f0;
 .timescale -12 -12;
E_0x17143e0 .event anyedge, v0x174a430_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x174a430_0;
    %nor/r;
    %assign/vec4 v0x174a430_0, 0;
    %wait E_0x17143e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1746d90;
T_3 ;
    %fork t_1, S_0x1747030;
    %jmp t_0;
    .scope S_0x1747030;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1747290_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1747b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1747990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17478f0_0, 0;
    %assign/vec4 v0x1747850_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16fe9f0;
    %load/vec4 v0x1747290_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1747290_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1747b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1747990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17478f0_0, 0;
    %assign/vec4 v0x1747850_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1714890;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1747670;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1714640;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1747850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17478f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1747990_0, 0;
    %assign/vec4 v0x1747b00_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1746d90;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x17198f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174a430_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17198f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x174a110_0;
    %inv;
    %store/vec4 v0x174a110_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17198f0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1747a60_0, v0x174a590_0, v0x1749f30_0, v0x1749fd0_0, v0x174a070_0, v0x174a1b0_0, v0x174a2f0_0, v0x174a250_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17198f0;
T_7 ;
    %load/vec4 v0x174a390_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x174a390_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x174a390_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x174a390_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x174a390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x174a390_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x174a390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17198f0;
T_8 ;
    %wait E_0x1714640;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174a390_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174a390_0, 4, 32;
    %load/vec4 v0x174a4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x174a390_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174a390_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174a390_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174a390_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x174a2f0_0;
    %load/vec4 v0x174a2f0_0;
    %load/vec4 v0x174a250_0;
    %xor;
    %load/vec4 v0x174a2f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x174a390_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174a390_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x174a390_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174a390_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response26/top_module.sv";
