<?xml version="1.0"?>
<cdfg>
	<name>pre_sched</name>
	<thread>gen_do_stall_reg_full</thread>
	<control_flow>
		<state_count>12</state_count>
		<bb>
			<id>0</id>
			<loop>1</loop>
			<loop_header/>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>1</succ>
		</bb>
		<bb>
			<id>1</id>
			<loop>1</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>2</succ>
		</bb>
		<bb>
			<id>2</id>
			<loop>1</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>3</succ>
		</bb>
		<bb>
			<id>3</id>
			<loop>1</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>4</succ>
		</bb>
		<bb>
			<id>4</id>
			<loop>1</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>5</succ>
		</bb>
		<bb>
			<id>5</id>
			<loop>1</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>6</succ>
		</bb>
		<bb>
			<id>6</id>
			<loop>1</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>7</succ>
		</bb>
		<bb>
			<id>7</id>
			<loop>38</loop>
			<loop_header/>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>8</succ>
		</bb>
		<bb>
			<id>8</id>
			<loop>38</loop>
			<protocol_clk_edges>1</protocol_clk_edges>
			<source_loc>5951</source_loc>
			<succ>9</succ>
		</bb>
		<bb>
			<id>9</id>
			<loop>38</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>10</succ>
		</bb>
		<bb>
			<id>10</id>
			<loop>38</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>11</succ>
		</bb>
		<bb>
			<id>11</id>
			<loop>38</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>7</succ>
		</bb>
	</control_flow>
	<dataflow>
		<df_arc>
			<const_ref>0</const_ref>
			<sink>9803,0,5,0,1,0</sink>
		</df_arc>
		<df_arc>
			<src>9811,0,11,,0,1,0</src>
			<sink>5543,0,11,0,1,0</sink>
		</df_arc>
		<df_arc>
			<src>9812,0,11,,0,1,0</src>
			<sink>5543,0,11,1,1,0</sink>
		</df_arc>
		<df_arc>
			<src>5543,0,11,,0,1,0</src>
			<sink>5969,0,11,0,1,0</sink>
		</df_arc>
	</dataflow>
</cdfg>
