<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1462" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1462{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1462{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1462{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1462{left:69px;bottom:1084px;}
#t5_1462{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_1462{left:69px;bottom:1029px;letter-spacing:0.13px;}
#t7_1462{left:151px;bottom:1029px;letter-spacing:0.14px;word-spacing:0.01px;}
#t8_1462{left:150px;bottom:1008px;letter-spacing:0.15px;}
#t9_1462{left:69px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1462{left:69px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_1462{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tc_1462{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#td_1462{left:69px;bottom:906px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#te_1462{left:69px;bottom:889px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tf_1462{left:69px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_1462{left:69px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_1462{left:69px;bottom:797px;letter-spacing:0.14px;}
#ti_1462{left:151px;bottom:797px;letter-spacing:0.15px;word-spacing:0.01px;}
#tj_1462{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_1462{left:69px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_1462{left:69px;bottom:735px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_1462{left:69px;bottom:718px;letter-spacing:-0.14px;}
#tn_1462{left:69px;bottom:692px;}
#to_1462{left:95px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_1462{left:69px;bottom:669px;}
#tq_1462{left:95px;bottom:672px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tr_1462{left:69px;bottom:646px;}
#ts_1462{left:95px;bottom:649px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tt_1462{left:69px;bottom:623px;}
#tu_1462{left:95px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_1462{left:95px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_1462{left:69px;bottom:583px;}
#tx_1462{left:95px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_1462{left:95px;bottom:570px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tz_1462{left:95px;bottom:553px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t10_1462{left:69px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#t11_1462{left:69px;bottom:513px;letter-spacing:-0.13px;}
#t12_1462{left:69px;bottom:455px;letter-spacing:0.13px;}
#t13_1462{left:151px;bottom:455px;letter-spacing:0.15px;word-spacing:0.02px;}
#t14_1462{left:69px;bottom:432px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_1462{left:69px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t16_1462{left:69px;bottom:393px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t17_1462{left:69px;bottom:376px;letter-spacing:-0.2px;word-spacing:-0.47px;}
#t18_1462{left:69px;bottom:359px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_1462{left:69px;bottom:336px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1a_1462{left:69px;bottom:319px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1b_1462{left:69px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_1462{left:69px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1d_1462{left:69px;bottom:263px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1e_1462{left:69px;bottom:195px;letter-spacing:0.16px;}
#t1f_1462{left:150px;bottom:195px;letter-spacing:0.2px;word-spacing:0.02px;}
#t1g_1462{left:69px;bottom:171px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_1462{left:69px;bottom:154px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1i_1462{left:69px;bottom:137px;letter-spacing:-0.15px;word-spacing:-0.85px;}

.s1_1462{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1462{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1462{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1462{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1462{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1462{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1462" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1462Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1462" style="-webkit-user-select: none;"><object width="935" height="1210" data="1462/1462.svg" type="image/svg+xml" id="pdf1462" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1462" class="t s1_1462">39-2 </span><span id="t2_1462" class="t s1_1462">Vol. 3D </span>
<span id="t3_1462" class="t s2_1462">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_1462" class="t s3_1462">• </span><span id="t5_1462" class="t s4_1462">While executing inside an enclave (legacy instructions and enclave instructions permitted inside an enclave). </span>
<span id="t6_1462" class="t s5_1462">39.3.2 </span><span id="t7_1462" class="t s5_1462">Interactions of Intel® SGX Instructions with Segment, Operand, and Addressing </span>
<span id="t8_1462" class="t s5_1462">Prefixes </span>
<span id="t9_1462" class="t s4_1462">All the memory operands used by the Intel SGX instructions are interpreted as offsets within the data segment </span>
<span id="ta_1462" class="t s4_1462">(DS). The segment-override prefix on Intel SGX instructions is ignored. </span>
<span id="tb_1462" class="t s4_1462">Operand size is fixed for each enclave instruction. The operand-size prefix is reserved, and results in a #UD excep- </span>
<span id="tc_1462" class="t s4_1462">tion if used. </span>
<span id="td_1462" class="t s4_1462">All address sizes are determined by the operating mode of the processor. The address-size prefix is ignored. This </span>
<span id="te_1462" class="t s4_1462">implies that while operating in 64-bit mode of operation, the address size is always 64 bits, and while operating in </span>
<span id="tf_1462" class="t s4_1462">32-bit mode of operation, the address size is always 32 bits. Additionally, when operating in 16-bit addressing, </span>
<span id="tg_1462" class="t s4_1462">memory operands used by enclave instructions use 32 bit addressing; the value of CS.D is ignored. </span>
<span id="th_1462" class="t s5_1462">39.3.3 </span><span id="ti_1462" class="t s5_1462">Interaction of Intel® SGX Instructions with Segmentation </span>
<span id="tj_1462" class="t s4_1462">All leaf functions of ENCLU and ENCLS instructions require that the DS segment be usable, and be an expand-up </span>
<span id="tk_1462" class="t s4_1462">segment. Failing this check results in generation of a #GP(0) exception. </span>
<span id="tl_1462" class="t s4_1462">The Intel SGX leaf functions used for entering the enclave (ENCLU[EENTER] and ENCLU[ERESUME]) operate as </span>
<span id="tm_1462" class="t s4_1462">follows: </span>
<span id="tn_1462" class="t s3_1462">• </span><span id="to_1462" class="t s4_1462">All usable segment registers except for FS and GS have a zero base. </span>
<span id="tp_1462" class="t s3_1462">• </span><span id="tq_1462" class="t s4_1462">The contents of the FS/GS segment registers (including the hidden portion) is saved in the processor. </span>
<span id="tr_1462" class="t s3_1462">• </span><span id="ts_1462" class="t s4_1462">New FS and GS values compatible with enclave security are loaded from the TCS </span>
<span id="tt_1462" class="t s3_1462">• </span><span id="tu_1462" class="t s4_1462">The linear ranges and access rights available under the newly-loaded FS and GS must abide to OS policies by </span>
<span id="tv_1462" class="t s4_1462">ensuring they are subsets of the linear-address range and access rights available for the DS segment. </span>
<span id="tw_1462" class="t s3_1462">• </span><span id="tx_1462" class="t s4_1462">The CS segment mode (64-bit, compatible, or 32 bit modes) must be consistent with the segment mode for </span>
<span id="ty_1462" class="t s4_1462">which the enclave was created, as indicated by the SECS.ATTRIBUTES.MODE64 bit, and that the CPL of the </span>
<span id="tz_1462" class="t s4_1462">logical processor is 3 </span>
<span id="t10_1462" class="t s4_1462">An exit from the enclave either via ENCLU[EEXIT] or via an AEX restores the saved values of FS/GS segment regis- </span>
<span id="t11_1462" class="t s4_1462">ters. </span>
<span id="t12_1462" class="t s5_1462">39.3.4 </span><span id="t13_1462" class="t s5_1462">Interactions of Enclave Execution with Segmentation </span>
<span id="t14_1462" class="t s4_1462">During the course of execution, enclave code abides by all segmentation policies as dictated by IA32 and Intel 64 </span>
<span id="t15_1462" class="t s4_1462">Architectures, and generates appropriate exceptions on violations. </span>
<span id="t16_1462" class="t s4_1462">Additionally, any attempt by software executing inside an enclave to modify the processor's segmentation state </span>
<span id="t17_1462" class="t s4_1462">(e.g., via MOV seg register, POP seg register, LDS, far jump, etc; excluding WRFSBASE/WRGSBASE) results in the </span>
<span id="t18_1462" class="t s4_1462">generation of a #UD. See Section 36.6.1 for more information. </span>
<span id="t19_1462" class="t s4_1462">Upon enclave entry via the EENTER leaf function, FS is loaded from the (TCS.OFSBASE + SECS.BASEADDR) and </span>
<span id="t1a_1462" class="t s4_1462">TCS.FSLIMIT fields and GS is loaded from the (TCS.OGSBASE + SECS.BASEADDR) and TCS.GSLIMIT fields. </span>
<span id="t1b_1462" class="t s4_1462">Execution of WRFSBASE and WRGSBASE from inside a 64-bit enclave is allowed. The processor will save the new </span>
<span id="t1c_1462" class="t s4_1462">values into the current SSA frame on an asynchronous exit (AEX) and restore them back on enclave entry via </span>
<span id="t1d_1462" class="t s4_1462">ENCLU[ERESUME] instruction. </span>
<span id="t1e_1462" class="t s6_1462">39.4 </span><span id="t1f_1462" class="t s6_1462">INTERACTIONS WITH PAGING </span>
<span id="t1g_1462" class="t s4_1462">Intel SGX instructions are available only when the processor is executing in a protected mode of operation. Addi- </span>
<span id="t1h_1462" class="t s4_1462">tionally, all Intel SGX leaf functions except for EDBGRD and EDBGWR are available only if paging is enabled. Any </span>
<span id="t1i_1462" class="t s4_1462">attempt to execute these leaf functions with paging disabled results in an invalid-opcode exception (#UD). As with </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
