{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712203416118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712203416119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  4 11:03:35 2024 " "Processing started: Thu Apr  4 11:03:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712203416119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203416119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_clock1 -c top_clock1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_clock1 -c top_clock1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203416119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712203416509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712203416509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/top_clock1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/top_clock1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_clock1 " "Found entity 1: top_clock1" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/led_y.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/led_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_y " "Found entity 1: led_y" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/led_y.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/led_y.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/led_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/led_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_s " "Found entity 1: led_s" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/led_s.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/led_s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/led_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/led_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_mon " "Found entity 1: led_mon" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/led_mon.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/led_mon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/led_min.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/led_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_min " "Found entity 1: led_min" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/led_min.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/led_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/led_h.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/led_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_h " "Found entity 1: led_h" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/led_h.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/led_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/led_d.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/led_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_d " "Found entity 1: led_d" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/led_d.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/led_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/count_y.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/count_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_y " "Found entity 1: count_y" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/count_y.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/count_y.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/count_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/count_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_s " "Found entity 1: count_s" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/count_s.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/count_s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/count_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/count_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_mon " "Found entity 1: count_mon" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/count_mon.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/count_mon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/count_min.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/count_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_min " "Found entity 1: count_min" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/count_min.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/count_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/count_h.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/count_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_h " "Found entity 1: count_h" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/count_h.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/count_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/count_d.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/desktop/digital_design/verilog_tks2024/lab_3_draft/verilog/count_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_d " "Found entity 1: count_d" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/count_d.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/count_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712203426835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203426835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_clock1 " "Elaborating entity \"top_clock1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712203426882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_s count_s:duts " "Elaborating entity \"count_s\" for hierarchy \"count_s:duts\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "duts" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203426933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_s.v(18) " "Verilog HDL assignment warning at count_s.v(18): truncated value with size 32 to match size of target (6)" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/count_s.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/count_s.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712203426934 "|top_clock1|count_s:duts"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_min count_min:dutmin " "Elaborating entity \"count_min\" for hierarchy \"count_min:dutmin\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "dutmin" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203426943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_min.v(25) " "Verilog HDL assignment warning at count_min.v(25): truncated value with size 32 to match size of target (6)" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/count_min.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/count_min.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712203426944 "|top_clock1|count_min:dutmin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_h count_h:duth " "Elaborating entity \"count_h\" for hierarchy \"count_h:duth\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "duth" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203426952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 count_h.v(25) " "Verilog HDL assignment warning at count_h.v(25): truncated value with size 32 to match size of target (5)" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/count_h.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/count_h.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712203426953 "|top_clock1|count_h:duth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_d count_d:dutd " "Elaborating entity \"count_d\" for hierarchy \"count_d:dutd\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "dutd" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203426959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 count_d.v(46) " "Verilog HDL assignment warning at count_d.v(46): truncated value with size 32 to match size of target (5)" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/count_d.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/count_d.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712203426961 "|top_clock1|count_d:dutd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_mon count_mon:dutmon " "Elaborating entity \"count_mon\" for hierarchy \"count_mon:dutmon\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "dutmon" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203426972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_y count_y:duty " "Elaborating entity \"count_y\" for hierarchy \"count_y:duty\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "duty" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203426982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 count_y.v(21) " "Verilog HDL assignment warning at count_y.v(21): truncated value with size 32 to match size of target (7)" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/count_y.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/count_y.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712203426982 "|top_clock1|count_y:duty"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_s led_s:ds " "Elaborating entity \"led_s\" for hierarchy \"led_s:ds\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "ds" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203426991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_min led_min:dmin " "Elaborating entity \"led_min\" for hierarchy \"led_min:dmin\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "dmin" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203427012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_h led_h:dh " "Elaborating entity \"led_h\" for hierarchy \"led_h:dh\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "dh" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203427026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_d led_d:dd " "Elaborating entity \"led_d\" for hierarchy \"led_d:dd\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "dd" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203427039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_mon led_mon:dmon " "Elaborating entity \"led_mon\" for hierarchy \"led_mon:dmon\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "dmon" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203427055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_y led_y:dy " "Elaborating entity \"led_y\" for hierarchy \"led_y:dy\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "dy" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203427068 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "led_y:dy\|Ram0 " "RAM logic \"led_y:dy\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/led_y.v" "Ram0" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/led_y.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1712203427589 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "led_d:dd\|Ram0 " "RAM logic \"led_d:dd\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/led_d.v" "Ram0" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/led_d.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1712203427589 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "led_h:dh\|Ram0 " "RAM logic \"led_h:dh\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/led_h.v" "Ram0" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/led_h.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1712203427589 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "led_min:dmin\|Ram0 " "RAM logic \"led_min:dmin\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/led_min.v" "Ram0" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/led_min.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1712203427589 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "led_s:ds\|Ram0 " "RAM logic \"led_s:ds\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/led_s.v" "Ram0" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/led_s.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1712203427589 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1712203427589 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712203427783 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[7\] VCC " "Pin \"segment\[7\]\" is stuck at VCC" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712203427857 "|top_clock1|segment[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[21\] VCC " "Pin \"segment\[21\]\" is stuck at VCC" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712203427857 "|top_clock1|segment[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[35\] VCC " "Pin \"segment\[35\]\" is stuck at VCC" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712203427857 "|top_clock1|segment[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712203427857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712203427962 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712203428186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712203428401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712203428401 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_mon " "No output dependent on input pin \"set_mon\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712203428492 "|top_clock1|set_mon"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_y " "No output dependent on input pin \"set_y\"" {  } { { "../../Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/Digital_Design/Verilog_TKS2024/Lab_3_Draft/Verilog/top_clock1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712203428492 "|top_clock1|set_y"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712203428492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712203428494 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712203428494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712203428494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712203428494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712203428511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  4 11:03:48 2024 " "Processing ended: Thu Apr  4 11:03:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712203428511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712203428511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712203428511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712203428511 ""}
