//### Integer Register-Register Operations

[wavedrom, ,]
....
{reg: [
  {bits: 7,  name: 'opcode',    attr: 'OP', type: 8},
  {bits: 5,  name: 'rd',        attr: 'dest', type: 2},
  {bits: 3,  name: 'func3',     attr: ['ADD', 'SLT', 'SLTU', 'AND', 'OR', 'XOR', 'SLL', 'SRL', 'SUB', 'SRA'], type: 8},
  {bits: 5,  name: 'rs1',       attr: 'src1', type: 4},
  {bits: 5,  name: 'rs2',       attr: 'src2', type: 4},
  {bits: 7,  name: 'funct7', attr: [0, 0, 0, 0, 0, 0, 0, 0, 32, 32], type: 8}
]}
....
