Analysis & Synthesis report for plasma
Fri Nov 10 10:53:13 2017
Quartus II 64-Bit Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated
 14. Source assignments for ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated
 15. Source assignments for ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated
 16. Source assignments for ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |plasma
 18. Parameter Settings for User Entity Instance: mlite_cpu:u1_cpu
 19. Parameter Settings for User Entity Instance: mlite_cpu:u1_cpu|reg_bank:u4_reg_bank
 20. Parameter Settings for User Entity Instance: mlite_cpu:u1_cpu|alu:u6_alu
 21. Parameter Settings for User Entity Instance: mlite_cpu:u1_cpu|shifter:u7_shifter
 22. Parameter Settings for User Entity Instance: mlite_cpu:u1_cpu|mult:u8_mult
 23. Parameter Settings for User Entity Instance: ram:u2_ram
 24. Parameter Settings for User Entity Instance: ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0
 25. Parameter Settings for User Entity Instance: ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1
 26. Parameter Settings for User Entity Instance: ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2
 27. Parameter Settings for User Entity Instance: ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3
 28. Parameter Settings for User Entity Instance: uart:u3_uart
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 10 10:53:13 2017         ;
; Quartus II 64-Bit Version          ; 9.1 Build 304 01/25/2010 SP 1 SJ Full Version ;
; Revision Name                      ; plasma                                        ;
; Top-level Entity Name              ; plasma                                        ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 4,898                                         ;
;     Total combinational functions  ; 3,890                                         ;
;     Dedicated logic registers      ; 1,556                                         ;
; Total registers                    ; 1556                                          ;
; Total pins                         ; 169                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 65,536                                        ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; plasma             ; plasma             ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------+
; alu.vhd                          ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/alu.vhd                     ;
; bus_mux.vhd                      ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/bus_mux.vhd                 ;
; control.vhd                      ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/control.vhd                 ;
; mem_ctrl.vhd                     ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd                ;
; mlite_cpu.vhd                    ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/mlite_cpu.vhd               ;
; mlite_pack.vhd                   ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/mlite_pack.vhd              ;
; mult.vhd                         ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/mult.vhd                    ;
; pc_next.vhd                      ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/pc_next.vhd                 ;
; pipeline.vhd                     ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/pipeline.vhd                ;
; plasma.vhd                       ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/plasma.vhd                  ;
; ram.vhd                          ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/ram.vhd                     ;
; reg_bank.vhd                     ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/reg_bank.vhd                ;
; shifter.vhd                      ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/shifter.vhd                 ;
; uart.vhd                         ; yes             ; User VHDL File                         ; X:/projects/cis3/lab03/plasma_2/uart.vhd                    ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf ;
; altram.tdf                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altram.tdf     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_5k91.tdf           ; yes             ; Auto-Generated Megafunction            ; X:/projects/cis3/lab03/plasma_2/db/altsyncram_5k91.tdf      ;
; code0.hex                        ; yes             ; Auto-Found Memory Initialization File  ; X:/projects/cis3/lab03/plasma_2/code0.hex                   ;
; db/altsyncram_6k91.tdf           ; yes             ; Auto-Generated Megafunction            ; X:/projects/cis3/lab03/plasma_2/db/altsyncram_6k91.tdf      ;
; code1.hex                        ; yes             ; Auto-Found Memory Initialization File  ; X:/projects/cis3/lab03/plasma_2/code1.hex                   ;
; db/altsyncram_7k91.tdf           ; yes             ; Auto-Generated Megafunction            ; X:/projects/cis3/lab03/plasma_2/db/altsyncram_7k91.tdf      ;
; code2.hex                        ; yes             ; Auto-Found Memory Initialization File  ; X:/projects/cis3/lab03/plasma_2/code2.hex                   ;
; db/altsyncram_8k91.tdf           ; yes             ; Auto-Generated Megafunction            ; X:/projects/cis3/lab03/plasma_2/db/altsyncram_8k91.tdf      ;
; code3.hex                        ; yes             ; Auto-Found Memory Initialization File  ; X:/projects/cis3/lab03/plasma_2/code3.hex                   ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 4,898 ;
;                                             ;       ;
; Total combinational functions               ; 3890  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 3104  ;
;     -- 3 input functions                    ; 636   ;
;     -- <=2 input functions                  ; 150   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 3860  ;
;     -- arithmetic mode                      ; 30    ;
;                                             ;       ;
; Total registers                             ; 1556  ;
;     -- Dedicated logic registers            ; 1556  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 169   ;
; Total memory bits                           ; 65536 ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1588  ;
; Total fan-out                               ; 20281 ;
; Average fan-out                             ; 3.59  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
; |plasma                                              ; 3890 (217)        ; 1556 (72)    ; 65536       ; 0            ; 0       ; 0         ; 169  ; 0            ; |plasma                                                                                                                         ; work         ;
;    |mlite_cpu:u1_cpu|                                ; 3575 (173)        ; 1413 (5)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|mlite_cpu:u1_cpu                                                                                                        ;              ;
;       |alu:u6_alu|                                   ; 181 (181)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|mlite_cpu:u1_cpu|alu:u6_alu                                                                                             ; work         ;
;       |bus_mux:u5_bus_mux|                           ; 188 (188)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux                                                                                     ; work         ;
;       |control:u3_control|                           ; 118 (118)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|mlite_cpu:u1_cpu|control:u3_control                                                                                     ; work         ;
;       |mem_ctrl:u2_mem_ctrl|                         ; 191 (191)         ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl                                                                                   ; work         ;
;       |mult:u8_mult|                                 ; 662 (662)         ; 138 (138)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|mlite_cpu:u1_cpu|mult:u8_mult                                                                                           ; work         ;
;       |pc_next:u1_pc_next|                           ; 104 (104)         ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|mlite_cpu:u1_cpu|pc_next:u1_pc_next                                                                                     ; work         ;
;       |pipeline:\pipeline3:u9_pipeline|              ; 229 (229)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline                                                                        ; work         ;
;       |reg_bank:u4_reg_bank|                         ; 1436 (1436)       ; 1025 (1025)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank                                                                                   ; work         ;
;       |shifter:u7_shifter|                           ; 293 (293)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|mlite_cpu:u1_cpu|shifter:u7_shifter                                                                                     ; work         ;
;    |ram:u2_ram|                                      ; 4 (4)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram                                                                                                              ; work         ;
;       |lpm_ram_dq:\altera_ram:lpm_ram_io_component0| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0                                                                 ; work         ;
;          |altram:sram|                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram                                                     ; work         ;
;             |altsyncram:ram_block|                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block                                ; work         ;
;                |altsyncram_5k91:auto_generated|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated ; work         ;
;       |lpm_ram_dq:\altera_ram:lpm_ram_io_component1| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1                                                                 ; work         ;
;          |altram:sram|                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram                                                     ;              ;
;             |altsyncram:ram_block|                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block                                ;              ;
;                |altsyncram_6k91:auto_generated|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated ;              ;
;       |lpm_ram_dq:\altera_ram:lpm_ram_io_component2| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2                                                                 ;              ;
;          |altram:sram|                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram                                                     ;              ;
;             |altsyncram:ram_block|                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block                                ;              ;
;                |altsyncram_7k91:auto_generated|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated ;              ;
;       |lpm_ram_dq:\altera_ram:lpm_ram_io_component3| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3                                                                 ;              ;
;          |altram:sram|                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram                                                     ; work         ;
;             |altsyncram:ram_block|                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block                                ; work         ;
;                |altsyncram_8k91:auto_generated|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated ; work         ;
;    |uart:u3_uart|                                    ; 94 (94)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |plasma|uart:u3_uart                                                                                                            ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------+
; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; code0.hex ;
; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; code1.hex ;
; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; code2.hex ;
; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; code3.hex ;
+------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                  ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                             ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~576  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~576  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~65   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~65   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~161  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~161  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~225  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~225  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~257  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~257  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~513  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~513  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~962  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~962  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~35   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~35   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~67   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~67   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~99   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~99   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~131  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~131  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~163  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~163  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~227  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~227  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~291  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~291  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~6    ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~6    ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~134  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~134  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~262  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~262  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~358  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~358  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~390  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~390  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~422  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~422  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~486  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~486  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~518  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~518  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~550  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~550  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~614  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~614  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~646  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~646  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~678  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~678  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~710  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~710  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~742  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~742  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~774  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~774  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~806  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~806  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~838  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~838  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~870  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~870  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~902  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~902  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~934  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~934  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~966  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~966  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~998  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~998  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~8    ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~8    ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~136  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~136  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~264  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~264  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~392  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~392  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~520  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~520  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~648  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~648  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~44   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~44   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~108  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~108  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~172  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~172  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~236  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~236  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~300  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~300  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~364  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~364  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~428  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~428  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~492  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~492  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~556  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~556  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~620  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~620  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~684  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~684  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~748  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~748  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~812  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~812  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~876  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~876  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~940  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~940  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1004 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1004 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~45   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~45   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~109  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~109  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~173  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~173  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~237  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~237  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~144  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~144  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~400  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~400  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~656  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~656  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~53   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~53   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~117  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~117  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~181  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~181  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~245  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~245  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~309  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~309  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~373  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~373  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~437  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~437  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~501  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~501  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~565  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~565  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~629  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~629  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~693  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~693  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~757  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~757  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~821  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~821  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~885  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~885  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~949  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~949  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1013 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1013 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~54   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~54   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~182  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~182  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~246  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~246  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~310  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~310  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~374  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~374  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~438  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~438  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~502  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~502  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~566  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~566  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~630  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~630  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~694  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~694  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~758  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~758  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~822  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~822  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~886  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~886  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~950  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~950  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1014 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1014 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~732  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~732  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~860  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~860  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~351  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~351  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~607  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~607  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~863  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~863  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~192  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~192  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~224  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~224  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~352  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~352  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~97   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~97   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~129  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~129  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~193  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~193  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~289  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~289  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~417  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~417  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~930  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~930  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~38   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~38   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~70   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~70   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~102  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~102  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~294  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~294  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~582  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~582  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~807  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~807  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~935  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~935  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~460  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~460  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~716  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~716  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~143  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~143  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~16   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~16   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~592  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~592  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~52   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~52   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~116  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~116  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~180  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~180  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~244  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~244  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~308  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~308  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~372  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~372  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~436  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~436  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~500  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~500  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~564  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~564  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~628  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~628  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~692  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~692  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~756  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~756  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~820  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~820  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~884  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~884  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~948  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~948  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1012 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1012 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~149  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~149  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~405  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~405  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~661  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~661  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~917  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~917  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~118  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~118  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~150  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~150  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~406  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~406  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~662  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~662  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~918  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~918  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~222  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~222  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~286  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~286  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~350  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~350  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~414  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~414  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~478  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~478  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~542  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~542  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~606  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~606  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~670  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~670  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~734  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~734  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~798  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~798  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~862  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~862  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~926  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~926  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~990  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~990  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~255  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~255  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~319  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~319  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~639  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~639  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~671  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~671  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~735  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~735  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~767  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~767  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~799  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~799  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~831  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~831  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~160  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~160  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1    ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1    ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~33   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~33   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~642  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~642  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~770  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~770  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~802  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~802  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~866  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~866  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~898  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~898  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~994  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~994  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~3    ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~3    ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~643  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~643  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~771  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~771  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~899  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~899  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~263  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~263  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~391  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~391  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~775  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~775  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~73   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~73   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~841  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~841  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~74   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~74   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~11   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~11   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~139  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~139  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~267  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~267  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~395  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~395  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~427  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~427  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~491  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~491  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~523  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~523  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~555  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~555  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~619  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~619  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~651  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~651  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~683  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~683  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~747  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~747  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~779  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~779  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~811  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~811  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~875  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~875  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~907  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~907  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~939  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~939  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1003 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1003 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~140  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~140  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~396  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~396  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~780  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~780  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~141  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~141  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~558  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~558  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~654  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~654  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~655  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~655  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~911  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~911  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~272  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~272  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~81   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~81   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~209  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~209  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~337  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~337  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~465  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~465  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~593  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~593  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~721  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~721  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~849  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~849  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~977  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~977  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~82   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~82   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~210  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~210  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~338  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~338  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~466  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~466  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~594  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~594  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~722  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~722  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~850  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~850  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~978  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~978  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~19   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~19   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~83   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~83   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~147  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~147  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~211  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~211  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~275  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~275  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~339  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~339  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~403  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~403  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~467  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~467  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~531  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~531  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~595  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~595  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~659  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~659  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~723  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~723  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~787  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~787  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~851  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~851  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~915  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~915  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~979  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~979  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~20   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~20   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~276  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~276  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~532  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~532  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~788  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~788  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~21   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~21   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~213  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~213  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~22   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~22   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~854  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~854  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~23   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~23   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~87   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~87   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~151  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~151  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~215  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~215  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~279  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~279  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~343  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~343  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~407  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~407  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~471  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~471  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~535  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~535  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~599  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~599  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~663  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~663  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~727  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~727  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~855  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~855  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~983  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~983  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~88   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~88   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~216  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~216  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~344  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~344  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~600  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~600  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~728  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~728  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~856  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~856  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~89   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~89   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~217  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~217  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~345  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~345  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~601  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~601  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~729  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~729  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~857  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~857  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~220  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~220  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~348  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~348  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~476  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~476  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~604  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~604  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~957  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~957  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~94   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~94   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~158  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~158  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~254  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~254  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~382  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~382  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~510  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~510  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~638  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~638  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~894  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~894  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~415  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~415  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~703  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~703  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~32   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~32   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~992  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~992  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~353  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~353  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~514  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~514  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~674  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~674  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~706  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~706  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~738  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~738  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~580  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~580  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~836  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~836  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~69   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~69   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~133  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~133  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~197  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~197  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~261  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~261  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~325  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~325  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~389  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~389  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~453  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~453  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~485  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~485  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~517  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~517  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~549  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~549  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~581  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~581  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~613  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~613  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~645  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~645  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~677  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~677  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~709  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~709  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~741  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~741  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~773  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~773  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~805  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~805  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~837  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~837  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~869  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~869  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~901  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~901  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~933  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~933  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~965  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~965  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~997  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~997  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~166  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~166  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~519  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~519  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~839  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~839  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~968  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~968  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~138  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~138  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~202  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~202  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~266  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~266  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~330  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~330  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~394  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~394  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~458  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~458  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~522  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~522  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~586  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~586  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~650  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~650  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~714  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~714  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~778  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~778  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~842  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~842  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~906  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~906  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~938  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~938  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~970  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~970  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1002 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1002 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~43   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~43   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~107  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~107  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~299  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~299  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~331  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~331  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~363  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~363  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~715  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~715  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~12   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~12   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~972  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~972  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~333  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~333  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~18   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~18   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~530  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~530  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~115  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~115  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~243  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~243  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~371  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~371  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~499  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~499  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~627  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~627  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~755  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~755  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~883  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~883  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1011 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1011 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~212  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~212  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~404  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~404  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~596  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~596  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~85   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~85   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~853  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~853  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~790  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~790  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~473  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~473  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~985  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~985  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~156  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~156  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~668  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~668  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~381  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~381  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~413  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~413  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~318  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~318  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~574  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~574  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~766  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~766  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~958  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~958  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~63   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~63   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~447  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~447  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~511  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~511  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~575  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~575  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1023 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1023 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~896  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~896  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~546  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~546  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~610  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~610  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~387  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~387  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~68   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~68   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~324  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~324  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~5    ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~5    ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~293  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~293  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~421  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~421  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~583  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~583  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~967  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~967  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~840  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~840  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~490  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~490  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~618  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~618  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~746  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~746  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~874  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~874  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~524  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~524  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~975  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~975  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~274  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~274  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~658  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~658  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~51   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~51   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~307  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~307  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~563  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~563  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~819  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~819  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~84   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~84   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~789  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~789  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~506  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~506  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~955  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~955  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1019 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1019 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~702  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~702  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1022 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1022 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~287  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~287  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~383  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~383  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~64   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~64   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~864  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~864  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~834  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~834  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~195  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~195  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~101  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~101  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~229  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~229  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~198  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~198  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~326  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~326  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~584  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~584  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~10   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~10   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~298  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~298  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~426  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~426  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~682  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~682  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~171  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~171  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~235  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~235  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~783  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~783  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~208  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~208  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~528  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~528  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~848  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~848  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~785  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~785  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~146  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~146  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~786  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~786  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1010 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1010 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~435  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~435  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~947  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~947  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~724  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~724  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~916  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~916  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~86   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~86   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~278  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~278  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~470  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~470  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~830  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~830  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~288  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~288  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~960  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~960  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~451  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~451  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~37   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~37   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~357  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~357  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~328  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~328  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~521  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~521  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~649  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~649  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~777  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~777  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~234  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~234  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~554  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~554  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~335  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~335  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~591  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~591  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~401  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~401  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~402  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~402  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~818  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~818  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~691  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~691  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~852  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~852  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~342  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~342  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~982  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~982  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~505  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~505  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~954  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~954  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1018 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1018 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~28   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~28   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~540  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~540  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~190  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~190  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~128  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~128  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~320  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~320  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~608  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~608  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~419  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~419  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~644  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~644  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~772  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~772  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~327  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~327  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~679  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~679  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~42   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~42   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~170  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~170  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~810  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~810  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~971  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~971  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~976  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~976  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~498  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~498  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~626  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~626  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~754  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~754  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~179  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~179  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~534  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~534  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~726  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~726  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~472  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~472  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~538  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~538  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~92   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~92   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~284  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~284  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~446  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~446  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~800  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~800  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~832  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~832  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~577  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~577  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2    ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~2    ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~66   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~66   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~130  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~130  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~162  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~162  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~194  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~194  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~226  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~226  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~258  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~258  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~290  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~290  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~322  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~322  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~354  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~354  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~578  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~578  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~963  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~963  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~362  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~362  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~203  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~203  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~204  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~204  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~652  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~652  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~719  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~719  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~17   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~17   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~370  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~370  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~562  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~562  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~882  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~882  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~946  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~946  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~277  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~277  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~981  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~981  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~214  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~214  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~984  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~984  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~412  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~412  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~448  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~448  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~833  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~833  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~961  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~961  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~98   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~98   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~516  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~516  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~868  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~868  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~900  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~900  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~932  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~932  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~964  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~964  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~996  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~996  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~165  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~165  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~711  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~711  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~712  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~712  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~137  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~137  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~265  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~265  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~393  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~393  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~905  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~905  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~969  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~969  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1001 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1001 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~587  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~587  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~463  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~463  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~847  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~847  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~273  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~273  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~657  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~657  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~306  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~306  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~690  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~690  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~980  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~980  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~469  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~469  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~697  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~697  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~736  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~736  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~768  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~768  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~449  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~449  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~34   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~34   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~450  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~450  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~199  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~199  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~329  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~329  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~937  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~937  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~268  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~268  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~464  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~464  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~145  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~145  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~242  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~242  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~148  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~148  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~408  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~408  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~153  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~153  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~640  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~640  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~897  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~897  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~323  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~323  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~196  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~196  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~9    ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~9    ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~809  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~809  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~106  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~106  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~336  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~336  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~50   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~50   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~178  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~178  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~660  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~660  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~341  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~341  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~567  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~567  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~185  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~185  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~95   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~95   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~704  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~704  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~260  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~260  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~708  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~708  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~740  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~740  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~201  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~201  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~873  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~873  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~434  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~434  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~340  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~340  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~184  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~184  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~920  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~920  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~543  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~543  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~895  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~895  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~959  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~959  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~512  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~512  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~705  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~705  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~676  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~676  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~617  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~617  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~588  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~588  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~720  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~720  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~529  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~529  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~119  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~119  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~568  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~568  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~927  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~927  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~256  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~256  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~993  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~993  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~681  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~681  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~745  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~745  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~908  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~908  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~114  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~114  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~914  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~914  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~24   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~24   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~482  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~482  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~835  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~835  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~388  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~388  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~612  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~612  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~553  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~553  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~176  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~176  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~784  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~784  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~913  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~913  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~183  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~183  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~695  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~695  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~919  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~919  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~707  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~707  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~132  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~132  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~804  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~804  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~455  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~455  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~713  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~713  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~76   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~76   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~468  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~468  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~598  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~598  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~672  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~672  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~929  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~929  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~489  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~489  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~585  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~585  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~14   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~14   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~548  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~548  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~459  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~459  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~496  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~496  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~791  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~791  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~928  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~928  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~452  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~452  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~456  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~456  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~776  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~776  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~425  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~425  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~844  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~844  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1009 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1009 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~597  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~597  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~823  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~823  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~418  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~418  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~484  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~484  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~297  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~297  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~843  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~843  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~368  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~368  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~912  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~912  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~753  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~753  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~881  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~881  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~152  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~152  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~126  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~126  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~991  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~991  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~544  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~544  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~483  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~483  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~4    ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~4    ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~420  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~420  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~361  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~361  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~75   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~75   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~689  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~689  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~945  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~945  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~641  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~641  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~865  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~865  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~386  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~386  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~579  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~579  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~72   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~72   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~233  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~233  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~304  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~304  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~817  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~817  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~769  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~769  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~356  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~356  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~80   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~80   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~904  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~904  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~169  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~169  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~142  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~142  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~112  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~112  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~332  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~332  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~240  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~240  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~78   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~78   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~432  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~432  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~0    ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~0    ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~96   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~96   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~416  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~416  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~384  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~384  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~480  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~480  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~321  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~321  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~385  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~385  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~481  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~481  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~673  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~673  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~801  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~801  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~545  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~545  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~737  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~737  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~609  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~609  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~259  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~259  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~355  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~355  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~675  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~675  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~803  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~803  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~547  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~547  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~931  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~931  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~515  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~515  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~739  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~739  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~867  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~867  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~611  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~611  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~995  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~995  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~292  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~292  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~164  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~164  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~228  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~228  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~36   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~36   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~100  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~100  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~230  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~230  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~454  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~454  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~167  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~167  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~135  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~135  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~231  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~231  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~295  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~295  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~359  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~359  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~39   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~39   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~71   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~71   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~7    ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~7    ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~103  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~103  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~423  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~423  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~487  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~487  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~551  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~551  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~647  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~647  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~903  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~903  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~743  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~743  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~871  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~871  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~615  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~615  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~999  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~999  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~296  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~296  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~360  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~360  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~168  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~168  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~200  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~200  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~232  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~232  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~40   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~40   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~104  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~104  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~424  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~424  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~488  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~488  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~808  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~808  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~680  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~680  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~552  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~552  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~936  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~936  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~872  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~872  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~744  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~744  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~616  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~616  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1000 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1000 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~41   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~41   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~105  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~105  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~457  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~457  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~205  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~205  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~301  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~301  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~269  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~269  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~365  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~365  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~77   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~77   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~13   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~13   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~461  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~461  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~429  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~429  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~397  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~397  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~493  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~493  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~685  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~685  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~813  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~813  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~557  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~557  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~941  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~941  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~845  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~845  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~717  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~717  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~589  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~589  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~973  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~973  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~781  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~781  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~653  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~653  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~525  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~525  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~909  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~909  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~749  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~749  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~877  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~877  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~621  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~621  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1005 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1005 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~334  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~334  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~302  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~302  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~270  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~270  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~366  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~366  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~174  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~174  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~206  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~206  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~238  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~238  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~46   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~46   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~110  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~110  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~430  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~430  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~462  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~462  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~398  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~398  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~494  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~494  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~718  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~718  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~846  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~846  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~590  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~590  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~974  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~974  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~814  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~814  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~686  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~686  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~942  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~942  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~782  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~782  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~526  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~526  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~910  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~910  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~878  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~878  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~750  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~750  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~622  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~622  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1006 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1006 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~207  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~207  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~175  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~175  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~239  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~239  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~303  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~303  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~271  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~271  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~367  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~367  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~47   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~47   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~79   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~79   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~15   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~15   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~111  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~111  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~431  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~431  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~399  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~399  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~495  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~495  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~687  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~687  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~815  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~815  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~559  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~559  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~943  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~943  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~527  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~527  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~751  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~751  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~879  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~879  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~623  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~623  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1007 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1007 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~48   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~48   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~816  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~816  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~688  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~688  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~560  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~560  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~944  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~944  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~880  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~880  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~752  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~752  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~624  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~624  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1008 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1008 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~177  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~177  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~241  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~241  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~305  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~305  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~369  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~369  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~49   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~49   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~113  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~113  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~433  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~433  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~497  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~497  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~561  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~561  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~625  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~625  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~725  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~725  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~533  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~533  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~247  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~247  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~311  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~311  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~375  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~375  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~55   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~55   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~439  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~439  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~503  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~503  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~951  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~951  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~759  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~759  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~887  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~887  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~631  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~631  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1015 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1015 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~312  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~312  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~280  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~280  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~376  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~376  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~248  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~248  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~56   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~56   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~120  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~120  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~440  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~440  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~504  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~504  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~824  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~824  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~696  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~696  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~952  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~952  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~664  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~664  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~792  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~792  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~536  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~536  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~888  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~888  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~760  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~760  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~632  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~632  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1016 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1016 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~249  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~249  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~313  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~313  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~281  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~281  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~377  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~377  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~57   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~57   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~25   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~25   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~121  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~121  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~441  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~441  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~409  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~409  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~825  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~825  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~569  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~569  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~953  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~953  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~793  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~793  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~665  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~665  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~537  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~537  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~921  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~921  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~761  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~761  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~889  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~889  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~633  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~633  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1017 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1017 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~346  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~346  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~314  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~314  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~282  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~282  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~378  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~378  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~186  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~186  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~218  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~218  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~154  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~154  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~250  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~250  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~90   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~90   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~58   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~58   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~26   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~26   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~122  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~122  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~442  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~442  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~474  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~474  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~410  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~410  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~730  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~730  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~858  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~858  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~602  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~602  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~986  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~986  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~826  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~826  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~698  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~698  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~570  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~570  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~666  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~666  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~794  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~794  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~922  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~922  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~890  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~890  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~762  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~762  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~634  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~634  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~219  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~219  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~187  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~187  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~155  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~155  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~251  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~251  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~315  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~315  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~347  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~347  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~283  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~283  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~379  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~379  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~59   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~59   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~91   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~91   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~27   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~27   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~123  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~123  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~475  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~475  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~443  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~443  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~411  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~411  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~507  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~507  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~699  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~699  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~827  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~827  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~571  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~571  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~859  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~859  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~731  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~731  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~603  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~603  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~987  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~987  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~795  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~795  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~667  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~667  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~539  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~539  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~923  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~923  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~763  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~763  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~891  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~891  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~635  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~635  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~316  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~316  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~380  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~380  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~188  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~188  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~252  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~252  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~60   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~60   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~124  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~124  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~444  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~444  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~508  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~508  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~988  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~988  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~828  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~828  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~700  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~700  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~572  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~572  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~956  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~956  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~796  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~796  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~924  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~924  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~892  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~892  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~764  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~764  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~636  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~636  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1020 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1020 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~221  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~221  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~189  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~189  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~157  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~157  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~253  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~253  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~317  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~317  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~349  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~349  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~285  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~285  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~61   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~61   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~93   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~93   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~29   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~29   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~125  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~125  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~477  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~477  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~445  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~445  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~509  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~509  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~701  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~701  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~829  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~829  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~573  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~573  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~861  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~861  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~733  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~733  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~605  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~605  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~989  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~989  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~797  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~797  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~669  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~669  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~541  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~541  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~925  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~925  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~765  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~765  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~893  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~893  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~637  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~637  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~1021 ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~1021 ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~62   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~62   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~30   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~30   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~223  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~223  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~191  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~191  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~159  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~159  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~31   ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~31   ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~127  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~127  ;
; mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~479  ; Merged with mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2~479  ;
; Total Number of Removed Registers = 1024                                           ;                                                                                                ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1556  ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 532   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1435  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart:u3_uart|read_value_reg[7]         ; 11      ;
; uart:u3_uart|read_value_reg[6]         ; 3       ;
; uart:u3_uart|read_value_reg[5]         ; 3       ;
; uart:u3_uart|read_value_reg[4]         ; 3       ;
; uart:u3_uart|read_value_reg[3]         ; 3       ;
; uart:u3_uart|read_value_reg[2]         ; 3       ;
; uart:u3_uart|read_value_reg[1]         ; 3       ;
; uart:u3_uart|read_value_reg[0]         ; 3       ;
; uart:u3_uart|data_write_reg[0]         ; 1       ;
; Total number of inverted registers = 9 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |plasma|gpio0_reg[13]                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|shift_funcD[1]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |plasma|uart:u3_uart|bits_read_reg[1]                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[17]       ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[23]       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[2]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |plasma|uart:u3_uart|data_save_reg[0]                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |plasma|uart:u3_uart|delay_write_reg[2]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |plasma|uart:u3_uart|bits_write_reg[0]                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |plasma|uart:u3_uart|data_write_reg[1]                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |plasma|uart:u3_uart|delay_read_reg[8]                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |plasma|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[20]             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[1]        ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[12]       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[24]              ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|mult:u8_mult|count_reg[3]                        ;
; 65:1               ; 2 bits    ; 86 LEs        ; 40 LEs               ; 46 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2]     ;
; 12:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[27] ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[12] ;
; 22:1               ; 2 bits    ; 28 LEs        ; 6 LEs                ; 22 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[1]  ;
; 22:1               ; 5 bits    ; 70 LEs        ; 20 LEs               ; 50 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[5]  ;
; 9:1                ; 30 bits   ; 180 LEs       ; 60 LEs               ; 120 LEs                ; Yes        ; |plasma|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[29]                       ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[30]                          ;
; 11:1               ; 27 bits   ; 189 LEs       ; 54 LEs               ; 135 LEs                ; Yes        ; |plasma|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[5]                           ;
; 9:1                ; 30 bits   ; 180 LEs       ; 90 LEs               ; 90 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[11]                          ;
; 17:1               ; 5 bits    ; 55 LEs        ; 15 LEs               ; 40 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|rd_index_reg[0]  ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[30]                       ;
; 12:1               ; 27 bits   ; 216 LEs       ; 135 LEs              ; 81 LEs                 ; Yes        ; |plasma|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[25]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |plasma|uart:u3_uart|read_value_reg[6]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux71                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux60                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |plasma|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux74                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|mult:u8_mult|count                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|control:u3_control|mult_func[0]                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|control:u3_control|rs_index[3]                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |plasma|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux48                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|mult:u8_mult|c_mult[9]                           ;
; 16:1               ; 31 bits   ; 310 LEs       ; 124 LEs              ; 186 LEs                ; No         ; |plasma|mlite_cpu:u1_cpu|alu:u6_alu|c_alu[5]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_next                       ;
; 5:1                ; 26 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; No         ; |plasma|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_next                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[2]             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|shifter:u7_shifter|c_shift[14]                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|shifter:u7_shifter|c_shift[18]                   ;
; 15:1               ; 22 bits   ; 220 LEs       ; 88 LEs               ; 132 LEs                ; No         ; |plasma|Mux53                                                             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |plasma|Mux59                                                             ;
; 15:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |plasma|Mux57                                                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|shifter:u7_shifter|c_shift[5]                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|shifter:u7_shifter|c_shift[26]                   ;
; 64:1               ; 31 bits   ; 1302 LEs      ; 62 LEs               ; 1240 LEs               ; No         ; |plasma|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux22                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |plasma|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|byte_we_next[0]             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|shifter:u7_shifter|c_shift[2]                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|shifter:u7_shifter|c_shift[29]                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |plasma|Mux45                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|shifter:u7_shifter|c_shift[0]                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |plasma|mlite_cpu:u1_cpu|shifter:u7_shifter|c_shift[30]                   ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |plasma|Mux56                                                             ;
; 21:1               ; 5 bits    ; 70 LEs        ; 5 LEs                ; 65 LEs                 ; No         ; |plasma|mlite_cpu:u1_cpu|control:u3_control|rt_index[0]                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |plasma ;
+----------------+------------+------------------------------------------+
; Parameter Name ; Value      ; Type                                     ;
+----------------+------------+------------------------------------------+
; memory_type    ; ALTERA_LPM ; String                                   ;
; log_file       ; UNUSED     ; String                                   ;
; ethernet       ; '0'        ; Enumerated                               ;
+----------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mlite_cpu:u1_cpu ;
+-----------------+------------+--------------------------------+
; Parameter Name  ; Value      ; Type                           ;
+-----------------+------------+--------------------------------+
; memory_type     ; DUAL_PORT_ ; String                         ;
; mult_type       ; DEFAULT    ; String                         ;
; shifter_type    ; DEFAULT    ; String                         ;
; alu_type        ; DEFAULT    ; String                         ;
; pipeline_stages ; 3          ; Signed Integer                 ;
+-----------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mlite_cpu:u1_cpu|reg_bank:u4_reg_bank ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; memory_type    ; DUAL_PORT_ ; String                                               ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mlite_cpu:u1_cpu|alu:u6_alu ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; alu_type       ; DEFAULT ; String                                        ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mlite_cpu:u1_cpu|shifter:u7_shifter ;
+----------------+---------+-------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                  ;
+----------------+---------+-------------------------------------------------------+
; shifter_type   ; DEFAULT ; String                                                ;
+----------------+---------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mlite_cpu:u1_cpu|mult:u8_mult ;
+----------------+---------+-------------------------------------------------+
; Parameter Name ; Value   ; Type                                            ;
+----------------+---------+-------------------------------------------------+
; mult_type      ; DEFAULT ; String                                          ;
+----------------+---------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:u2_ram ;
+----------------+------------+---------------------------+
; Parameter Name ; Value      ; Type                      ;
+----------------+------------+---------------------------+
; memory_type    ; ALTERA_LPM ; String                    ;
+----------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0 ;
+------------------------+--------------+--------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                         ;
+------------------------+--------------+--------------------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                               ;
; LPM_WIDTHAD            ; 11           ; Signed Integer                                               ;
; LPM_NUMWORDS           ; 0            ; Signed Integer                                               ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                      ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                                      ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                      ;
; LPM_FILE               ; code0.hex    ; Untyped                                                      ;
; USE_EAB                ; ON           ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                                      ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                               ;
+------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1 ;
+------------------------+--------------+--------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                         ;
+------------------------+--------------+--------------------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                               ;
; LPM_WIDTHAD            ; 11           ; Signed Integer                                               ;
; LPM_NUMWORDS           ; 0            ; Signed Integer                                               ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                      ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                                      ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                      ;
; LPM_FILE               ; code1.hex    ; Untyped                                                      ;
; USE_EAB                ; ON           ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                                      ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                               ;
+------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2 ;
+------------------------+--------------+--------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                         ;
+------------------------+--------------+--------------------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                               ;
; LPM_WIDTHAD            ; 11           ; Signed Integer                                               ;
; LPM_NUMWORDS           ; 0            ; Signed Integer                                               ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                      ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                                      ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                      ;
; LPM_FILE               ; code2.hex    ; Untyped                                                      ;
; USE_EAB                ; ON           ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                                      ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                               ;
+------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3 ;
+------------------------+--------------+--------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                         ;
+------------------------+--------------+--------------------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                               ;
; LPM_WIDTHAD            ; 11           ; Signed Integer                                               ;
; LPM_NUMWORDS           ; 0            ; Signed Integer                                               ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                      ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                                      ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                      ;
; LPM_FILE               ; code3.hex    ; Untyped                                                      ;
; USE_EAB                ; ON           ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                                      ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                               ;
+------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:u3_uart ;
+----------------+--------+---------------------------------+
; Parameter Name ; Value  ; Type                            ;
+----------------+--------+---------------------------------+
; log_file       ; UNUSED ; String                          ;
+----------------+--------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Nov 10 10:52:53 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off plasma -c plasma
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file alu.vhd
    Info: Found design unit 1: alu-logic
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file bus_mux.vhd
    Info: Found design unit 1: bus_mux-logic
    Info: Found entity 1: bus_mux
Info: Found 2 design units, including 1 entities, in source file control.vhd
    Info: Found design unit 1: control-logic
    Info: Found entity 1: control
Info: Found 2 design units, including 1 entities, in source file ddr_ctrl.vhd
    Info: Found design unit 1: ddr_ctrl-logic
    Info: Found entity 1: ddr_ctrl
Info: Found 2 design units, including 1 entities, in source file eth_dma.vhd
    Info: Found design unit 1: eth_dma-logic
    Info: Found entity 1: eth_dma
Info: Found 2 design units, including 1 entities, in source file mem_ctrl.vhd
    Info: Found design unit 1: mem_ctrl-logic
    Info: Found entity 1: mem_ctrl
Info: Found 2 design units, including 1 entities, in source file mlite_cpu.vhd
    Info: Found design unit 1: mlite_cpu-logic
    Info: Found entity 1: mlite_cpu
Info: Found 2 design units, including 0 entities, in source file mlite_pack.vhd
    Info: Found design unit 1: mlite_pack
    Info: Found design unit 2: mlite_pack-body
Info: Found 2 design units, including 1 entities, in source file mult.vhd
    Info: Found design unit 1: mult-logic
    Info: Found entity 1: mult
Info: Found 2 design units, including 1 entities, in source file pc_next.vhd
    Info: Found design unit 1: pc_next-logic
    Info: Found entity 1: pc_next
Info: Found 2 design units, including 1 entities, in source file pipeline.vhd
    Info: Found design unit 1: pipeline-logic
    Info: Found entity 1: pipeline
Info: Found 2 design units, including 1 entities, in source file plasma.vhd
    Info: Found design unit 1: plasma-logic
    Info: Found entity 1: plasma
Info: Found 2 design units, including 1 entities, in source file plasma_tbw.vhd
    Info: Found design unit 1: plasma_tbw-behavior
    Info: Found entity 1: plasma_tbw
Info: Found 2 design units, including 1 entities, in source file ram.vhd
    Info: Found design unit 1: ram-logic
    Info: Found entity 1: ram
Info: Found 2 design units, including 1 entities, in source file reg_bank.vhd
    Info: Found design unit 1: reg_bank-ram_block
    Info: Found entity 1: reg_bank
Info: Found 2 design units, including 1 entities, in source file shifter.vhd
    Info: Found design unit 1: shifter-logic
    Info: Found entity 1: shifter
Info: Found 2 design units, including 1 entities, in source file uart.vhd
    Info: Found design unit 1: uart-logic
    Info: Found entity 1: uart
Info: Elaborating entity "plasma" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at plasma.vhd(79): object "enable_eth" assigned a value but never read
Info: Elaborating entity "mlite_cpu" for hierarchy "mlite_cpu:u1_cpu"
Info: Elaborating entity "pc_next" for hierarchy "mlite_cpu:u1_cpu|pc_next:u1_pc_next"
Info: Elaborating entity "mem_ctrl" for hierarchy "mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl"
Info: Elaborating entity "control" for hierarchy "mlite_cpu:u1_cpu|control:u3_control"
Info: Elaborating entity "reg_bank" for hierarchy "mlite_cpu:u1_cpu|reg_bank:u4_reg_bank"
Info: Elaborating entity "bus_mux" for hierarchy "mlite_cpu:u1_cpu|bus_mux:u5_bus_mux"
Info: Elaborating entity "alu" for hierarchy "mlite_cpu:u1_cpu|alu:u6_alu"
Info: Elaborating entity "shifter" for hierarchy "mlite_cpu:u1_cpu|shifter:u7_shifter"
Info: Elaborating entity "mult" for hierarchy "mlite_cpu:u1_cpu|mult:u8_mult"
Info: Elaborating entity "pipeline" for hierarchy "mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline"
Info: Elaborating entity "ram" for hierarchy "ram:u2_ram"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0"
Info: Elaborated megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0"
Info: Instantiated megafunction "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "11"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "code0.hex"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|altram:sram", which is child of megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0"
Info: Elaborating entity "altsyncram" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5k91.tdf
    Info: Found entity 1: altsyncram_5k91
Info: Elaborating entity "altsyncram_5k91" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1"
Info: Elaborated megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1"
Info: Instantiated megafunction "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "11"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "code1.hex"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|altram:sram", which is child of megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1"
Info: Elaborating entity "altsyncram" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6k91.tdf
    Info: Found entity 1: altsyncram_6k91
Info: Elaborating entity "altsyncram_6k91" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2"
Info: Elaborated megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2"
Info: Instantiated megafunction "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "11"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "code2.hex"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|altram:sram", which is child of megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2"
Info: Elaborating entity "altsyncram" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7k91.tdf
    Info: Found entity 1: altsyncram_7k91
Info: Elaborating entity "altsyncram_7k91" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3"
Info: Elaborated megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3"
Info: Instantiated megafunction "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "11"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "code3.hex"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|altram:sram", which is child of megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3"
Info: Elaborating entity "altsyncram" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8k91.tdf
    Info: Found entity 1: altsyncram_8k91
Info: Elaborating entity "altsyncram_8k91" for hierarchy "ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated"
Info: Elaborating entity "uart" for hierarchy "uart:u3_uart"
Info: Found 2 instances of uninferred RAM logic
    Info: RAM logic "mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram2" is uninferred due to asynchronous read logic
    Info: RAM logic "mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1" is uninferred due to asynchronous read logic
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "address[0]" is stuck at GND
    Warning (13410): Pin "address[1]" is stuck at GND
    Warning (13410): Pin "gpio0_out[24]" is stuck at GND
    Warning (13410): Pin "gpio0_out[25]" is stuck at GND
    Warning (13410): Pin "gpio0_out[26]" is stuck at GND
    Warning (13410): Pin "gpio0_out[27]" is stuck at GND
    Warning (13410): Pin "gpio0_out[28]" is stuck at GND
Info: Implemented 5223 device resources after synthesis - the final resource count might be different
    Info: Implemented 68 input pins
    Info: Implemented 101 output pins
    Info: Implemented 5022 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 347 megabytes
    Info: Processing ended: Fri Nov 10 10:53:13 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:19


