   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f30x_usart.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.usart_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	usart_deinit
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	usart_deinit:
  25              	.LFB116:
  26              		.file 1 "../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c"
   1:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
   2:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \file    gd32f30x_usart.c
   3:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief   USART driver
   4:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
   5:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****    \version 2024-12-20, V3.0.1, firmware for GD32F30x
   6:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
   7:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
   8:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*
   9:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  11:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  14:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****        specific prior written permission.
  22:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  23:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
  34:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  35:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** #include "gd32f30x_usart.h"
  36:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  37:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /* USART register bit offset */
  38:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** #define GP_GUAT_OFFSET            ((uint32_t)8U)       /* bit offset of GUAT in USART_GP */
  39:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** #define CTL3_SCRTNUM_OFFSET       ((uint32_t)1U)       /* bit offset of SCRTNUM in USART_CTL3 */
  40:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** #define RT_BL_OFFSET              ((uint32_t)24U)      /* bit offset of BL in USART_RT */
  41:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  42:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
  43:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      reset USART/UART 
  44:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
  45:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
  46:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
  47:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
  48:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_deinit(uint32_t usart_periph)
  49:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
  27              		.loc 1 49 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  50:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     switch(usart_periph){
  40              		.loc 1 50 5
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 294A     		ldr	r2, .L10
  43 000c 9342     		cmp	r3, r2
  44 000e 1CD0     		beq	.L2
  45 0010 7B68     		ldr	r3, [r7, #4]
  46 0012 274A     		ldr	r2, .L10
  47 0014 9342     		cmp	r3, r2
  48 0016 45D8     		bhi	.L9
  49 0018 7B68     		ldr	r3, [r7, #4]
  50 001a 264A     		ldr	r2, .L10+4
  51 001c 9342     		cmp	r3, r2
  52 001e 38D0     		beq	.L4
  53 0020 7B68     		ldr	r3, [r7, #4]
  54 0022 244A     		ldr	r2, .L10+4
  55 0024 9342     		cmp	r3, r2
  56 0026 3DD8     		bhi	.L9
  57 0028 7B68     		ldr	r3, [r7, #4]
  58 002a 234A     		ldr	r2, .L10+8
  59 002c 9342     		cmp	r3, r2
  60 002e 27D0     		beq	.L5
  61 0030 7B68     		ldr	r3, [r7, #4]
  62 0032 214A     		ldr	r2, .L10+8
  63 0034 9342     		cmp	r3, r2
  64 0036 35D8     		bhi	.L9
  65 0038 7B68     		ldr	r3, [r7, #4]
  66 003a 204A     		ldr	r2, .L10+12
  67 003c 9342     		cmp	r3, r2
  68 003e 0DD0     		beq	.L6
  69 0040 7B68     		ldr	r3, [r7, #4]
  70 0042 1F4A     		ldr	r2, .L10+16
  71 0044 9342     		cmp	r3, r2
  72 0046 12D0     		beq	.L7
  51:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART0:
  52:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* reset USART0 */
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_enable(RCU_USART0RST);
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  55:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  56:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART1:
  57:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* reset USART1 */
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_enable(RCU_USART1RST);
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  61:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART2:
  62:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* reset USART2 */
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_enable(RCU_USART2RST);
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  66:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART3:
  67:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* reset UART3 */
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_enable(RCU_UART3RST);
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  71:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART4:
  72:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* reset UART4 */
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_enable(RCU_UART4RST);
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  76:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     default:
  77:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  73              		.loc 1 77 9
  74 0048 2CE0     		b	.L9
  75              	.L2:
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  76              		.loc 1 53 9
  77 004a 40F20E30 		movw	r0, #782
  78 004e FFF7FEFF 		bl	rcu_periph_reset_enable
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  79              		.loc 1 54 9
  80 0052 40F20E30 		movw	r0, #782
  81 0056 FFF7FEFF 		bl	rcu_periph_reset_disable
  55:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART1:
  82              		.loc 1 55 9
  83 005a 24E0     		b	.L8
  84              	.L6:
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  85              		.loc 1 58 9
  86 005c 40F21140 		movw	r0, #1041
  87 0060 FFF7FEFF 		bl	rcu_periph_reset_enable
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  88              		.loc 1 59 9
  89 0064 40F21140 		movw	r0, #1041
  90 0068 FFF7FEFF 		bl	rcu_periph_reset_disable
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART2:
  91              		.loc 1 60 9
  92 006c 1BE0     		b	.L8
  93              	.L7:
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  94              		.loc 1 63 9
  95 006e 40F21240 		movw	r0, #1042
  96 0072 FFF7FEFF 		bl	rcu_periph_reset_enable
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  97              		.loc 1 64 9
  98 0076 40F21240 		movw	r0, #1042
  99 007a FFF7FEFF 		bl	rcu_periph_reset_disable
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART3:
 100              		.loc 1 65 9
 101 007e 12E0     		b	.L8
 102              	.L5:
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
 103              		.loc 1 68 9
 104 0080 40F21340 		movw	r0, #1043
 105 0084 FFF7FEFF 		bl	rcu_periph_reset_enable
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 106              		.loc 1 69 9
 107 0088 40F21340 		movw	r0, #1043
 108 008c FFF7FEFF 		bl	rcu_periph_reset_disable
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART4:
 109              		.loc 1 70 9
 110 0090 09E0     		b	.L8
 111              	.L4:
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
 112              		.loc 1 73 9
 113 0092 40F21440 		movw	r0, #1044
 114 0096 FFF7FEFF 		bl	rcu_periph_reset_enable
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 115              		.loc 1 74 9
 116 009a 40F21440 		movw	r0, #1044
 117 009e FFF7FEFF 		bl	rcu_periph_reset_disable
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     default:
 118              		.loc 1 75 9
 119 00a2 00E0     		b	.L8
 120              	.L9:
 121              		.loc 1 77 9
 122 00a4 00BF     		nop
 123              	.L8:
  78:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }
  79:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 124              		.loc 1 79 1
 125 00a6 00BF     		nop
 126 00a8 0837     		adds	r7, r7, #8
 127              		.cfi_def_cfa_offset 8
 128 00aa BD46     		mov	sp, r7
 129              		.cfi_def_cfa_register 13
 130              		@ sp needed
 131 00ac 80BD     		pop	{r7, pc}
 132              	.L11:
 133 00ae 00BF     		.align	2
 134              	.L10:
 135 00b0 00380140 		.word	1073821696
 136 00b4 00500040 		.word	1073762304
 137 00b8 004C0040 		.word	1073761280
 138 00bc 00440040 		.word	1073759232
 139 00c0 00480040 		.word	1073760256
 140              		.cfi_endproc
 141              	.LFE116:
 143              		.section	.text.usart_baudrate_set,"ax",%progbits
 144              		.align	1
 145              		.global	usart_baudrate_set
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 149              		.fpu softvfp
 151              	usart_baudrate_set:
 152              	.LFB117:
  80:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  81:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
  82:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART baud rate value
  83:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
  84:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  baudval: baud rate value
  85:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
  86:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
  87:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */ 
  88:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)
  89:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 153              		.loc 1 89 1
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 24
 156              		@ frame_needed = 1, uses_anonymous_args = 0
 157 0000 80B5     		push	{r7, lr}
 158              		.cfi_def_cfa_offset 8
 159              		.cfi_offset 7, -8
 160              		.cfi_offset 14, -4
 161 0002 86B0     		sub	sp, sp, #24
 162              		.cfi_def_cfa_offset 32
 163 0004 00AF     		add	r7, sp, #0
 164              		.cfi_def_cfa_register 7
 165 0006 7860     		str	r0, [r7, #4]
 166 0008 3960     		str	r1, [r7]
  90:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     uint32_t uclk=0U, intdiv=0U, fradiv=0U, udiv=0U;
 167              		.loc 1 90 14
 168 000a 0023     		movs	r3, #0
 169 000c 7B61     		str	r3, [r7, #20]
 170              		.loc 1 90 23
 171 000e 0023     		movs	r3, #0
 172 0010 3B61     		str	r3, [r7, #16]
 173              		.loc 1 90 34
 174 0012 0023     		movs	r3, #0
 175 0014 FB60     		str	r3, [r7, #12]
 176              		.loc 1 90 45
 177 0016 0023     		movs	r3, #0
 178 0018 BB60     		str	r3, [r7, #8]
  91:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     switch(usart_periph){
 179              		.loc 1 91 5
 180 001a 7B68     		ldr	r3, [r7, #4]
 181 001c 2B4A     		ldr	r2, .L21
 182 001e 9342     		cmp	r3, r2
 183 0020 1CD0     		beq	.L13
 184 0022 7B68     		ldr	r3, [r7, #4]
 185 0024 294A     		ldr	r2, .L21
 186 0026 9342     		cmp	r3, r2
 187 0028 31D8     		bhi	.L20
 188 002a 7B68     		ldr	r3, [r7, #4]
 189 002c 284A     		ldr	r2, .L21+4
 190 002e 9342     		cmp	r3, r2
 191 0030 28D0     		beq	.L15
 192 0032 7B68     		ldr	r3, [r7, #4]
 193 0034 264A     		ldr	r2, .L21+4
 194 0036 9342     		cmp	r3, r2
 195 0038 29D8     		bhi	.L20
 196 003a 7B68     		ldr	r3, [r7, #4]
 197 003c 254A     		ldr	r2, .L21+8
 198 003e 9342     		cmp	r3, r2
 199 0040 1BD0     		beq	.L16
 200 0042 7B68     		ldr	r3, [r7, #4]
 201 0044 234A     		ldr	r2, .L21+8
 202 0046 9342     		cmp	r3, r2
 203 0048 21D8     		bhi	.L20
 204 004a 7B68     		ldr	r3, [r7, #4]
 205 004c 224A     		ldr	r2, .L21+12
 206 004e 9342     		cmp	r3, r2
 207 0050 09D0     		beq	.L17
 208 0052 7B68     		ldr	r3, [r7, #4]
 209 0054 214A     		ldr	r2, .L21+16
 210 0056 9342     		cmp	r3, r2
 211 0058 0AD0     		beq	.L18
  92:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get clock frequency */
  93:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART0:
  94:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get USART0 clock */
  95:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB2);
  96:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
  97:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART1:
  98:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get USART1 clock */
  99:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB1);
 100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 101:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART2:
 102:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get USART2 clock */
 103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB1);
 104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 105:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART3:
 106:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get UART3 clock */
 107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB1);
 108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 109:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART4:
 110:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get UART4 clock */
 111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB1);
 112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 113:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     default:
 114:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 212              		.loc 1 114 10
 213 005a 18E0     		b	.L20
 214              	.L13:
  95:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 215              		.loc 1 95 17
 216 005c 0320     		movs	r0, #3
 217 005e FFF7FEFF 		bl	rcu_clock_freq_get
 218 0062 7861     		str	r0, [r7, #20]
  96:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART1:
 219              		.loc 1 96 10
 220 0064 14E0     		b	.L19
 221              	.L17:
  99:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 222              		.loc 1 99 17
 223 0066 0220     		movs	r0, #2
 224 0068 FFF7FEFF 		bl	rcu_clock_freq_get
 225 006c 7861     		str	r0, [r7, #20]
 100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART2:
 226              		.loc 1 100 10
 227 006e 0FE0     		b	.L19
 228              	.L18:
 103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 229              		.loc 1 103 17
 230 0070 0220     		movs	r0, #2
 231 0072 FFF7FEFF 		bl	rcu_clock_freq_get
 232 0076 7861     		str	r0, [r7, #20]
 104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART3:
 233              		.loc 1 104 10
 234 0078 0AE0     		b	.L19
 235              	.L16:
 107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 236              		.loc 1 107 17
 237 007a 0220     		movs	r0, #2
 238 007c FFF7FEFF 		bl	rcu_clock_freq_get
 239 0080 7861     		str	r0, [r7, #20]
 108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART4:
 240              		.loc 1 108 10
 241 0082 05E0     		b	.L19
 242              	.L15:
 111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 243              		.loc 1 111 17
 244 0084 0220     		movs	r0, #2
 245 0086 FFF7FEFF 		bl	rcu_clock_freq_get
 246 008a 7861     		str	r0, [r7, #20]
 112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     default:
 247              		.loc 1 112 10
 248 008c 00E0     		b	.L19
 249              	.L20:
 250              		.loc 1 114 10
 251 008e 00BF     		nop
 252              	.L19:
 115:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }
 116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* oversampling by 16, configure the value of USART_BAUD */
 117:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     udiv = (uclk + baudval / 2U) / baudval;
 253              		.loc 1 117 28
 254 0090 3B68     		ldr	r3, [r7]
 255 0092 5A08     		lsrs	r2, r3, #1
 256              		.loc 1 117 18
 257 0094 7B69     		ldr	r3, [r7, #20]
 258 0096 1A44     		add	r2, r2, r3
 259              		.loc 1 117 10
 260 0098 3B68     		ldr	r3, [r7]
 261 009a B2FBF3F3 		udiv	r3, r2, r3
 262 009e BB60     		str	r3, [r7, #8]
 118:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     intdiv = udiv & 0xfff0U;
 263              		.loc 1 118 12
 264 00a0 BA68     		ldr	r2, [r7, #8]
 265 00a2 4FF6F073 		movw	r3, #65520
 266 00a6 1340     		ands	r3, r3, r2
 267 00a8 3B61     		str	r3, [r7, #16]
 119:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     fradiv = udiv & 0xfU;
 268              		.loc 1 119 12
 269 00aa BB68     		ldr	r3, [r7, #8]
 270 00ac 03F00F03 		and	r3, r3, #15
 271 00b0 FB60     		str	r3, [r7, #12]
 120:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 272              		.loc 1 120 83
 273 00b2 3A69     		ldr	r2, [r7, #16]
 274 00b4 FB68     		ldr	r3, [r7, #12]
 275 00b6 42EA0301 		orr	r1, r2, r3
 276              		.loc 1 120 5
 277 00ba 7B68     		ldr	r3, [r7, #4]
 278 00bc 0833     		adds	r3, r3, #8
 279 00be 1A46     		mov	r2, r3
 280              		.loc 1 120 73
 281 00c0 8BB2     		uxth	r3, r1
 282              		.loc 1 120 30
 283 00c2 1360     		str	r3, [r2]
 121:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 284              		.loc 1 121 1
 285 00c4 00BF     		nop
 286 00c6 1837     		adds	r7, r7, #24
 287              		.cfi_def_cfa_offset 8
 288 00c8 BD46     		mov	sp, r7
 289              		.cfi_def_cfa_register 13
 290              		@ sp needed
 291 00ca 80BD     		pop	{r7, pc}
 292              	.L22:
 293              		.align	2
 294              	.L21:
 295 00cc 00380140 		.word	1073821696
 296 00d0 00500040 		.word	1073762304
 297 00d4 004C0040 		.word	1073761280
 298 00d8 00440040 		.word	1073759232
 299 00dc 00480040 		.word	1073760256
 300              		.cfi_endproc
 301              	.LFE117:
 303              		.section	.text.usart_parity_config,"ax",%progbits
 304              		.align	1
 305              		.global	usart_parity_config
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 309              		.fpu softvfp
 311              	usart_parity_config:
 312              	.LFB118:
 122:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 124:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART parity
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  paritycfg: configure USART parity
 127:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_PM_NONE: no parity
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_PM_ODD:  odd parity
 130:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_PM_EVEN: even parity 
 131:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 134:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_parity_config(uint32_t usart_periph, uint32_t paritycfg)
 135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 313              		.loc 1 135 1
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 8
 316              		@ frame_needed = 1, uses_anonymous_args = 0
 317              		@ link register save eliminated.
 318 0000 80B4     		push	{r7}
 319              		.cfi_def_cfa_offset 4
 320              		.cfi_offset 7, -4
 321 0002 83B0     		sub	sp, sp, #12
 322              		.cfi_def_cfa_offset 16
 323 0004 00AF     		add	r7, sp, #0
 324              		.cfi_def_cfa_register 7
 325 0006 7860     		str	r0, [r7, #4]
 326 0008 3960     		str	r1, [r7]
 136:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* clear USART_CTL0 PM,PCEN bits */
 137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_PM | USART_CTL0_PCEN);
 327              		.loc 1 137 30
 328 000a 7B68     		ldr	r3, [r7, #4]
 329 000c 0C33     		adds	r3, r3, #12
 330 000e 1B68     		ldr	r3, [r3]
 331 0010 7A68     		ldr	r2, [r7, #4]
 332 0012 0C32     		adds	r2, r2, #12
 333 0014 23F4C063 		bic	r3, r3, #1536
 334 0018 1360     		str	r3, [r2]
 138:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* configure USART parity mode */
 139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= paritycfg ;
 335              		.loc 1 139 30
 336 001a 7B68     		ldr	r3, [r7, #4]
 337 001c 0C33     		adds	r3, r3, #12
 338 001e 1A68     		ldr	r2, [r3]
 339 0020 7B68     		ldr	r3, [r7, #4]
 340 0022 0C33     		adds	r3, r3, #12
 341 0024 1946     		mov	r1, r3
 342 0026 3B68     		ldr	r3, [r7]
 343 0028 1343     		orrs	r3, r3, r2
 344 002a 0B60     		str	r3, [r1]
 140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 345              		.loc 1 140 1
 346 002c 00BF     		nop
 347 002e 0C37     		adds	r7, r7, #12
 348              		.cfi_def_cfa_offset 4
 349 0030 BD46     		mov	sp, r7
 350              		.cfi_def_cfa_register 13
 351              		@ sp needed
 352 0032 80BC     		pop	{r7}
 353              		.cfi_restore 7
 354              		.cfi_def_cfa_offset 0
 355 0034 7047     		bx	lr
 356              		.cfi_endproc
 357              	.LFE118:
 359              		.section	.text.usart_word_length_set,"ax",%progbits
 360              		.align	1
 361              		.global	usart_word_length_set
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 365              		.fpu softvfp
 367              	usart_word_length_set:
 368              	.LFB119:
 141:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 142:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART word length
 144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 145:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  wlen: USART word length configure
 146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_WL_8BIT: 8 bits
 148:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_WL_9BIT: 9 bits
 149:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 152:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_word_length_set(uint32_t usart_periph, uint32_t wlen)
 153:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 369              		.loc 1 153 1
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 8
 372              		@ frame_needed = 1, uses_anonymous_args = 0
 373              		@ link register save eliminated.
 374 0000 80B4     		push	{r7}
 375              		.cfi_def_cfa_offset 4
 376              		.cfi_offset 7, -4
 377 0002 83B0     		sub	sp, sp, #12
 378              		.cfi_def_cfa_offset 16
 379 0004 00AF     		add	r7, sp, #0
 380              		.cfi_def_cfa_register 7
 381 0006 7860     		str	r0, [r7, #4]
 382 0008 3960     		str	r1, [r7]
 154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* clear USART_CTL0 WL bit */
 155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~USART_CTL0_WL;
 383              		.loc 1 155 30
 384 000a 7B68     		ldr	r3, [r7, #4]
 385 000c 0C33     		adds	r3, r3, #12
 386 000e 1B68     		ldr	r3, [r3]
 387 0010 7A68     		ldr	r2, [r7, #4]
 388 0012 0C32     		adds	r2, r2, #12
 389 0014 23F48053 		bic	r3, r3, #4096
 390 0018 1360     		str	r3, [r2]
 156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* configure USART word length */
 157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= wlen;
 391              		.loc 1 157 30
 392 001a 7B68     		ldr	r3, [r7, #4]
 393 001c 0C33     		adds	r3, r3, #12
 394 001e 1A68     		ldr	r2, [r3]
 395 0020 7B68     		ldr	r3, [r7, #4]
 396 0022 0C33     		adds	r3, r3, #12
 397 0024 1946     		mov	r1, r3
 398 0026 3B68     		ldr	r3, [r7]
 399 0028 1343     		orrs	r3, r3, r2
 400 002a 0B60     		str	r3, [r1]
 158:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 401              		.loc 1 158 1
 402 002c 00BF     		nop
 403 002e 0C37     		adds	r7, r7, #12
 404              		.cfi_def_cfa_offset 4
 405 0030 BD46     		mov	sp, r7
 406              		.cfi_def_cfa_register 13
 407              		@ sp needed
 408 0032 80BC     		pop	{r7}
 409              		.cfi_restore 7
 410              		.cfi_def_cfa_offset 0
 411 0034 7047     		bx	lr
 412              		.cfi_endproc
 413              	.LFE119:
 415              		.section	.text.usart_stop_bit_set,"ax",%progbits
 416              		.align	1
 417              		.global	usart_stop_bit_set
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 421              		.fpu softvfp
 423              	usart_stop_bit_set:
 424              	.LFB120:
 159:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 160:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 161:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART stop bit length
 162:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 163:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  stblen: USART stop bit configure
 164:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 165:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_STB_1BIT:   1 bit
 166:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_STB_0_5BIT: 0.5 bit, not available for UARTx(x=3,4)
 167:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_STB_2BIT:   2 bits
 168:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_STB_1_5BIT: 1.5 bits, not available for UARTx(x=3,4)
 169:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 170:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 171:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 172:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_stop_bit_set(uint32_t usart_periph, uint32_t stblen)
 173:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 425              		.loc 1 173 1
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 8
 428              		@ frame_needed = 1, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 430 0000 80B4     		push	{r7}
 431              		.cfi_def_cfa_offset 4
 432              		.cfi_offset 7, -4
 433 0002 83B0     		sub	sp, sp, #12
 434              		.cfi_def_cfa_offset 16
 435 0004 00AF     		add	r7, sp, #0
 436              		.cfi_def_cfa_register 7
 437 0006 7860     		str	r0, [r7, #4]
 438 0008 3960     		str	r1, [r7]
 174:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* clear USART_CTL1 STB bits */
 175:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) &= ~USART_CTL1_STB; 
 439              		.loc 1 175 30
 440 000a 7B68     		ldr	r3, [r7, #4]
 441 000c 1033     		adds	r3, r3, #16
 442 000e 1B68     		ldr	r3, [r3]
 443 0010 7A68     		ldr	r2, [r7, #4]
 444 0012 1032     		adds	r2, r2, #16
 445 0014 23F44053 		bic	r3, r3, #12288
 446 0018 1360     		str	r3, [r2]
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* configure USART stop bits */
 177:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) |= stblen;
 447              		.loc 1 177 30
 448 001a 7B68     		ldr	r3, [r7, #4]
 449 001c 1033     		adds	r3, r3, #16
 450 001e 1A68     		ldr	r2, [r3]
 451 0020 7B68     		ldr	r3, [r7, #4]
 452 0022 1033     		adds	r3, r3, #16
 453 0024 1946     		mov	r1, r3
 454 0026 3B68     		ldr	r3, [r7]
 455 0028 1343     		orrs	r3, r3, r2
 456 002a 0B60     		str	r3, [r1]
 178:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 457              		.loc 1 178 1
 458 002c 00BF     		nop
 459 002e 0C37     		adds	r7, r7, #12
 460              		.cfi_def_cfa_offset 4
 461 0030 BD46     		mov	sp, r7
 462              		.cfi_def_cfa_register 13
 463              		@ sp needed
 464 0032 80BC     		pop	{r7}
 465              		.cfi_restore 7
 466              		.cfi_def_cfa_offset 0
 467 0034 7047     		bx	lr
 468              		.cfi_endproc
 469              	.LFE120:
 471              		.section	.text.usart_enable,"ax",%progbits
 472              		.align	1
 473              		.global	usart_enable
 474              		.syntax unified
 475              		.thumb
 476              		.thumb_func
 477              		.fpu softvfp
 479              	usart_enable:
 480              	.LFB121:
 179:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 181:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable USART
 182:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 183:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_enable(uint32_t usart_periph)
 187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 481              		.loc 1 187 1
 482              		.cfi_startproc
 483              		@ args = 0, pretend = 0, frame = 8
 484              		@ frame_needed = 1, uses_anonymous_args = 0
 485              		@ link register save eliminated.
 486 0000 80B4     		push	{r7}
 487              		.cfi_def_cfa_offset 4
 488              		.cfi_offset 7, -4
 489 0002 83B0     		sub	sp, sp, #12
 490              		.cfi_def_cfa_offset 16
 491 0004 00AF     		add	r7, sp, #0
 492              		.cfi_def_cfa_register 7
 493 0006 7860     		str	r0, [r7, #4]
 188:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_UEN;
 494              		.loc 1 188 30
 495 0008 7B68     		ldr	r3, [r7, #4]
 496 000a 0C33     		adds	r3, r3, #12
 497 000c 1B68     		ldr	r3, [r3]
 498 000e 7A68     		ldr	r2, [r7, #4]
 499 0010 0C32     		adds	r2, r2, #12
 500 0012 43F40053 		orr	r3, r3, #8192
 501 0016 1360     		str	r3, [r2]
 189:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 502              		.loc 1 189 1
 503 0018 00BF     		nop
 504 001a 0C37     		adds	r7, r7, #12
 505              		.cfi_def_cfa_offset 4
 506 001c BD46     		mov	sp, r7
 507              		.cfi_def_cfa_register 13
 508              		@ sp needed
 509 001e 80BC     		pop	{r7}
 510              		.cfi_restore 7
 511              		.cfi_def_cfa_offset 0
 512 0020 7047     		bx	lr
 513              		.cfi_endproc
 514              	.LFE121:
 516              		.section	.text.usart_disable,"ax",%progbits
 517              		.align	1
 518              		.global	usart_disable
 519              		.syntax unified
 520              		.thumb
 521              		.thumb_func
 522              		.fpu softvfp
 524              	usart_disable:
 525              	.LFB122:
 190:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 191:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 192:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable USART
 193:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 194:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 195:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 196:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 197:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_disable(uint32_t usart_periph)
 198:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 526              		.loc 1 198 1
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 8
 529              		@ frame_needed = 1, uses_anonymous_args = 0
 530              		@ link register save eliminated.
 531 0000 80B4     		push	{r7}
 532              		.cfi_def_cfa_offset 4
 533              		.cfi_offset 7, -4
 534 0002 83B0     		sub	sp, sp, #12
 535              		.cfi_def_cfa_offset 16
 536 0004 00AF     		add	r7, sp, #0
 537              		.cfi_def_cfa_register 7
 538 0006 7860     		str	r0, [r7, #4]
 199:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 539              		.loc 1 199 30
 540 0008 7B68     		ldr	r3, [r7, #4]
 541 000a 0C33     		adds	r3, r3, #12
 542 000c 1B68     		ldr	r3, [r3]
 543 000e 7A68     		ldr	r2, [r7, #4]
 544 0010 0C32     		adds	r2, r2, #12
 545 0012 23F40053 		bic	r3, r3, #8192
 546 0016 1360     		str	r3, [r2]
 200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 547              		.loc 1 200 1
 548 0018 00BF     		nop
 549 001a 0C37     		adds	r7, r7, #12
 550              		.cfi_def_cfa_offset 4
 551 001c BD46     		mov	sp, r7
 552              		.cfi_def_cfa_register 13
 553              		@ sp needed
 554 001e 80BC     		pop	{r7}
 555              		.cfi_restore 7
 556              		.cfi_def_cfa_offset 0
 557 0020 7047     		bx	lr
 558              		.cfi_endproc
 559              	.LFE122:
 561              		.section	.text.usart_transmit_config,"ax",%progbits
 562              		.align	1
 563              		.global	usart_transmit_config
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 567              		.fpu softvfp
 569              	usart_transmit_config:
 570              	.LFB123:
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 202:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART transmitter
 204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  txconfig: enable or disable USART transmitter
 206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_TRANSMIT_ENABLE: enable USART transmission
 208:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_TRANSMIT_DISABLE: enable USART transmission
 209:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 210:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 211:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 212:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)
 213:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 571              		.loc 1 213 1
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 8
 574              		@ frame_needed = 1, uses_anonymous_args = 0
 575              		@ link register save eliminated.
 576 0000 80B4     		push	{r7}
 577              		.cfi_def_cfa_offset 4
 578              		.cfi_offset 7, -4
 579 0002 83B0     		sub	sp, sp, #12
 580              		.cfi_def_cfa_offset 16
 581 0004 00AF     		add	r7, sp, #0
 582              		.cfi_def_cfa_register 7
 583 0006 7860     		str	r0, [r7, #4]
 584 0008 3960     		str	r1, [r7]
 214:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_TEN);
 585              		.loc 1 214 30
 586 000a 7B68     		ldr	r3, [r7, #4]
 587 000c 0C33     		adds	r3, r3, #12
 588 000e 1B68     		ldr	r3, [r3]
 589 0010 7A68     		ldr	r2, [r7, #4]
 590 0012 0C32     		adds	r2, r2, #12
 591 0014 23F00803 		bic	r3, r3, #8
 592 0018 1360     		str	r3, [r2]
 215:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= (USART_CTL0_TEN & txconfig);
 593              		.loc 1 215 30
 594 001a 7B68     		ldr	r3, [r7, #4]
 595 001c 0C33     		adds	r3, r3, #12
 596 001e 1A68     		ldr	r2, [r3]
 597              		.loc 1 215 49
 598 0020 3B68     		ldr	r3, [r7]
 599 0022 03F00803 		and	r3, r3, #8
 600              		.loc 1 215 30
 601 0026 7968     		ldr	r1, [r7, #4]
 602 0028 0C31     		adds	r1, r1, #12
 603 002a 1343     		orrs	r3, r3, r2
 604 002c 0B60     		str	r3, [r1]
 216:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 605              		.loc 1 216 1
 606 002e 00BF     		nop
 607 0030 0C37     		adds	r7, r7, #12
 608              		.cfi_def_cfa_offset 4
 609 0032 BD46     		mov	sp, r7
 610              		.cfi_def_cfa_register 13
 611              		@ sp needed
 612 0034 80BC     		pop	{r7}
 613              		.cfi_restore 7
 614              		.cfi_def_cfa_offset 0
 615 0036 7047     		bx	lr
 616              		.cfi_endproc
 617              	.LFE123:
 619              		.section	.text.usart_receive_config,"ax",%progbits
 620              		.align	1
 621              		.global	usart_receive_config
 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 625              		.fpu softvfp
 627              	usart_receive_config:
 628              	.LFB124:
 217:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 218:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 219:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART receiver
 220:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 221:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  rxconfig: enable or disable USART receiver
 222:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 223:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RECEIVE_ENABLE: enable USART reception
 224:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RECEIVE_DISABLE: disable USART reception
 225:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 226:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 227:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 228:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)
 229:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 629              		.loc 1 229 1
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 8
 632              		@ frame_needed = 1, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 634 0000 80B4     		push	{r7}
 635              		.cfi_def_cfa_offset 4
 636              		.cfi_offset 7, -4
 637 0002 83B0     		sub	sp, sp, #12
 638              		.cfi_def_cfa_offset 16
 639 0004 00AF     		add	r7, sp, #0
 640              		.cfi_def_cfa_register 7
 641 0006 7860     		str	r0, [r7, #4]
 642 0008 3960     		str	r1, [r7]
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_REN);
 643              		.loc 1 230 30
 644 000a 7B68     		ldr	r3, [r7, #4]
 645 000c 0C33     		adds	r3, r3, #12
 646 000e 1B68     		ldr	r3, [r3]
 647 0010 7A68     		ldr	r2, [r7, #4]
 648 0012 0C32     		adds	r2, r2, #12
 649 0014 23F00403 		bic	r3, r3, #4
 650 0018 1360     		str	r3, [r2]
 231:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= (USART_CTL0_REN & rxconfig);
 651              		.loc 1 231 30
 652 001a 7B68     		ldr	r3, [r7, #4]
 653 001c 0C33     		adds	r3, r3, #12
 654 001e 1A68     		ldr	r2, [r3]
 655              		.loc 1 231 49
 656 0020 3B68     		ldr	r3, [r7]
 657 0022 03F00403 		and	r3, r3, #4
 658              		.loc 1 231 30
 659 0026 7968     		ldr	r1, [r7, #4]
 660 0028 0C31     		adds	r1, r1, #12
 661 002a 1343     		orrs	r3, r3, r2
 662 002c 0B60     		str	r3, [r1]
 232:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 663              		.loc 1 232 1
 664 002e 00BF     		nop
 665 0030 0C37     		adds	r7, r7, #12
 666              		.cfi_def_cfa_offset 4
 667 0032 BD46     		mov	sp, r7
 668              		.cfi_def_cfa_register 13
 669              		@ sp needed
 670 0034 80BC     		pop	{r7}
 671              		.cfi_restore 7
 672              		.cfi_def_cfa_offset 0
 673 0036 7047     		bx	lr
 674              		.cfi_endproc
 675              	.LFE124:
 677              		.section	.text.usart_data_first_config,"ax",%progbits
 678              		.align	1
 679              		.global	usart_data_first_config
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 683              		.fpu softvfp
 685              	usart_data_first_config:
 686              	.LFB125:
 233:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 234:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 235:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      data is transmitted/received with the LSB/MSB first
 236:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 237:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  msbf: LSB/MSB
 238:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 239:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_MSBF_LSB: LSB first
 240:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_MSBF_MSB: MSB first
 241:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 242:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 243:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 244:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_data_first_config(uint32_t usart_periph, uint32_t msbf)
 245:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 687              		.loc 1 245 1
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 8
 690              		@ frame_needed = 1, uses_anonymous_args = 0
 691              		@ link register save eliminated.
 692 0000 80B4     		push	{r7}
 693              		.cfi_def_cfa_offset 4
 694              		.cfi_offset 7, -4
 695 0002 83B0     		sub	sp, sp, #12
 696              		.cfi_def_cfa_offset 16
 697 0004 00AF     		add	r7, sp, #0
 698              		.cfi_def_cfa_register 7
 699 0006 7860     		str	r0, [r7, #4]
 700 0008 3960     		str	r1, [r7]
 246:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL3(usart_periph) &= ~(USART_CTL3_MSBF); 
 701              		.loc 1 246 30
 702 000a 7B68     		ldr	r3, [r7, #4]
 703 000c 8033     		adds	r3, r3, #128
 704 000e 1B68     		ldr	r3, [r3]
 705 0010 7A68     		ldr	r2, [r7, #4]
 706 0012 8032     		adds	r2, r2, #128
 707 0014 23F40063 		bic	r3, r3, #2048
 708 0018 1360     		str	r3, [r2]
 247:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL3(usart_periph) |= msbf;
 709              		.loc 1 247 30
 710 001a 7B68     		ldr	r3, [r7, #4]
 711 001c 8033     		adds	r3, r3, #128
 712 001e 1A68     		ldr	r2, [r3]
 713 0020 7B68     		ldr	r3, [r7, #4]
 714 0022 8033     		adds	r3, r3, #128
 715 0024 1946     		mov	r1, r3
 716 0026 3B68     		ldr	r3, [r7]
 717 0028 1343     		orrs	r3, r3, r2
 718 002a 0B60     		str	r3, [r1]
 248:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 719              		.loc 1 248 1
 720 002c 00BF     		nop
 721 002e 0C37     		adds	r7, r7, #12
 722              		.cfi_def_cfa_offset 4
 723 0030 BD46     		mov	sp, r7
 724              		.cfi_def_cfa_register 13
 725              		@ sp needed
 726 0032 80BC     		pop	{r7}
 727              		.cfi_restore 7
 728              		.cfi_def_cfa_offset 0
 729 0034 7047     		bx	lr
 730              		.cfi_endproc
 731              	.LFE125:
 733              		.section	.text.usart_invert_config,"ax",%progbits
 734              		.align	1
 735              		.global	usart_invert_config
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
 739              		.fpu softvfp
 741              	usart_invert_config:
 742              	.LFB126:
 249:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 251:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART inversion
 252:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 253:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  invertpara: refer to enum usart_invert_enum
 254:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 255:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_DINV_ENABLE: data bit level inversion
 256:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_DINV_DISABLE: data bit level not inversion
 257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_TXPIN_ENABLE: TX pin level inversion
 258:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_TXPIN_DISABLE: TX pin level not inversion
 259:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RXPIN_ENABLE: RX pin level inversion
 260:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RXPIN_DISABLE: RX pin level not inversion
 261:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 264:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_invert_config(uint32_t usart_periph, usart_invert_enum invertpara)
 265:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 743              		.loc 1 265 1
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 8
 746              		@ frame_needed = 1, uses_anonymous_args = 0
 747              		@ link register save eliminated.
 748 0000 80B4     		push	{r7}
 749              		.cfi_def_cfa_offset 4
 750              		.cfi_offset 7, -4
 751 0002 83B0     		sub	sp, sp, #12
 752              		.cfi_def_cfa_offset 16
 753 0004 00AF     		add	r7, sp, #0
 754              		.cfi_def_cfa_register 7
 755 0006 7860     		str	r0, [r7, #4]
 756 0008 0B46     		mov	r3, r1
 757 000a FB70     		strb	r3, [r7, #3]
 266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* inverted or not the specified siginal */ 
 267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     switch(invertpara){
 758              		.loc 1 267 5
 759 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 760 000e 052B     		cmp	r3, #5
 761 0010 44D8     		bhi	.L41
 762 0012 01A2     		adr	r2, .L34
 763 0014 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 764              		.p2align 2
 765              	.L34:
 766 0018 31000000 		.word	.L39+1
 767 001c 67000000 		.word	.L38+1
 768 0020 43000000 		.word	.L37+1
 769 0024 79000000 		.word	.L36+1
 770 0028 55000000 		.word	.L35+1
 771 002c 8B000000 		.word	.L33+1
 772              		.p2align 1
 773              	.L39:
 268:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART_DINV_ENABLE:
 269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* data bit level inversion */
 270:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_DINV;
 774              		.loc 1 270 34
 775 0030 7B68     		ldr	r3, [r7, #4]
 776 0032 8033     		adds	r3, r3, #128
 777 0034 1B68     		ldr	r3, [r3]
 778 0036 7A68     		ldr	r2, [r7, #4]
 779 0038 8032     		adds	r2, r2, #128
 780 003a 43F48063 		orr	r3, r3, #1024
 781 003e 1360     		str	r3, [r2]
 271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 782              		.loc 1 271 9
 783 0040 2DE0     		b	.L40
 784              	.L37:
 272:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART_TXPIN_ENABLE:
 273:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* TX pin level inversion */
 274:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_TINV;
 785              		.loc 1 274 34
 786 0042 7B68     		ldr	r3, [r7, #4]
 787 0044 8033     		adds	r3, r3, #128
 788 0046 1B68     		ldr	r3, [r3]
 789 0048 7A68     		ldr	r2, [r7, #4]
 790 004a 8032     		adds	r2, r2, #128
 791 004c 43F40073 		orr	r3, r3, #512
 792 0050 1360     		str	r3, [r2]
 275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 793              		.loc 1 275 9
 794 0052 24E0     		b	.L40
 795              	.L35:
 276:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART_RXPIN_ENABLE:
 277:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* RX pin level inversion */
 278:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_RINV;
 796              		.loc 1 278 34
 797 0054 7B68     		ldr	r3, [r7, #4]
 798 0056 8033     		adds	r3, r3, #128
 799 0058 1B68     		ldr	r3, [r3]
 800 005a 7A68     		ldr	r2, [r7, #4]
 801 005c 8032     		adds	r2, r2, #128
 802 005e 43F48073 		orr	r3, r3, #256
 803 0062 1360     		str	r3, [r2]
 279:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 804              		.loc 1 279 9
 805 0064 1BE0     		b	.L40
 806              	.L38:
 280:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART_DINV_DISABLE:
 281:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* data bit level not inversion */
 282:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_DINV);
 807              		.loc 1 282 34
 808 0066 7B68     		ldr	r3, [r7, #4]
 809 0068 8033     		adds	r3, r3, #128
 810 006a 1B68     		ldr	r3, [r3]
 811 006c 7A68     		ldr	r2, [r7, #4]
 812 006e 8032     		adds	r2, r2, #128
 813 0070 23F48063 		bic	r3, r3, #1024
 814 0074 1360     		str	r3, [r2]
 283:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 815              		.loc 1 283 9
 816 0076 12E0     		b	.L40
 817              	.L36:
 284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART_TXPIN_DISABLE:
 285:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* TX pin level not inversion */
 286:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_TINV);
 818              		.loc 1 286 34
 819 0078 7B68     		ldr	r3, [r7, #4]
 820 007a 8033     		adds	r3, r3, #128
 821 007c 1B68     		ldr	r3, [r3]
 822 007e 7A68     		ldr	r2, [r7, #4]
 823 0080 8032     		adds	r2, r2, #128
 824 0082 23F40073 		bic	r3, r3, #512
 825 0086 1360     		str	r3, [r2]
 287:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 826              		.loc 1 287 9
 827 0088 09E0     		b	.L40
 828              	.L33:
 288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART_RXPIN_DISABLE:
 289:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* RX pin level not inversion */
 290:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_RINV);
 829              		.loc 1 290 34
 830 008a 7B68     		ldr	r3, [r7, #4]
 831 008c 8033     		adds	r3, r3, #128
 832 008e 1B68     		ldr	r3, [r3]
 833 0090 7A68     		ldr	r2, [r7, #4]
 834 0092 8032     		adds	r2, r2, #128
 835 0094 23F48073 		bic	r3, r3, #256
 836 0098 1360     		str	r3, [r2]
 291:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 837              		.loc 1 291 9
 838 009a 00E0     		b	.L40
 839              	.L41:
 292:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     default:
 293:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 840              		.loc 1 293 9
 841 009c 00BF     		nop
 842              	.L40:
 294:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }
 295:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 843              		.loc 1 295 1
 844 009e 00BF     		nop
 845 00a0 0C37     		adds	r7, r7, #12
 846              		.cfi_def_cfa_offset 4
 847 00a2 BD46     		mov	sp, r7
 848              		.cfi_def_cfa_register 13
 849              		@ sp needed
 850 00a4 80BC     		pop	{r7}
 851              		.cfi_restore 7
 852              		.cfi_def_cfa_offset 0
 853 00a6 7047     		bx	lr
 854              		.cfi_endproc
 855              	.LFE126:
 857              		.section	.text.usart_receiver_timeout_enable,"ax",%progbits
 858              		.align	1
 859              		.global	usart_receiver_timeout_enable
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 863              		.fpu softvfp
 865              	usart_receiver_timeout_enable:
 866              	.LFB127:
 296:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 297:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 298:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable receiver timeout of USART
 299:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 300:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 301:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 302:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 303:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_receiver_timeout_enable(uint32_t usart_periph)
 304:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 867              		.loc 1 304 1
 868              		.cfi_startproc
 869              		@ args = 0, pretend = 0, frame = 8
 870              		@ frame_needed = 1, uses_anonymous_args = 0
 871              		@ link register save eliminated.
 872 0000 80B4     		push	{r7}
 873              		.cfi_def_cfa_offset 4
 874              		.cfi_offset 7, -4
 875 0002 83B0     		sub	sp, sp, #12
 876              		.cfi_def_cfa_offset 16
 877 0004 00AF     		add	r7, sp, #0
 878              		.cfi_def_cfa_register 7
 879 0006 7860     		str	r0, [r7, #4]
 305:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL3(usart_periph) |= USART_CTL3_RTEN;
 880              		.loc 1 305 30
 881 0008 7B68     		ldr	r3, [r7, #4]
 882 000a 8033     		adds	r3, r3, #128
 883 000c 1B68     		ldr	r3, [r3]
 884 000e 7A68     		ldr	r2, [r7, #4]
 885 0010 8032     		adds	r2, r2, #128
 886 0012 43F00103 		orr	r3, r3, #1
 887 0016 1360     		str	r3, [r2]
 306:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 888              		.loc 1 306 1
 889 0018 00BF     		nop
 890 001a 0C37     		adds	r7, r7, #12
 891              		.cfi_def_cfa_offset 4
 892 001c BD46     		mov	sp, r7
 893              		.cfi_def_cfa_register 13
 894              		@ sp needed
 895 001e 80BC     		pop	{r7}
 896              		.cfi_restore 7
 897              		.cfi_def_cfa_offset 0
 898 0020 7047     		bx	lr
 899              		.cfi_endproc
 900              	.LFE127:
 902              		.section	.text.usart_receiver_timeout_disable,"ax",%progbits
 903              		.align	1
 904              		.global	usart_receiver_timeout_disable
 905              		.syntax unified
 906              		.thumb
 907              		.thumb_func
 908              		.fpu softvfp
 910              	usart_receiver_timeout_disable:
 911              	.LFB128:
 307:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 308:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 309:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable receiver timeout of USART
 310:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 311:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 312:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 313:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_receiver_timeout_disable(uint32_t usart_periph)
 315:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 912              		.loc 1 315 1
 913              		.cfi_startproc
 914              		@ args = 0, pretend = 0, frame = 8
 915              		@ frame_needed = 1, uses_anonymous_args = 0
 916              		@ link register save eliminated.
 917 0000 80B4     		push	{r7}
 918              		.cfi_def_cfa_offset 4
 919              		.cfi_offset 7, -4
 920 0002 83B0     		sub	sp, sp, #12
 921              		.cfi_def_cfa_offset 16
 922 0004 00AF     		add	r7, sp, #0
 923              		.cfi_def_cfa_register 7
 924 0006 7860     		str	r0, [r7, #4]
 316:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL3(usart_periph) &= ~(USART_CTL3_RTEN);
 925              		.loc 1 316 30
 926 0008 7B68     		ldr	r3, [r7, #4]
 927 000a 8033     		adds	r3, r3, #128
 928 000c 1B68     		ldr	r3, [r3]
 929 000e 7A68     		ldr	r2, [r7, #4]
 930 0010 8032     		adds	r2, r2, #128
 931 0012 23F00103 		bic	r3, r3, #1
 932 0016 1360     		str	r3, [r2]
 317:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 933              		.loc 1 317 1
 934 0018 00BF     		nop
 935 001a 0C37     		adds	r7, r7, #12
 936              		.cfi_def_cfa_offset 4
 937 001c BD46     		mov	sp, r7
 938              		.cfi_def_cfa_register 13
 939              		@ sp needed
 940 001e 80BC     		pop	{r7}
 941              		.cfi_restore 7
 942              		.cfi_def_cfa_offset 0
 943 0020 7047     		bx	lr
 944              		.cfi_endproc
 945              	.LFE128:
 947              		.section	.text.usart_receiver_timeout_threshold_config,"ax",%progbits
 948              		.align	1
 949              		.global	usart_receiver_timeout_threshold_config
 950              		.syntax unified
 951              		.thumb
 952              		.thumb_func
 953              		.fpu softvfp
 955              	usart_receiver_timeout_threshold_config:
 956              	.LFB129:
 318:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 320:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      set the receiver timeout threshold of USART
 321:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 322:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  rtimeout: 0-0xFFFFFF
 323:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 324:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 325:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 326:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_receiver_timeout_threshold_config(uint32_t usart_periph, uint32_t rtimeout)
 327:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 957              		.loc 1 327 1
 958              		.cfi_startproc
 959              		@ args = 0, pretend = 0, frame = 8
 960              		@ frame_needed = 1, uses_anonymous_args = 0
 961              		@ link register save eliminated.
 962 0000 80B4     		push	{r7}
 963              		.cfi_def_cfa_offset 4
 964              		.cfi_offset 7, -4
 965 0002 83B0     		sub	sp, sp, #12
 966              		.cfi_def_cfa_offset 16
 967 0004 00AF     		add	r7, sp, #0
 968              		.cfi_def_cfa_register 7
 969 0006 7860     		str	r0, [r7, #4]
 970 0008 3960     		str	r1, [r7]
 328:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_RT(usart_periph) &= ~(USART_RT_RT);
 971              		.loc 1 328 28
 972 000a 7B68     		ldr	r3, [r7, #4]
 973 000c 8433     		adds	r3, r3, #132
 974 000e 1B68     		ldr	r3, [r3]
 975 0010 7A68     		ldr	r2, [r7, #4]
 976 0012 8432     		adds	r2, r2, #132
 977 0014 03F07F43 		and	r3, r3, #-16777216
 978 0018 1360     		str	r3, [r2]
 329:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_RT(usart_periph) |= rtimeout;
 979              		.loc 1 329 28
 980 001a 7B68     		ldr	r3, [r7, #4]
 981 001c 8433     		adds	r3, r3, #132
 982 001e 1A68     		ldr	r2, [r3]
 983 0020 7B68     		ldr	r3, [r7, #4]
 984 0022 8433     		adds	r3, r3, #132
 985 0024 1946     		mov	r1, r3
 986 0026 3B68     		ldr	r3, [r7]
 987 0028 1343     		orrs	r3, r3, r2
 988 002a 0B60     		str	r3, [r1]
 330:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 989              		.loc 1 330 1
 990 002c 00BF     		nop
 991 002e 0C37     		adds	r7, r7, #12
 992              		.cfi_def_cfa_offset 4
 993 0030 BD46     		mov	sp, r7
 994              		.cfi_def_cfa_register 13
 995              		@ sp needed
 996 0032 80BC     		pop	{r7}
 997              		.cfi_restore 7
 998              		.cfi_def_cfa_offset 0
 999 0034 7047     		bx	lr
 1000              		.cfi_endproc
 1001              	.LFE129:
 1003              		.section	.text.usart_data_transmit,"ax",%progbits
 1004              		.align	1
 1005              		.global	usart_data_transmit
 1006              		.syntax unified
 1007              		.thumb
 1008              		.thumb_func
 1009              		.fpu softvfp
 1011              	usart_data_transmit:
 1012              	.LFB130:
 331:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 332:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 333:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      USART transmit data function
 334:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 335:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  data: data of transmission 
 336:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 337:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 338:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_data_transmit(uint32_t usart_periph, uint16_t data)
 340:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1013              		.loc 1 340 1
 1014              		.cfi_startproc
 1015              		@ args = 0, pretend = 0, frame = 8
 1016              		@ frame_needed = 1, uses_anonymous_args = 0
 1017              		@ link register save eliminated.
 1018 0000 80B4     		push	{r7}
 1019              		.cfi_def_cfa_offset 4
 1020              		.cfi_offset 7, -4
 1021 0002 83B0     		sub	sp, sp, #12
 1022              		.cfi_def_cfa_offset 16
 1023 0004 00AF     		add	r7, sp, #0
 1024              		.cfi_def_cfa_register 7
 1025 0006 7860     		str	r0, [r7, #4]
 1026 0008 0B46     		mov	r3, r1
 1027 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 341:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_DATA(usart_periph) = USART_DATA_DATA & (uint32_t)data;
 1028              		.loc 1 341 48
 1029 000c 7B88     		ldrh	r3, [r7, #2]
 1030              		.loc 1 341 5
 1031 000e 7A68     		ldr	r2, [r7, #4]
 1032 0010 0432     		adds	r2, r2, #4
 1033              		.loc 1 341 48
 1034 0012 C3F30803 		ubfx	r3, r3, #0, #9
 1035              		.loc 1 341 30
 1036 0016 1360     		str	r3, [r2]
 342:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1037              		.loc 1 342 1
 1038 0018 00BF     		nop
 1039 001a 0C37     		adds	r7, r7, #12
 1040              		.cfi_def_cfa_offset 4
 1041 001c BD46     		mov	sp, r7
 1042              		.cfi_def_cfa_register 13
 1043              		@ sp needed
 1044 001e 80BC     		pop	{r7}
 1045              		.cfi_restore 7
 1046              		.cfi_def_cfa_offset 0
 1047 0020 7047     		bx	lr
 1048              		.cfi_endproc
 1049              	.LFE130:
 1051              		.section	.text.usart_data_receive,"ax",%progbits
 1052              		.align	1
 1053              		.global	usart_data_receive
 1054              		.syntax unified
 1055              		.thumb
 1056              		.thumb_func
 1057              		.fpu softvfp
 1059              	usart_data_receive:
 1060              	.LFB131:
 343:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 345:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      USART receive data function
 346:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 347:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 348:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     data of received
 349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 350:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** uint16_t usart_data_receive(uint32_t usart_periph)
 351:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1061              		.loc 1 351 1
 1062              		.cfi_startproc
 1063              		@ args = 0, pretend = 0, frame = 8
 1064              		@ frame_needed = 1, uses_anonymous_args = 0
 1065              		@ link register save eliminated.
 1066 0000 80B4     		push	{r7}
 1067              		.cfi_def_cfa_offset 4
 1068              		.cfi_offset 7, -4
 1069 0002 83B0     		sub	sp, sp, #12
 1070              		.cfi_def_cfa_offset 16
 1071 0004 00AF     		add	r7, sp, #0
 1072              		.cfi_def_cfa_register 7
 1073 0006 7860     		str	r0, [r7, #4]
 352:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     return (uint16_t)(GET_BITS(USART_DATA(usart_periph), 0U, 8U));
 1074              		.loc 1 352 23
 1075 0008 7B68     		ldr	r3, [r7, #4]
 1076 000a 0433     		adds	r3, r3, #4
 1077 000c 1B68     		ldr	r3, [r3]
 1078              		.loc 1 352 12
 1079 000e 9BB2     		uxth	r3, r3
 1080 0010 C3F30803 		ubfx	r3, r3, #0, #9
 1081 0014 9BB2     		uxth	r3, r3
 353:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1082              		.loc 1 353 1
 1083 0016 1846     		mov	r0, r3
 1084 0018 0C37     		adds	r7, r7, #12
 1085              		.cfi_def_cfa_offset 4
 1086 001a BD46     		mov	sp, r7
 1087              		.cfi_def_cfa_register 13
 1088              		@ sp needed
 1089 001c 80BC     		pop	{r7}
 1090              		.cfi_restore 7
 1091              		.cfi_def_cfa_offset 0
 1092 001e 7047     		bx	lr
 1093              		.cfi_endproc
 1094              	.LFE131:
 1096              		.section	.text.usart_address_config,"ax",%progbits
 1097              		.align	1
 1098              		.global	usart_address_config
 1099              		.syntax unified
 1100              		.thumb
 1101              		.thumb_func
 1102              		.fpu softvfp
 1104              	usart_address_config:
 1105              	.LFB132:
 354:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 355:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 356:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure the address of the USART in wake up by address match mode
 357:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 358:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  addr: address of USART/UART
 359:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 360:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 361:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 362:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_address_config(uint32_t usart_periph, uint8_t addr)
 363:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1106              		.loc 1 363 1
 1107              		.cfi_startproc
 1108              		@ args = 0, pretend = 0, frame = 8
 1109              		@ frame_needed = 1, uses_anonymous_args = 0
 1110              		@ link register save eliminated.
 1111 0000 80B4     		push	{r7}
 1112              		.cfi_def_cfa_offset 4
 1113              		.cfi_offset 7, -4
 1114 0002 83B0     		sub	sp, sp, #12
 1115              		.cfi_def_cfa_offset 16
 1116 0004 00AF     		add	r7, sp, #0
 1117              		.cfi_def_cfa_register 7
 1118 0006 7860     		str	r0, [r7, #4]
 1119 0008 0B46     		mov	r3, r1
 1120 000a FB70     		strb	r3, [r7, #3]
 364:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_ADDR);
 1121              		.loc 1 364 30
 1122 000c 7B68     		ldr	r3, [r7, #4]
 1123 000e 1033     		adds	r3, r3, #16
 1124 0010 1B68     		ldr	r3, [r3]
 1125 0012 7A68     		ldr	r2, [r7, #4]
 1126 0014 1032     		adds	r2, r2, #16
 1127 0016 23F00F03 		bic	r3, r3, #15
 1128 001a 1360     		str	r3, [r2]
 365:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_ADDR & (uint32_t)addr);
 1129              		.loc 1 365 30
 1130 001c 7B68     		ldr	r3, [r7, #4]
 1131 001e 1033     		adds	r3, r3, #16
 1132 0020 1A68     		ldr	r2, [r3]
 1133              		.loc 1 365 50
 1134 0022 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1135 0024 03F00F03 		and	r3, r3, #15
 1136              		.loc 1 365 30
 1137 0028 7968     		ldr	r1, [r7, #4]
 1138 002a 1031     		adds	r1, r1, #16
 1139 002c 1343     		orrs	r3, r3, r2
 1140 002e 0B60     		str	r3, [r1]
 366:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1141              		.loc 1 366 1
 1142 0030 00BF     		nop
 1143 0032 0C37     		adds	r7, r7, #12
 1144              		.cfi_def_cfa_offset 4
 1145 0034 BD46     		mov	sp, r7
 1146              		.cfi_def_cfa_register 13
 1147              		@ sp needed
 1148 0036 80BC     		pop	{r7}
 1149              		.cfi_restore 7
 1150              		.cfi_def_cfa_offset 0
 1151 0038 7047     		bx	lr
 1152              		.cfi_endproc
 1153              	.LFE132:
 1155              		.section	.text.usart_mute_mode_enable,"ax",%progbits
 1156              		.align	1
 1157              		.global	usart_mute_mode_enable
 1158              		.syntax unified
 1159              		.thumb
 1160              		.thumb_func
 1161              		.fpu softvfp
 1163              	usart_mute_mode_enable:
 1164              	.LFB133:
 367:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 368:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 369:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      receiver in mute mode
 370:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 371:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 372:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 373:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 374:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_mute_mode_enable(uint32_t usart_periph)
 375:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1165              		.loc 1 375 1
 1166              		.cfi_startproc
 1167              		@ args = 0, pretend = 0, frame = 8
 1168              		@ frame_needed = 1, uses_anonymous_args = 0
 1169              		@ link register save eliminated.
 1170 0000 80B4     		push	{r7}
 1171              		.cfi_def_cfa_offset 4
 1172              		.cfi_offset 7, -4
 1173 0002 83B0     		sub	sp, sp, #12
 1174              		.cfi_def_cfa_offset 16
 1175 0004 00AF     		add	r7, sp, #0
 1176              		.cfi_def_cfa_register 7
 1177 0006 7860     		str	r0, [r7, #4]
 376:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_RWU;
 1178              		.loc 1 376 30
 1179 0008 7B68     		ldr	r3, [r7, #4]
 1180 000a 0C33     		adds	r3, r3, #12
 1181 000c 1B68     		ldr	r3, [r3]
 1182 000e 7A68     		ldr	r2, [r7, #4]
 1183 0010 0C32     		adds	r2, r2, #12
 1184 0012 43F00203 		orr	r3, r3, #2
 1185 0016 1360     		str	r3, [r2]
 377:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1186              		.loc 1 377 1
 1187 0018 00BF     		nop
 1188 001a 0C37     		adds	r7, r7, #12
 1189              		.cfi_def_cfa_offset 4
 1190 001c BD46     		mov	sp, r7
 1191              		.cfi_def_cfa_register 13
 1192              		@ sp needed
 1193 001e 80BC     		pop	{r7}
 1194              		.cfi_restore 7
 1195              		.cfi_def_cfa_offset 0
 1196 0020 7047     		bx	lr
 1197              		.cfi_endproc
 1198              	.LFE133:
 1200              		.section	.text.usart_mute_mode_disable,"ax",%progbits
 1201              		.align	1
 1202              		.global	usart_mute_mode_disable
 1203              		.syntax unified
 1204              		.thumb
 1205              		.thumb_func
 1206              		.fpu softvfp
 1208              	usart_mute_mode_disable:
 1209              	.LFB134:
 378:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      receiver in active mode
 381:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 382:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 383:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 384:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 385:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_mute_mode_disable(uint32_t usart_periph)
 386:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1210              		.loc 1 386 1
 1211              		.cfi_startproc
 1212              		@ args = 0, pretend = 0, frame = 8
 1213              		@ frame_needed = 1, uses_anonymous_args = 0
 1214              		@ link register save eliminated.
 1215 0000 80B4     		push	{r7}
 1216              		.cfi_def_cfa_offset 4
 1217              		.cfi_offset 7, -4
 1218 0002 83B0     		sub	sp, sp, #12
 1219              		.cfi_def_cfa_offset 16
 1220 0004 00AF     		add	r7, sp, #0
 1221              		.cfi_def_cfa_register 7
 1222 0006 7860     		str	r0, [r7, #4]
 387:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_RWU);
 1223              		.loc 1 387 30
 1224 0008 7B68     		ldr	r3, [r7, #4]
 1225 000a 0C33     		adds	r3, r3, #12
 1226 000c 1B68     		ldr	r3, [r3]
 1227 000e 7A68     		ldr	r2, [r7, #4]
 1228 0010 0C32     		adds	r2, r2, #12
 1229 0012 23F00203 		bic	r3, r3, #2
 1230 0016 1360     		str	r3, [r2]
 388:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1231              		.loc 1 388 1
 1232 0018 00BF     		nop
 1233 001a 0C37     		adds	r7, r7, #12
 1234              		.cfi_def_cfa_offset 4
 1235 001c BD46     		mov	sp, r7
 1236              		.cfi_def_cfa_register 13
 1237              		@ sp needed
 1238 001e 80BC     		pop	{r7}
 1239              		.cfi_restore 7
 1240              		.cfi_def_cfa_offset 0
 1241 0020 7047     		bx	lr
 1242              		.cfi_endproc
 1243              	.LFE134:
 1245              		.section	.text.usart_mute_mode_wakeup_config,"ax",%progbits
 1246              		.align	1
 1247              		.global	usart_mute_mode_wakeup_config
 1248              		.syntax unified
 1249              		.thumb
 1250              		.thumb_func
 1251              		.fpu softvfp
 1253              	usart_mute_mode_wakeup_config:
 1254              	.LFB135:
 389:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 390:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 391:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure wakeup method in mute mode
 392:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 393:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  wmethod: two methods be used to enter or exit the mute mode
 394:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 395:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_WM_IDLE: idle line
 396:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_WM_ADDR: address mask
 397:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 398:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 399:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 400:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_mute_mode_wakeup_config(uint32_t usart_periph, uint32_t wmethod)
 401:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1255              		.loc 1 401 1
 1256              		.cfi_startproc
 1257              		@ args = 0, pretend = 0, frame = 8
 1258              		@ frame_needed = 1, uses_anonymous_args = 0
 1259              		@ link register save eliminated.
 1260 0000 80B4     		push	{r7}
 1261              		.cfi_def_cfa_offset 4
 1262              		.cfi_offset 7, -4
 1263 0002 83B0     		sub	sp, sp, #12
 1264              		.cfi_def_cfa_offset 16
 1265 0004 00AF     		add	r7, sp, #0
 1266              		.cfi_def_cfa_register 7
 1267 0006 7860     		str	r0, [r7, #4]
 1268 0008 3960     		str	r1, [r7]
 402:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_WM);
 1269              		.loc 1 402 30
 1270 000a 7B68     		ldr	r3, [r7, #4]
 1271 000c 0C33     		adds	r3, r3, #12
 1272 000e 1B68     		ldr	r3, [r3]
 1273 0010 7A68     		ldr	r2, [r7, #4]
 1274 0012 0C32     		adds	r2, r2, #12
 1275 0014 23F40063 		bic	r3, r3, #2048
 1276 0018 1360     		str	r3, [r2]
 403:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= wmethod;
 1277              		.loc 1 403 30
 1278 001a 7B68     		ldr	r3, [r7, #4]
 1279 001c 0C33     		adds	r3, r3, #12
 1280 001e 1A68     		ldr	r2, [r3]
 1281 0020 7B68     		ldr	r3, [r7, #4]
 1282 0022 0C33     		adds	r3, r3, #12
 1283 0024 1946     		mov	r1, r3
 1284 0026 3B68     		ldr	r3, [r7]
 1285 0028 1343     		orrs	r3, r3, r2
 1286 002a 0B60     		str	r3, [r1]
 404:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1287              		.loc 1 404 1
 1288 002c 00BF     		nop
 1289 002e 0C37     		adds	r7, r7, #12
 1290              		.cfi_def_cfa_offset 4
 1291 0030 BD46     		mov	sp, r7
 1292              		.cfi_def_cfa_register 13
 1293              		@ sp needed
 1294 0032 80BC     		pop	{r7}
 1295              		.cfi_restore 7
 1296              		.cfi_def_cfa_offset 0
 1297 0034 7047     		bx	lr
 1298              		.cfi_endproc
 1299              	.LFE135:
 1301              		.section	.text.usart_lin_mode_enable,"ax",%progbits
 1302              		.align	1
 1303              		.global	usart_lin_mode_enable
 1304              		.syntax unified
 1305              		.thumb
 1306              		.thumb_func
 1307              		.fpu softvfp
 1309              	usart_lin_mode_enable:
 1310              	.LFB136:
 405:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 406:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 407:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable LIN mode
 408:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 409:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 410:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 411:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 412:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_lin_mode_enable(uint32_t usart_periph)
 413:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {   
 1311              		.loc 1 413 1
 1312              		.cfi_startproc
 1313              		@ args = 0, pretend = 0, frame = 8
 1314              		@ frame_needed = 1, uses_anonymous_args = 0
 1315              		@ link register save eliminated.
 1316 0000 80B4     		push	{r7}
 1317              		.cfi_def_cfa_offset 4
 1318              		.cfi_offset 7, -4
 1319 0002 83B0     		sub	sp, sp, #12
 1320              		.cfi_def_cfa_offset 16
 1321 0004 00AF     		add	r7, sp, #0
 1322              		.cfi_def_cfa_register 7
 1323 0006 7860     		str	r0, [r7, #4]
 414:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_LMEN;
 1324              		.loc 1 414 30
 1325 0008 7B68     		ldr	r3, [r7, #4]
 1326 000a 1033     		adds	r3, r3, #16
 1327 000c 1B68     		ldr	r3, [r3]
 1328 000e 7A68     		ldr	r2, [r7, #4]
 1329 0010 1032     		adds	r2, r2, #16
 1330 0012 43F48043 		orr	r3, r3, #16384
 1331 0016 1360     		str	r3, [r2]
 415:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1332              		.loc 1 415 1
 1333 0018 00BF     		nop
 1334 001a 0C37     		adds	r7, r7, #12
 1335              		.cfi_def_cfa_offset 4
 1336 001c BD46     		mov	sp, r7
 1337              		.cfi_def_cfa_register 13
 1338              		@ sp needed
 1339 001e 80BC     		pop	{r7}
 1340              		.cfi_restore 7
 1341              		.cfi_def_cfa_offset 0
 1342 0020 7047     		bx	lr
 1343              		.cfi_endproc
 1344              	.LFE136:
 1346              		.section	.text.usart_lin_mode_disable,"ax",%progbits
 1347              		.align	1
 1348              		.global	usart_lin_mode_disable
 1349              		.syntax unified
 1350              		.thumb
 1351              		.thumb_func
 1352              		.fpu softvfp
 1354              	usart_lin_mode_disable:
 1355              	.LFB137:
 416:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 417:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 418:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable LIN mode
 419:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 420:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 421:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 422:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 423:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_lin_mode_disable(uint32_t usart_periph)
 424:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {   
 1356              		.loc 1 424 1
 1357              		.cfi_startproc
 1358              		@ args = 0, pretend = 0, frame = 8
 1359              		@ frame_needed = 1, uses_anonymous_args = 0
 1360              		@ link register save eliminated.
 1361 0000 80B4     		push	{r7}
 1362              		.cfi_def_cfa_offset 4
 1363              		.cfi_offset 7, -4
 1364 0002 83B0     		sub	sp, sp, #12
 1365              		.cfi_def_cfa_offset 16
 1366 0004 00AF     		add	r7, sp, #0
 1367              		.cfi_def_cfa_register 7
 1368 0006 7860     		str	r0, [r7, #4]
 425:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LMEN);
 1369              		.loc 1 425 30
 1370 0008 7B68     		ldr	r3, [r7, #4]
 1371 000a 1033     		adds	r3, r3, #16
 1372 000c 1B68     		ldr	r3, [r3]
 1373 000e 7A68     		ldr	r2, [r7, #4]
 1374 0010 1032     		adds	r2, r2, #16
 1375 0012 23F48043 		bic	r3, r3, #16384
 1376 0016 1360     		str	r3, [r2]
 426:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1377              		.loc 1 426 1
 1378 0018 00BF     		nop
 1379 001a 0C37     		adds	r7, r7, #12
 1380              		.cfi_def_cfa_offset 4
 1381 001c BD46     		mov	sp, r7
 1382              		.cfi_def_cfa_register 13
 1383              		@ sp needed
 1384 001e 80BC     		pop	{r7}
 1385              		.cfi_restore 7
 1386              		.cfi_def_cfa_offset 0
 1387 0020 7047     		bx	lr
 1388              		.cfi_endproc
 1389              	.LFE137:
 1391              		.section	.text.usart_lin_break_detection_length_config,"ax",%progbits
 1392              		.align	1
 1393              		.global	usart_lin_break_detection_length_config
 1394              		.syntax unified
 1395              		.thumb
 1396              		.thumb_func
 1397              		.fpu softvfp
 1399              	usart_lin_break_detection_length_config:
 1400              	.LFB138:
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 429:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure lin break frame length
 430:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 431:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  lblen: lin break frame length
 432:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 433:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_LBLEN_10B: 10 bits
 434:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_LBLEN_11B: 11 bits
 435:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 436:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 437:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 438:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_lin_break_detection_length_config(uint32_t usart_periph, uint32_t lblen)
 439:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1401              		.loc 1 439 1
 1402              		.cfi_startproc
 1403              		@ args = 0, pretend = 0, frame = 8
 1404              		@ frame_needed = 1, uses_anonymous_args = 0
 1405              		@ link register save eliminated.
 1406 0000 80B4     		push	{r7}
 1407              		.cfi_def_cfa_offset 4
 1408              		.cfi_offset 7, -4
 1409 0002 83B0     		sub	sp, sp, #12
 1410              		.cfi_def_cfa_offset 16
 1411 0004 00AF     		add	r7, sp, #0
 1412              		.cfi_def_cfa_register 7
 1413 0006 7860     		str	r0, [r7, #4]
 1414 0008 3960     		str	r1, [r7]
 440:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LBLEN);
 1415              		.loc 1 440 30
 1416 000a 7B68     		ldr	r3, [r7, #4]
 1417 000c 1033     		adds	r3, r3, #16
 1418 000e 1B68     		ldr	r3, [r3]
 1419 0010 7A68     		ldr	r2, [r7, #4]
 1420 0012 1032     		adds	r2, r2, #16
 1421 0014 23F02003 		bic	r3, r3, #32
 1422 0018 1360     		str	r3, [r2]
 441:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_LBLEN & lblen);
 1423              		.loc 1 441 30
 1424 001a 7B68     		ldr	r3, [r7, #4]
 1425 001c 1033     		adds	r3, r3, #16
 1426 001e 1A68     		ldr	r2, [r3]
 1427              		.loc 1 441 51
 1428 0020 3B68     		ldr	r3, [r7]
 1429 0022 03F02003 		and	r3, r3, #32
 1430              		.loc 1 441 30
 1431 0026 7968     		ldr	r1, [r7, #4]
 1432 0028 1031     		adds	r1, r1, #16
 1433 002a 1343     		orrs	r3, r3, r2
 1434 002c 0B60     		str	r3, [r1]
 442:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1435              		.loc 1 442 1
 1436 002e 00BF     		nop
 1437 0030 0C37     		adds	r7, r7, #12
 1438              		.cfi_def_cfa_offset 4
 1439 0032 BD46     		mov	sp, r7
 1440              		.cfi_def_cfa_register 13
 1441              		@ sp needed
 1442 0034 80BC     		pop	{r7}
 1443              		.cfi_restore 7
 1444              		.cfi_def_cfa_offset 0
 1445 0036 7047     		bx	lr
 1446              		.cfi_endproc
 1447              	.LFE138:
 1449              		.section	.text.usart_send_break,"ax",%progbits
 1450              		.align	1
 1451              		.global	usart_send_break
 1452              		.syntax unified
 1453              		.thumb
 1454              		.thumb_func
 1455              		.fpu softvfp
 1457              	usart_send_break:
 1458              	.LFB139:
 443:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 444:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 445:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      send break frame
 446:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 447:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 448:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 449:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 450:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_send_break(uint32_t usart_periph)
 451:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1459              		.loc 1 451 1
 1460              		.cfi_startproc
 1461              		@ args = 0, pretend = 0, frame = 8
 1462              		@ frame_needed = 1, uses_anonymous_args = 0
 1463              		@ link register save eliminated.
 1464 0000 80B4     		push	{r7}
 1465              		.cfi_def_cfa_offset 4
 1466              		.cfi_offset 7, -4
 1467 0002 83B0     		sub	sp, sp, #12
 1468              		.cfi_def_cfa_offset 16
 1469 0004 00AF     		add	r7, sp, #0
 1470              		.cfi_def_cfa_register 7
 1471 0006 7860     		str	r0, [r7, #4]
 452:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_SBKCMD;
 1472              		.loc 1 452 30
 1473 0008 7B68     		ldr	r3, [r7, #4]
 1474 000a 0C33     		adds	r3, r3, #12
 1475 000c 1B68     		ldr	r3, [r3]
 1476 000e 7A68     		ldr	r2, [r7, #4]
 1477 0010 0C32     		adds	r2, r2, #12
 1478 0012 43F00103 		orr	r3, r3, #1
 1479 0016 1360     		str	r3, [r2]
 453:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1480              		.loc 1 453 1
 1481 0018 00BF     		nop
 1482 001a 0C37     		adds	r7, r7, #12
 1483              		.cfi_def_cfa_offset 4
 1484 001c BD46     		mov	sp, r7
 1485              		.cfi_def_cfa_register 13
 1486              		@ sp needed
 1487 001e 80BC     		pop	{r7}
 1488              		.cfi_restore 7
 1489              		.cfi_def_cfa_offset 0
 1490 0020 7047     		bx	lr
 1491              		.cfi_endproc
 1492              	.LFE139:
 1494              		.section	.text.usart_halfduplex_enable,"ax",%progbits
 1495              		.align	1
 1496              		.global	usart_halfduplex_enable
 1497              		.syntax unified
 1498              		.thumb
 1499              		.thumb_func
 1500              		.fpu softvfp
 1502              	usart_halfduplex_enable:
 1503              	.LFB140:
 454:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 455:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 456:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable half duplex mode
 457:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 458:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 459:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 460:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 461:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_halfduplex_enable(uint32_t usart_periph)
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {   
 1504              		.loc 1 462 1
 1505              		.cfi_startproc
 1506              		@ args = 0, pretend = 0, frame = 8
 1507              		@ frame_needed = 1, uses_anonymous_args = 0
 1508              		@ link register save eliminated.
 1509 0000 80B4     		push	{r7}
 1510              		.cfi_def_cfa_offset 4
 1511              		.cfi_offset 7, -4
 1512 0002 83B0     		sub	sp, sp, #12
 1513              		.cfi_def_cfa_offset 16
 1514 0004 00AF     		add	r7, sp, #0
 1515              		.cfi_def_cfa_register 7
 1516 0006 7860     		str	r0, [r7, #4]
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_HDEN;
 1517              		.loc 1 463 30
 1518 0008 7B68     		ldr	r3, [r7, #4]
 1519 000a 1433     		adds	r3, r3, #20
 1520 000c 1B68     		ldr	r3, [r3]
 1521 000e 7A68     		ldr	r2, [r7, #4]
 1522 0010 1432     		adds	r2, r2, #20
 1523 0012 43F00803 		orr	r3, r3, #8
 1524 0016 1360     		str	r3, [r2]
 464:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1525              		.loc 1 464 1
 1526 0018 00BF     		nop
 1527 001a 0C37     		adds	r7, r7, #12
 1528              		.cfi_def_cfa_offset 4
 1529 001c BD46     		mov	sp, r7
 1530              		.cfi_def_cfa_register 13
 1531              		@ sp needed
 1532 001e 80BC     		pop	{r7}
 1533              		.cfi_restore 7
 1534              		.cfi_def_cfa_offset 0
 1535 0020 7047     		bx	lr
 1536              		.cfi_endproc
 1537              	.LFE140:
 1539              		.section	.text.usart_halfduplex_disable,"ax",%progbits
 1540              		.align	1
 1541              		.global	usart_halfduplex_disable
 1542              		.syntax unified
 1543              		.thumb
 1544              		.thumb_func
 1545              		.fpu softvfp
 1547              	usart_halfduplex_disable:
 1548              	.LFB141:
 465:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable half duplex mode
 468:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 469:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 472:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_halfduplex_disable(uint32_t usart_periph)
 473:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {  
 1549              		.loc 1 473 1
 1550              		.cfi_startproc
 1551              		@ args = 0, pretend = 0, frame = 8
 1552              		@ frame_needed = 1, uses_anonymous_args = 0
 1553              		@ link register save eliminated.
 1554 0000 80B4     		push	{r7}
 1555              		.cfi_def_cfa_offset 4
 1556              		.cfi_offset 7, -4
 1557 0002 83B0     		sub	sp, sp, #12
 1558              		.cfi_def_cfa_offset 16
 1559 0004 00AF     		add	r7, sp, #0
 1560              		.cfi_def_cfa_register 7
 1561 0006 7860     		str	r0, [r7, #4]
 474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN);
 1562              		.loc 1 474 30
 1563 0008 7B68     		ldr	r3, [r7, #4]
 1564 000a 1433     		adds	r3, r3, #20
 1565 000c 1B68     		ldr	r3, [r3]
 1566 000e 7A68     		ldr	r2, [r7, #4]
 1567 0010 1432     		adds	r2, r2, #20
 1568 0012 23F00803 		bic	r3, r3, #8
 1569 0016 1360     		str	r3, [r2]
 475:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1570              		.loc 1 475 1
 1571 0018 00BF     		nop
 1572 001a 0C37     		adds	r7, r7, #12
 1573              		.cfi_def_cfa_offset 4
 1574 001c BD46     		mov	sp, r7
 1575              		.cfi_def_cfa_register 13
 1576              		@ sp needed
 1577 001e 80BC     		pop	{r7}
 1578              		.cfi_restore 7
 1579              		.cfi_def_cfa_offset 0
 1580 0020 7047     		bx	lr
 1581              		.cfi_endproc
 1582              	.LFE141:
 1584              		.section	.text.usart_synchronous_clock_enable,"ax",%progbits
 1585              		.align	1
 1586              		.global	usart_synchronous_clock_enable
 1587              		.syntax unified
 1588              		.thumb
 1589              		.thumb_func
 1590              		.fpu softvfp
 1592              	usart_synchronous_clock_enable:
 1593              	.LFB142:
 476:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 477:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable CK pin in synchronous mode
 479:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 480:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 481:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 482:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 483:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_synchronous_clock_enable(uint32_t usart_periph)
 484:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1594              		.loc 1 484 1
 1595              		.cfi_startproc
 1596              		@ args = 0, pretend = 0, frame = 8
 1597              		@ frame_needed = 1, uses_anonymous_args = 0
 1598              		@ link register save eliminated.
 1599 0000 80B4     		push	{r7}
 1600              		.cfi_def_cfa_offset 4
 1601              		.cfi_offset 7, -4
 1602 0002 83B0     		sub	sp, sp, #12
 1603              		.cfi_def_cfa_offset 16
 1604 0004 00AF     		add	r7, sp, #0
 1605              		.cfi_def_cfa_register 7
 1606 0006 7860     		str	r0, [r7, #4]
 485:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_CKEN;
 1607              		.loc 1 485 30
 1608 0008 7B68     		ldr	r3, [r7, #4]
 1609 000a 1033     		adds	r3, r3, #16
 1610 000c 1B68     		ldr	r3, [r3]
 1611 000e 7A68     		ldr	r2, [r7, #4]
 1612 0010 1032     		adds	r2, r2, #16
 1613 0012 43F40063 		orr	r3, r3, #2048
 1614 0016 1360     		str	r3, [r2]
 486:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1615              		.loc 1 486 1
 1616 0018 00BF     		nop
 1617 001a 0C37     		adds	r7, r7, #12
 1618              		.cfi_def_cfa_offset 4
 1619 001c BD46     		mov	sp, r7
 1620              		.cfi_def_cfa_register 13
 1621              		@ sp needed
 1622 001e 80BC     		pop	{r7}
 1623              		.cfi_restore 7
 1624              		.cfi_def_cfa_offset 0
 1625 0020 7047     		bx	lr
 1626              		.cfi_endproc
 1627              	.LFE142:
 1629              		.section	.text.usart_synchronous_clock_disable,"ax",%progbits
 1630              		.align	1
 1631              		.global	usart_synchronous_clock_disable
 1632              		.syntax unified
 1633              		.thumb
 1634              		.thumb_func
 1635              		.fpu softvfp
 1637              	usart_synchronous_clock_disable:
 1638              	.LFB143:
 487:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 488:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 489:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable CK pin in synchronous mode
 490:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 491:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 492:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 493:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 494:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_synchronous_clock_disable(uint32_t usart_periph)
 495:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1639              		.loc 1 495 1
 1640              		.cfi_startproc
 1641              		@ args = 0, pretend = 0, frame = 8
 1642              		@ frame_needed = 1, uses_anonymous_args = 0
 1643              		@ link register save eliminated.
 1644 0000 80B4     		push	{r7}
 1645              		.cfi_def_cfa_offset 4
 1646              		.cfi_offset 7, -4
 1647 0002 83B0     		sub	sp, sp, #12
 1648              		.cfi_def_cfa_offset 16
 1649 0004 00AF     		add	r7, sp, #0
 1650              		.cfi_def_cfa_register 7
 1651 0006 7860     		str	r0, [r7, #4]
 496:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_CKEN);
 1652              		.loc 1 496 30
 1653 0008 7B68     		ldr	r3, [r7, #4]
 1654 000a 1033     		adds	r3, r3, #16
 1655 000c 1B68     		ldr	r3, [r3]
 1656 000e 7A68     		ldr	r2, [r7, #4]
 1657 0010 1032     		adds	r2, r2, #16
 1658 0012 23F40063 		bic	r3, r3, #2048
 1659 0016 1360     		str	r3, [r2]
 497:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1660              		.loc 1 497 1
 1661 0018 00BF     		nop
 1662 001a 0C37     		adds	r7, r7, #12
 1663              		.cfi_def_cfa_offset 4
 1664 001c BD46     		mov	sp, r7
 1665              		.cfi_def_cfa_register 13
 1666              		@ sp needed
 1667 001e 80BC     		pop	{r7}
 1668              		.cfi_restore 7
 1669              		.cfi_def_cfa_offset 0
 1670 0020 7047     		bx	lr
 1671              		.cfi_endproc
 1672              	.LFE143:
 1674              		.section	.text.usart_synchronous_clock_config,"ax",%progbits
 1675              		.align	1
 1676              		.global	usart_synchronous_clock_config
 1677              		.syntax unified
 1678              		.thumb
 1679              		.thumb_func
 1680              		.fpu softvfp
 1682              	usart_synchronous_clock_config:
 1683              	.LFB144:
 498:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 499:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 500:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART synchronous mode parameters
 501:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 502:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  clen: CK length
 503:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 504:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CLEN_NONE: there are 7 CK pulses for an 8 bit frame and 8 CK pulses for a 9
 505:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CLEN_EN:   there are 8 CK pulses for an 8 bit frame and 9 CK pulses for a 9
 506:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  cph: clock phase
 507:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 508:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CPH_1CK: first clock transition is the first data capture edge 
 509:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CPH_2CK: second clock transition is the first data capture edge
 510:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  cpl: clock polarity
 511:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 512:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CPL_LOW:  steady low value on CK pin 
 513:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CPL_HIGH: steady high value on CK pin
 514:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 515:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 516:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 517:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_synchronous_clock_config(uint32_t usart_periph, uint32_t clen, uint32_t cph, uint32_t cp
 518:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1684              		.loc 1 518 1
 1685              		.cfi_startproc
 1686              		@ args = 0, pretend = 0, frame = 16
 1687              		@ frame_needed = 1, uses_anonymous_args = 0
 1688              		@ link register save eliminated.
 1689 0000 80B4     		push	{r7}
 1690              		.cfi_def_cfa_offset 4
 1691              		.cfi_offset 7, -4
 1692 0002 85B0     		sub	sp, sp, #20
 1693              		.cfi_def_cfa_offset 24
 1694 0004 00AF     		add	r7, sp, #0
 1695              		.cfi_def_cfa_register 7
 1696 0006 F860     		str	r0, [r7, #12]
 1697 0008 B960     		str	r1, [r7, #8]
 1698 000a 7A60     		str	r2, [r7, #4]
 1699 000c 3B60     		str	r3, [r7]
 519:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 1700              		.loc 1 519 30
 1701 000e FB68     		ldr	r3, [r7, #12]
 1702 0010 1033     		adds	r3, r3, #16
 1703 0012 1B68     		ldr	r3, [r3]
 1704 0014 FA68     		ldr	r2, [r7, #12]
 1705 0016 1032     		adds	r2, r2, #16
 1706 0018 23F4E063 		bic	r3, r3, #1792
 1707 001c 1360     		str	r3, [r2]
 520:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_CLEN & clen) | (USART_CTL1_CPH & cph) | (USART_CTL1_CPL
 1708              		.loc 1 520 30
 1709 001e FB68     		ldr	r3, [r7, #12]
 1710 0020 1033     		adds	r3, r3, #16
 1711 0022 1A68     		ldr	r2, [r3]
 1712              		.loc 1 520 50
 1713 0024 BB68     		ldr	r3, [r7, #8]
 1714 0026 03F48071 		and	r1, r3, #256
 1715              		.loc 1 520 76
 1716 002a 7B68     		ldr	r3, [r7, #4]
 1717 002c 03F40073 		and	r3, r3, #512
 1718              		.loc 1 520 58
 1719 0030 1943     		orrs	r1, r1, r3
 1720              		.loc 1 520 101
 1721 0032 3B68     		ldr	r3, [r7]
 1722 0034 03F48063 		and	r3, r3, #1024
 1723              		.loc 1 520 83
 1724 0038 0B43     		orrs	r3, r3, r1
 1725              		.loc 1 520 30
 1726 003a F968     		ldr	r1, [r7, #12]
 1727 003c 1031     		adds	r1, r1, #16
 1728 003e 1343     		orrs	r3, r3, r2
 1729 0040 0B60     		str	r3, [r1]
 521:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1730              		.loc 1 521 1
 1731 0042 00BF     		nop
 1732 0044 1437     		adds	r7, r7, #20
 1733              		.cfi_def_cfa_offset 4
 1734 0046 BD46     		mov	sp, r7
 1735              		.cfi_def_cfa_register 13
 1736              		@ sp needed
 1737 0048 80BC     		pop	{r7}
 1738              		.cfi_restore 7
 1739              		.cfi_def_cfa_offset 0
 1740 004a 7047     		bx	lr
 1741              		.cfi_endproc
 1742              	.LFE144:
 1744              		.section	.text.usart_guard_time_config,"ax",%progbits
 1745              		.align	1
 1746              		.global	usart_guard_time_config
 1747              		.syntax unified
 1748              		.thumb
 1749              		.thumb_func
 1750              		.fpu softvfp
 1752              	usart_guard_time_config:
 1753              	.LFB145:
 522:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 523:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 524:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure guard time value in smartcard mode
 525:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 526:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  guat: guard time value, 0-0xFF
 527:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 528:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 529:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 530:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_guard_time_config(uint32_t usart_periph, uint8_t guat)
 531:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1754              		.loc 1 531 1
 1755              		.cfi_startproc
 1756              		@ args = 0, pretend = 0, frame = 8
 1757              		@ frame_needed = 1, uses_anonymous_args = 0
 1758              		@ link register save eliminated.
 1759 0000 80B4     		push	{r7}
 1760              		.cfi_def_cfa_offset 4
 1761              		.cfi_offset 7, -4
 1762 0002 83B0     		sub	sp, sp, #12
 1763              		.cfi_def_cfa_offset 16
 1764 0004 00AF     		add	r7, sp, #0
 1765              		.cfi_def_cfa_register 7
 1766 0006 7860     		str	r0, [r7, #4]
 1767 0008 0B46     		mov	r3, r1
 1768 000a FB70     		strb	r3, [r7, #3]
 532:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_GUAT);
 1769              		.loc 1 532 28
 1770 000c 7B68     		ldr	r3, [r7, #4]
 1771 000e 1833     		adds	r3, r3, #24
 1772 0010 1B68     		ldr	r3, [r3]
 1773 0012 7A68     		ldr	r2, [r7, #4]
 1774 0014 1832     		adds	r2, r2, #24
 1775 0016 23F47F43 		bic	r3, r3, #65280
 1776 001a 1360     		str	r3, [r2]
 533:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_GP(usart_periph) |= (USART_GP_GUAT & ((uint32_t)guat << GP_GUAT_OFFSET));
 1777              		.loc 1 533 28
 1778 001c 7B68     		ldr	r3, [r7, #4]
 1779 001e 1833     		adds	r3, r3, #24
 1780 0020 1A68     		ldr	r2, [r3]
 1781              		.loc 1 533 49
 1782 0022 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1783              		.loc 1 533 64
 1784 0024 1B02     		lsls	r3, r3, #8
 1785              		.loc 1 533 46
 1786 0026 9BB2     		uxth	r3, r3
 1787              		.loc 1 533 28
 1788 0028 7968     		ldr	r1, [r7, #4]
 1789 002a 1831     		adds	r1, r1, #24
 1790 002c 1343     		orrs	r3, r3, r2
 1791 002e 0B60     		str	r3, [r1]
 534:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1792              		.loc 1 534 1
 1793 0030 00BF     		nop
 1794 0032 0C37     		adds	r7, r7, #12
 1795              		.cfi_def_cfa_offset 4
 1796 0034 BD46     		mov	sp, r7
 1797              		.cfi_def_cfa_register 13
 1798              		@ sp needed
 1799 0036 80BC     		pop	{r7}
 1800              		.cfi_restore 7
 1801              		.cfi_def_cfa_offset 0
 1802 0038 7047     		bx	lr
 1803              		.cfi_endproc
 1804              	.LFE145:
 1806              		.section	.text.usart_smartcard_mode_enable,"ax",%progbits
 1807              		.align	1
 1808              		.global	usart_smartcard_mode_enable
 1809              		.syntax unified
 1810              		.thumb
 1811              		.thumb_func
 1812              		.fpu softvfp
 1814              	usart_smartcard_mode_enable:
 1815              	.LFB146:
 535:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 536:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 537:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable smartcard mode
 538:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 539:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 540:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 541:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 542:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_smartcard_mode_enable(uint32_t usart_periph)
 543:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1816              		.loc 1 543 1
 1817              		.cfi_startproc
 1818              		@ args = 0, pretend = 0, frame = 8
 1819              		@ frame_needed = 1, uses_anonymous_args = 0
 1820              		@ link register save eliminated.
 1821 0000 80B4     		push	{r7}
 1822              		.cfi_def_cfa_offset 4
 1823              		.cfi_offset 7, -4
 1824 0002 83B0     		sub	sp, sp, #12
 1825              		.cfi_def_cfa_offset 16
 1826 0004 00AF     		add	r7, sp, #0
 1827              		.cfi_def_cfa_register 7
 1828 0006 7860     		str	r0, [r7, #4]
 544:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_SCEN;
 1829              		.loc 1 544 30
 1830 0008 7B68     		ldr	r3, [r7, #4]
 1831 000a 1433     		adds	r3, r3, #20
 1832 000c 1B68     		ldr	r3, [r3]
 1833 000e 7A68     		ldr	r2, [r7, #4]
 1834 0010 1432     		adds	r2, r2, #20
 1835 0012 43F02003 		orr	r3, r3, #32
 1836 0016 1360     		str	r3, [r2]
 545:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1837              		.loc 1 545 1
 1838 0018 00BF     		nop
 1839 001a 0C37     		adds	r7, r7, #12
 1840              		.cfi_def_cfa_offset 4
 1841 001c BD46     		mov	sp, r7
 1842              		.cfi_def_cfa_register 13
 1843              		@ sp needed
 1844 001e 80BC     		pop	{r7}
 1845              		.cfi_restore 7
 1846              		.cfi_def_cfa_offset 0
 1847 0020 7047     		bx	lr
 1848              		.cfi_endproc
 1849              	.LFE146:
 1851              		.section	.text.usart_smartcard_mode_disable,"ax",%progbits
 1852              		.align	1
 1853              		.global	usart_smartcard_mode_disable
 1854              		.syntax unified
 1855              		.thumb
 1856              		.thumb_func
 1857              		.fpu softvfp
 1859              	usart_smartcard_mode_disable:
 1860              	.LFB147:
 546:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 547:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 548:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable smartcard mode
 549:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 550:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 551:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 552:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 553:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_smartcard_mode_disable(uint32_t usart_periph)
 554:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1861              		.loc 1 554 1
 1862              		.cfi_startproc
 1863              		@ args = 0, pretend = 0, frame = 8
 1864              		@ frame_needed = 1, uses_anonymous_args = 0
 1865              		@ link register save eliminated.
 1866 0000 80B4     		push	{r7}
 1867              		.cfi_def_cfa_offset 4
 1868              		.cfi_offset 7, -4
 1869 0002 83B0     		sub	sp, sp, #12
 1870              		.cfi_def_cfa_offset 16
 1871 0004 00AF     		add	r7, sp, #0
 1872              		.cfi_def_cfa_register 7
 1873 0006 7860     		str	r0, [r7, #4]
 555:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN);
 1874              		.loc 1 555 30
 1875 0008 7B68     		ldr	r3, [r7, #4]
 1876 000a 1433     		adds	r3, r3, #20
 1877 000c 1B68     		ldr	r3, [r3]
 1878 000e 7A68     		ldr	r2, [r7, #4]
 1879 0010 1432     		adds	r2, r2, #20
 1880 0012 23F02003 		bic	r3, r3, #32
 1881 0016 1360     		str	r3, [r2]
 556:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1882              		.loc 1 556 1
 1883 0018 00BF     		nop
 1884 001a 0C37     		adds	r7, r7, #12
 1885              		.cfi_def_cfa_offset 4
 1886 001c BD46     		mov	sp, r7
 1887              		.cfi_def_cfa_register 13
 1888              		@ sp needed
 1889 001e 80BC     		pop	{r7}
 1890              		.cfi_restore 7
 1891              		.cfi_def_cfa_offset 0
 1892 0020 7047     		bx	lr
 1893              		.cfi_endproc
 1894              	.LFE147:
 1896              		.section	.text.usart_smartcard_mode_nack_enable,"ax",%progbits
 1897              		.align	1
 1898              		.global	usart_smartcard_mode_nack_enable
 1899              		.syntax unified
 1900              		.thumb
 1901              		.thumb_func
 1902              		.fpu softvfp
 1904              	usart_smartcard_mode_nack_enable:
 1905              	.LFB148:
 557:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 558:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 559:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable NACK in smartcard mode
 560:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 561:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 562:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 563:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 564:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_smartcard_mode_nack_enable(uint32_t usart_periph)
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1906              		.loc 1 565 1
 1907              		.cfi_startproc
 1908              		@ args = 0, pretend = 0, frame = 8
 1909              		@ frame_needed = 1, uses_anonymous_args = 0
 1910              		@ link register save eliminated.
 1911 0000 80B4     		push	{r7}
 1912              		.cfi_def_cfa_offset 4
 1913              		.cfi_offset 7, -4
 1914 0002 83B0     		sub	sp, sp, #12
 1915              		.cfi_def_cfa_offset 16
 1916 0004 00AF     		add	r7, sp, #0
 1917              		.cfi_def_cfa_register 7
 1918 0006 7860     		str	r0, [r7, #4]
 566:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_NKEN;
 1919              		.loc 1 566 30
 1920 0008 7B68     		ldr	r3, [r7, #4]
 1921 000a 1433     		adds	r3, r3, #20
 1922 000c 1B68     		ldr	r3, [r3]
 1923 000e 7A68     		ldr	r2, [r7, #4]
 1924 0010 1432     		adds	r2, r2, #20
 1925 0012 43F01003 		orr	r3, r3, #16
 1926 0016 1360     		str	r3, [r2]
 567:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1927              		.loc 1 567 1
 1928 0018 00BF     		nop
 1929 001a 0C37     		adds	r7, r7, #12
 1930              		.cfi_def_cfa_offset 4
 1931 001c BD46     		mov	sp, r7
 1932              		.cfi_def_cfa_register 13
 1933              		@ sp needed
 1934 001e 80BC     		pop	{r7}
 1935              		.cfi_restore 7
 1936              		.cfi_def_cfa_offset 0
 1937 0020 7047     		bx	lr
 1938              		.cfi_endproc
 1939              	.LFE148:
 1941              		.section	.text.usart_smartcard_mode_nack_disable,"ax",%progbits
 1942              		.align	1
 1943              		.global	usart_smartcard_mode_nack_disable
 1944              		.syntax unified
 1945              		.thumb
 1946              		.thumb_func
 1947              		.fpu softvfp
 1949              	usart_smartcard_mode_nack_disable:
 1950              	.LFB149:
 568:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 570:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable NACK in smartcard mode
 571:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 572:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 573:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 574:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 575:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_smartcard_mode_nack_disable(uint32_t usart_periph)
 576:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1951              		.loc 1 576 1
 1952              		.cfi_startproc
 1953              		@ args = 0, pretend = 0, frame = 8
 1954              		@ frame_needed = 1, uses_anonymous_args = 0
 1955              		@ link register save eliminated.
 1956 0000 80B4     		push	{r7}
 1957              		.cfi_def_cfa_offset 4
 1958              		.cfi_offset 7, -4
 1959 0002 83B0     		sub	sp, sp, #12
 1960              		.cfi_def_cfa_offset 16
 1961 0004 00AF     		add	r7, sp, #0
 1962              		.cfi_def_cfa_register 7
 1963 0006 7860     		str	r0, [r7, #4]
 577:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN);
 1964              		.loc 1 577 30
 1965 0008 7B68     		ldr	r3, [r7, #4]
 1966 000a 1433     		adds	r3, r3, #20
 1967 000c 1B68     		ldr	r3, [r3]
 1968 000e 7A68     		ldr	r2, [r7, #4]
 1969 0010 1432     		adds	r2, r2, #20
 1970 0012 23F01003 		bic	r3, r3, #16
 1971 0016 1360     		str	r3, [r2]
 578:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1972              		.loc 1 578 1
 1973 0018 00BF     		nop
 1974 001a 0C37     		adds	r7, r7, #12
 1975              		.cfi_def_cfa_offset 4
 1976 001c BD46     		mov	sp, r7
 1977              		.cfi_def_cfa_register 13
 1978              		@ sp needed
 1979 001e 80BC     		pop	{r7}
 1980              		.cfi_restore 7
 1981              		.cfi_def_cfa_offset 0
 1982 0020 7047     		bx	lr
 1983              		.cfi_endproc
 1984              	.LFE149:
 1986              		.section	.text.usart_smartcard_autoretry_config,"ax",%progbits
 1987              		.align	1
 1988              		.global	usart_smartcard_autoretry_config
 1989              		.syntax unified
 1990              		.thumb
 1991              		.thumb_func
 1992              		.fpu softvfp
 1994              	usart_smartcard_autoretry_config:
 1995              	.LFB150:
 579:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 580:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 581:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure smartcard auto-retry number
 582:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 583:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  scrtnum: smartcard auto-retry number
 584:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 585:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 586:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 587:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_smartcard_autoretry_config(uint32_t usart_periph, uint8_t scrtnum)
 588:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1996              		.loc 1 588 1
 1997              		.cfi_startproc
 1998              		@ args = 0, pretend = 0, frame = 8
 1999              		@ frame_needed = 1, uses_anonymous_args = 0
 2000              		@ link register save eliminated.
 2001 0000 80B4     		push	{r7}
 2002              		.cfi_def_cfa_offset 4
 2003              		.cfi_offset 7, -4
 2004 0002 83B0     		sub	sp, sp, #12
 2005              		.cfi_def_cfa_offset 16
 2006 0004 00AF     		add	r7, sp, #0
 2007              		.cfi_def_cfa_register 7
 2008 0006 7860     		str	r0, [r7, #4]
 2009 0008 0B46     		mov	r3, r1
 2010 000a FB70     		strb	r3, [r7, #3]
 589:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL3(usart_periph) &= ~(USART_CTL3_SCRTNUM);
 2011              		.loc 1 589 30
 2012 000c 7B68     		ldr	r3, [r7, #4]
 2013 000e 8033     		adds	r3, r3, #128
 2014 0010 1B68     		ldr	r3, [r3]
 2015 0012 7A68     		ldr	r2, [r7, #4]
 2016 0014 8032     		adds	r2, r2, #128
 2017 0016 23F00E03 		bic	r3, r3, #14
 2018 001a 1360     		str	r3, [r2]
 590:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL3(usart_periph) |= (USART_CTL3_SCRTNUM & ((uint32_t)scrtnum << CTL3_SCRTNUM_OFFSET));
 2019              		.loc 1 590 30
 2020 001c 7B68     		ldr	r3, [r7, #4]
 2021 001e 8033     		adds	r3, r3, #128
 2022 0020 1A68     		ldr	r2, [r3]
 2023              		.loc 1 590 56
 2024 0022 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2025              		.loc 1 590 74
 2026 0024 5B00     		lsls	r3, r3, #1
 2027              		.loc 1 590 53
 2028 0026 03F00E03 		and	r3, r3, #14
 2029              		.loc 1 590 30
 2030 002a 7968     		ldr	r1, [r7, #4]
 2031 002c 8031     		adds	r1, r1, #128
 2032 002e 1343     		orrs	r3, r3, r2
 2033 0030 0B60     		str	r3, [r1]
 591:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2034              		.loc 1 591 1
 2035 0032 00BF     		nop
 2036 0034 0C37     		adds	r7, r7, #12
 2037              		.cfi_def_cfa_offset 4
 2038 0036 BD46     		mov	sp, r7
 2039              		.cfi_def_cfa_register 13
 2040              		@ sp needed
 2041 0038 80BC     		pop	{r7}
 2042              		.cfi_restore 7
 2043              		.cfi_def_cfa_offset 0
 2044 003a 7047     		bx	lr
 2045              		.cfi_endproc
 2046              	.LFE150:
 2048              		.section	.text.usart_block_length_config,"ax",%progbits
 2049              		.align	1
 2050              		.global	usart_block_length_config
 2051              		.syntax unified
 2052              		.thumb
 2053              		.thumb_func
 2054              		.fpu softvfp
 2056              	usart_block_length_config:
 2057              	.LFB151:
 592:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 593:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 594:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure block length in Smartcard T=1 reception
 595:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 596:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  bl: block length
 597:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 598:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 599:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 600:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_block_length_config(uint32_t usart_periph, uint8_t bl)
 601:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2058              		.loc 1 601 1
 2059              		.cfi_startproc
 2060              		@ args = 0, pretend = 0, frame = 8
 2061              		@ frame_needed = 1, uses_anonymous_args = 0
 2062              		@ link register save eliminated.
 2063 0000 80B4     		push	{r7}
 2064              		.cfi_def_cfa_offset 4
 2065              		.cfi_offset 7, -4
 2066 0002 83B0     		sub	sp, sp, #12
 2067              		.cfi_def_cfa_offset 16
 2068 0004 00AF     		add	r7, sp, #0
 2069              		.cfi_def_cfa_register 7
 2070 0006 7860     		str	r0, [r7, #4]
 2071 0008 0B46     		mov	r3, r1
 2072 000a FB70     		strb	r3, [r7, #3]
 602:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_RT(usart_periph) &= ~(USART_RT_BL);
 2073              		.loc 1 602 28
 2074 000c 7B68     		ldr	r3, [r7, #4]
 2075 000e 8433     		adds	r3, r3, #132
 2076 0010 1B68     		ldr	r3, [r3]
 2077 0012 7A68     		ldr	r2, [r7, #4]
 2078 0014 8432     		adds	r2, r2, #132
 2079 0016 23F07F43 		bic	r3, r3, #-16777216
 2080 001a 1360     		str	r3, [r2]
 603:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_RT(usart_periph) |= (USART_RT_BL & ((uint32_t)bl << RT_BL_OFFSET));
 2081              		.loc 1 603 28
 2082 001c 7B68     		ldr	r3, [r7, #4]
 2083 001e 8433     		adds	r3, r3, #132
 2084 0020 1A68     		ldr	r2, [r3]
 2085              		.loc 1 603 47
 2086 0022 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2087              		.loc 1 603 44
 2088 0024 1B06     		lsls	r3, r3, #24
 2089              		.loc 1 603 28
 2090 0026 7968     		ldr	r1, [r7, #4]
 2091 0028 8431     		adds	r1, r1, #132
 2092 002a 1343     		orrs	r3, r3, r2
 2093 002c 0B60     		str	r3, [r1]
 604:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2094              		.loc 1 604 1
 2095 002e 00BF     		nop
 2096 0030 0C37     		adds	r7, r7, #12
 2097              		.cfi_def_cfa_offset 4
 2098 0032 BD46     		mov	sp, r7
 2099              		.cfi_def_cfa_register 13
 2100              		@ sp needed
 2101 0034 80BC     		pop	{r7}
 2102              		.cfi_restore 7
 2103              		.cfi_def_cfa_offset 0
 2104 0036 7047     		bx	lr
 2105              		.cfi_endproc
 2106              	.LFE151:
 2108              		.section	.text.usart_irda_mode_enable,"ax",%progbits
 2109              		.align	1
 2110              		.global	usart_irda_mode_enable
 2111              		.syntax unified
 2112              		.thumb
 2113              		.thumb_func
 2114              		.fpu softvfp
 2116              	usart_irda_mode_enable:
 2117              	.LFB152:
 605:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 606:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 607:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable IrDA mode
 608:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 609:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 610:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 611:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 612:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_irda_mode_enable(uint32_t usart_periph)
 613:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2118              		.loc 1 613 1
 2119              		.cfi_startproc
 2120              		@ args = 0, pretend = 0, frame = 8
 2121              		@ frame_needed = 1, uses_anonymous_args = 0
 2122              		@ link register save eliminated.
 2123 0000 80B4     		push	{r7}
 2124              		.cfi_def_cfa_offset 4
 2125              		.cfi_offset 7, -4
 2126 0002 83B0     		sub	sp, sp, #12
 2127              		.cfi_def_cfa_offset 16
 2128 0004 00AF     		add	r7, sp, #0
 2129              		.cfi_def_cfa_register 7
 2130 0006 7860     		str	r0, [r7, #4]
 614:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_IREN;
 2131              		.loc 1 614 30
 2132 0008 7B68     		ldr	r3, [r7, #4]
 2133 000a 1433     		adds	r3, r3, #20
 2134 000c 1B68     		ldr	r3, [r3]
 2135 000e 7A68     		ldr	r2, [r7, #4]
 2136 0010 1432     		adds	r2, r2, #20
 2137 0012 43F00203 		orr	r3, r3, #2
 2138 0016 1360     		str	r3, [r2]
 615:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2139              		.loc 1 615 1
 2140 0018 00BF     		nop
 2141 001a 0C37     		adds	r7, r7, #12
 2142              		.cfi_def_cfa_offset 4
 2143 001c BD46     		mov	sp, r7
 2144              		.cfi_def_cfa_register 13
 2145              		@ sp needed
 2146 001e 80BC     		pop	{r7}
 2147              		.cfi_restore 7
 2148              		.cfi_def_cfa_offset 0
 2149 0020 7047     		bx	lr
 2150              		.cfi_endproc
 2151              	.LFE152:
 2153              		.section	.text.usart_irda_mode_disable,"ax",%progbits
 2154              		.align	1
 2155              		.global	usart_irda_mode_disable
 2156              		.syntax unified
 2157              		.thumb
 2158              		.thumb_func
 2159              		.fpu softvfp
 2161              	usart_irda_mode_disable:
 2162              	.LFB153:
 616:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 617:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 618:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable IrDA mode
 619:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 620:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 621:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 622:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 623:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_irda_mode_disable(uint32_t usart_periph)
 624:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2163              		.loc 1 624 1
 2164              		.cfi_startproc
 2165              		@ args = 0, pretend = 0, frame = 8
 2166              		@ frame_needed = 1, uses_anonymous_args = 0
 2167              		@ link register save eliminated.
 2168 0000 80B4     		push	{r7}
 2169              		.cfi_def_cfa_offset 4
 2170              		.cfi_offset 7, -4
 2171 0002 83B0     		sub	sp, sp, #12
 2172              		.cfi_def_cfa_offset 16
 2173 0004 00AF     		add	r7, sp, #0
 2174              		.cfi_def_cfa_register 7
 2175 0006 7860     		str	r0, [r7, #4]
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN);
 2176              		.loc 1 625 30
 2177 0008 7B68     		ldr	r3, [r7, #4]
 2178 000a 1433     		adds	r3, r3, #20
 2179 000c 1B68     		ldr	r3, [r3]
 2180 000e 7A68     		ldr	r2, [r7, #4]
 2181 0010 1432     		adds	r2, r2, #20
 2182 0012 23F00203 		bic	r3, r3, #2
 2183 0016 1360     		str	r3, [r2]
 626:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2184              		.loc 1 626 1
 2185 0018 00BF     		nop
 2186 001a 0C37     		adds	r7, r7, #12
 2187              		.cfi_def_cfa_offset 4
 2188 001c BD46     		mov	sp, r7
 2189              		.cfi_def_cfa_register 13
 2190              		@ sp needed
 2191 001e 80BC     		pop	{r7}
 2192              		.cfi_restore 7
 2193              		.cfi_def_cfa_offset 0
 2194 0020 7047     		bx	lr
 2195              		.cfi_endproc
 2196              	.LFE153:
 2198              		.section	.text.usart_prescaler_config,"ax",%progbits
 2199              		.align	1
 2200              		.global	usart_prescaler_config
 2201              		.syntax unified
 2202              		.thumb
 2203              		.thumb_func
 2204              		.fpu softvfp
 2206              	usart_prescaler_config:
 2207              	.LFB154:
 627:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 628:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 629:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure the peripheral clock prescaler in USART IrDA low-power mode
 630:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 631:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  psc: 0x00-0xFF
 632:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 633:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 634:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 635:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_prescaler_config(uint32_t usart_periph, uint8_t psc)
 636:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2208              		.loc 1 636 1
 2209              		.cfi_startproc
 2210              		@ args = 0, pretend = 0, frame = 8
 2211              		@ frame_needed = 1, uses_anonymous_args = 0
 2212              		@ link register save eliminated.
 2213 0000 80B4     		push	{r7}
 2214              		.cfi_def_cfa_offset 4
 2215              		.cfi_offset 7, -4
 2216 0002 83B0     		sub	sp, sp, #12
 2217              		.cfi_def_cfa_offset 16
 2218 0004 00AF     		add	r7, sp, #0
 2219              		.cfi_def_cfa_register 7
 2220 0006 7860     		str	r0, [r7, #4]
 2221 0008 0B46     		mov	r3, r1
 2222 000a FB70     		strb	r3, [r7, #3]
 637:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_PSC);
 2223              		.loc 1 637 28
 2224 000c 7B68     		ldr	r3, [r7, #4]
 2225 000e 1833     		adds	r3, r3, #24
 2226 0010 1B68     		ldr	r3, [r3]
 2227 0012 7A68     		ldr	r2, [r7, #4]
 2228 0014 1832     		adds	r2, r2, #24
 2229 0016 23F0FF03 		bic	r3, r3, #255
 2230 001a 1360     		str	r3, [r2]
 638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_GP(usart_periph) |= (uint32_t)psc;
 2231              		.loc 1 638 28
 2232 001c 7B68     		ldr	r3, [r7, #4]
 2233 001e 1833     		adds	r3, r3, #24
 2234 0020 1A68     		ldr	r2, [r3]
 2235              		.loc 1 638 31
 2236 0022 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2237              		.loc 1 638 28
 2238 0024 7968     		ldr	r1, [r7, #4]
 2239 0026 1831     		adds	r1, r1, #24
 2240 0028 1343     		orrs	r3, r3, r2
 2241 002a 0B60     		str	r3, [r1]
 639:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2242              		.loc 1 639 1
 2243 002c 00BF     		nop
 2244 002e 0C37     		adds	r7, r7, #12
 2245              		.cfi_def_cfa_offset 4
 2246 0030 BD46     		mov	sp, r7
 2247              		.cfi_def_cfa_register 13
 2248              		@ sp needed
 2249 0032 80BC     		pop	{r7}
 2250              		.cfi_restore 7
 2251              		.cfi_def_cfa_offset 0
 2252 0034 7047     		bx	lr
 2253              		.cfi_endproc
 2254              	.LFE154:
 2256              		.section	.text.usart_irda_lowpower_config,"ax",%progbits
 2257              		.align	1
 2258              		.global	usart_irda_lowpower_config
 2259              		.syntax unified
 2260              		.thumb
 2261              		.thumb_func
 2262              		.fpu softvfp
 2264              	usart_irda_lowpower_config:
 2265              	.LFB155:
 640:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 641:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure IrDA low-power
 643:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 644:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  irlp: IrDA low-power or normal
 645:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_IRLP_LOW: low-power
 647:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_IRLP_NORMAL: normal
 648:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 649:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 650:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 651:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_irda_lowpower_config(uint32_t usart_periph, uint32_t irlp)
 652:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2266              		.loc 1 652 1
 2267              		.cfi_startproc
 2268              		@ args = 0, pretend = 0, frame = 8
 2269              		@ frame_needed = 1, uses_anonymous_args = 0
 2270              		@ link register save eliminated.
 2271 0000 80B4     		push	{r7}
 2272              		.cfi_def_cfa_offset 4
 2273              		.cfi_offset 7, -4
 2274 0002 83B0     		sub	sp, sp, #12
 2275              		.cfi_def_cfa_offset 16
 2276 0004 00AF     		add	r7, sp, #0
 2277              		.cfi_def_cfa_register 7
 2278 0006 7860     		str	r0, [r7, #4]
 2279 0008 3960     		str	r1, [r7]
 653:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP);
 2280              		.loc 1 653 30
 2281 000a 7B68     		ldr	r3, [r7, #4]
 2282 000c 1433     		adds	r3, r3, #20
 2283 000e 1B68     		ldr	r3, [r3]
 2284 0010 7A68     		ldr	r2, [r7, #4]
 2285 0012 1432     		adds	r2, r2, #20
 2286 0014 23F00403 		bic	r3, r3, #4
 2287 0018 1360     		str	r3, [r2]
 654:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_IRLP & irlp);
 2288              		.loc 1 654 30
 2289 001a 7B68     		ldr	r3, [r7, #4]
 2290 001c 1433     		adds	r3, r3, #20
 2291 001e 1A68     		ldr	r2, [r3]
 2292              		.loc 1 654 50
 2293 0020 3B68     		ldr	r3, [r7]
 2294 0022 03F00403 		and	r3, r3, #4
 2295              		.loc 1 654 30
 2296 0026 7968     		ldr	r1, [r7, #4]
 2297 0028 1431     		adds	r1, r1, #20
 2298 002a 1343     		orrs	r3, r3, r2
 2299 002c 0B60     		str	r3, [r1]
 655:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2300              		.loc 1 655 1
 2301 002e 00BF     		nop
 2302 0030 0C37     		adds	r7, r7, #12
 2303              		.cfi_def_cfa_offset 4
 2304 0032 BD46     		mov	sp, r7
 2305              		.cfi_def_cfa_register 13
 2306              		@ sp needed
 2307 0034 80BC     		pop	{r7}
 2308              		.cfi_restore 7
 2309              		.cfi_def_cfa_offset 0
 2310 0036 7047     		bx	lr
 2311              		.cfi_endproc
 2312              	.LFE155:
 2314              		.section	.text.usart_hardware_flow_rts_config,"ax",%progbits
 2315              		.align	1
 2316              		.global	usart_hardware_flow_rts_config
 2317              		.syntax unified
 2318              		.thumb
 2319              		.thumb_func
 2320              		.fpu softvfp
 2322              	usart_hardware_flow_rts_config:
 2323              	.LFB156:
 656:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 657:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 658:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure hardware flow control RTS
 659:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 660:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  rtsconfig: enable or disable RTS
 661:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 662:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RTS_ENABLE:  enable RTS
 663:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RTS_DISABLE: disable RTS
 664:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 666:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 667:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_hardware_flow_rts_config(uint32_t usart_periph, uint32_t rtsconfig)
 668:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2324              		.loc 1 668 1
 2325              		.cfi_startproc
 2326              		@ args = 0, pretend = 0, frame = 8
 2327              		@ frame_needed = 1, uses_anonymous_args = 0
 2328              		@ link register save eliminated.
 2329 0000 80B4     		push	{r7}
 2330              		.cfi_def_cfa_offset 4
 2331              		.cfi_offset 7, -4
 2332 0002 83B0     		sub	sp, sp, #12
 2333              		.cfi_def_cfa_offset 16
 2334 0004 00AF     		add	r7, sp, #0
 2335              		.cfi_def_cfa_register 7
 2336 0006 7860     		str	r0, [r7, #4]
 2337 0008 3960     		str	r1, [r7]
 669:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_RTSEN);
 2338              		.loc 1 669 30
 2339 000a 7B68     		ldr	r3, [r7, #4]
 2340 000c 1433     		adds	r3, r3, #20
 2341 000e 1B68     		ldr	r3, [r3]
 2342 0010 7A68     		ldr	r2, [r7, #4]
 2343 0012 1432     		adds	r2, r2, #20
 2344 0014 23F48073 		bic	r3, r3, #256
 2345 0018 1360     		str	r3, [r2]
 670:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_RTSEN & rtsconfig);
 2346              		.loc 1 670 30
 2347 001a 7B68     		ldr	r3, [r7, #4]
 2348 001c 1433     		adds	r3, r3, #20
 2349 001e 1A68     		ldr	r2, [r3]
 2350              		.loc 1 670 51
 2351 0020 3B68     		ldr	r3, [r7]
 2352 0022 03F48073 		and	r3, r3, #256
 2353              		.loc 1 670 30
 2354 0026 7968     		ldr	r1, [r7, #4]
 2355 0028 1431     		adds	r1, r1, #20
 2356 002a 1343     		orrs	r3, r3, r2
 2357 002c 0B60     		str	r3, [r1]
 671:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2358              		.loc 1 671 1
 2359 002e 00BF     		nop
 2360 0030 0C37     		adds	r7, r7, #12
 2361              		.cfi_def_cfa_offset 4
 2362 0032 BD46     		mov	sp, r7
 2363              		.cfi_def_cfa_register 13
 2364              		@ sp needed
 2365 0034 80BC     		pop	{r7}
 2366              		.cfi_restore 7
 2367              		.cfi_def_cfa_offset 0
 2368 0036 7047     		bx	lr
 2369              		.cfi_endproc
 2370              	.LFE156:
 2372              		.section	.text.usart_hardware_flow_cts_config,"ax",%progbits
 2373              		.align	1
 2374              		.global	usart_hardware_flow_cts_config
 2375              		.syntax unified
 2376              		.thumb
 2377              		.thumb_func
 2378              		.fpu softvfp
 2380              	usart_hardware_flow_cts_config:
 2381              	.LFB157:
 672:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 673:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 674:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure hardware flow control CTS
 675:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 676:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  ctsconfig: enable or disable CTS
 677:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 678:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CTS_ENABLE:  enable CTS
 679:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CTS_DISABLE: disable CTS
 680:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 681:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 682:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 683:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_hardware_flow_cts_config(uint32_t usart_periph, uint32_t ctsconfig)
 684:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2382              		.loc 1 684 1
 2383              		.cfi_startproc
 2384              		@ args = 0, pretend = 0, frame = 8
 2385              		@ frame_needed = 1, uses_anonymous_args = 0
 2386              		@ link register save eliminated.
 2387 0000 80B4     		push	{r7}
 2388              		.cfi_def_cfa_offset 4
 2389              		.cfi_offset 7, -4
 2390 0002 83B0     		sub	sp, sp, #12
 2391              		.cfi_def_cfa_offset 16
 2392 0004 00AF     		add	r7, sp, #0
 2393              		.cfi_def_cfa_register 7
 2394 0006 7860     		str	r0, [r7, #4]
 2395 0008 3960     		str	r1, [r7]
 685:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_CTSEN);
 2396              		.loc 1 685 30
 2397 000a 7B68     		ldr	r3, [r7, #4]
 2398 000c 1433     		adds	r3, r3, #20
 2399 000e 1B68     		ldr	r3, [r3]
 2400 0010 7A68     		ldr	r2, [r7, #4]
 2401 0012 1432     		adds	r2, r2, #20
 2402 0014 23F40073 		bic	r3, r3, #512
 2403 0018 1360     		str	r3, [r2]
 686:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_CTSEN & ctsconfig);
 2404              		.loc 1 686 30
 2405 001a 7B68     		ldr	r3, [r7, #4]
 2406 001c 1433     		adds	r3, r3, #20
 2407 001e 1A68     		ldr	r2, [r3]
 2408              		.loc 1 686 51
 2409 0020 3B68     		ldr	r3, [r7]
 2410 0022 03F40073 		and	r3, r3, #512
 2411              		.loc 1 686 30
 2412 0026 7968     		ldr	r1, [r7, #4]
 2413 0028 1431     		adds	r1, r1, #20
 2414 002a 1343     		orrs	r3, r3, r2
 2415 002c 0B60     		str	r3, [r1]
 687:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2416              		.loc 1 687 1
 2417 002e 00BF     		nop
 2418 0030 0C37     		adds	r7, r7, #12
 2419              		.cfi_def_cfa_offset 4
 2420 0032 BD46     		mov	sp, r7
 2421              		.cfi_def_cfa_register 13
 2422              		@ sp needed
 2423 0034 80BC     		pop	{r7}
 2424              		.cfi_restore 7
 2425              		.cfi_def_cfa_offset 0
 2426 0036 7047     		bx	lr
 2427              		.cfi_endproc
 2428              	.LFE157:
 2430              		.section	.text.usart_dma_receive_config,"ax",%progbits
 2431              		.align	1
 2432              		.global	usart_dma_receive_config
 2433              		.syntax unified
 2434              		.thumb
 2435              		.thumb_func
 2436              		.fpu softvfp
 2438              	usart_dma_receive_config:
 2439              	.LFB158:
 688:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 689:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 690:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART DMA reception
 691:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 692:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  dmaconfig: USART DMA mode
 693:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 694:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RECEIVE_DMA_ENABLE: enable USART DMA for reception
 695:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RECEIVE_DMA_DISABLE: disable USART DMA for reception
 696:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 697:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 698:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 699:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_dma_receive_config(uint32_t usart_periph, uint8_t dmacmd)
 700:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2440              		.loc 1 700 1
 2441              		.cfi_startproc
 2442              		@ args = 0, pretend = 0, frame = 8
 2443              		@ frame_needed = 1, uses_anonymous_args = 0
 2444              		@ link register save eliminated.
 2445 0000 80B4     		push	{r7}
 2446              		.cfi_def_cfa_offset 4
 2447              		.cfi_offset 7, -4
 2448 0002 83B0     		sub	sp, sp, #12
 2449              		.cfi_def_cfa_offset 16
 2450 0004 00AF     		add	r7, sp, #0
 2451              		.cfi_def_cfa_register 7
 2452 0006 7860     		str	r0, [r7, #4]
 2453 0008 0B46     		mov	r3, r1
 2454 000a FB70     		strb	r3, [r7, #3]
 701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_DENR);
 2455              		.loc 1 701 30
 2456 000c 7B68     		ldr	r3, [r7, #4]
 2457 000e 1433     		adds	r3, r3, #20
 2458 0010 1B68     		ldr	r3, [r3]
 2459 0012 7A68     		ldr	r2, [r7, #4]
 2460 0014 1432     		adds	r2, r2, #20
 2461 0016 23F04003 		bic	r3, r3, #64
 2462 001a 1360     		str	r3, [r2]
 702:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_DENR & dmacmd);
 2463              		.loc 1 702 30
 2464 001c 7B68     		ldr	r3, [r7, #4]
 2465 001e 1433     		adds	r3, r3, #20
 2466 0020 1A68     		ldr	r2, [r3]
 2467              		.loc 1 702 50
 2468 0022 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2469 0024 03F04003 		and	r3, r3, #64
 2470              		.loc 1 702 30
 2471 0028 7968     		ldr	r1, [r7, #4]
 2472 002a 1431     		adds	r1, r1, #20
 2473 002c 1343     		orrs	r3, r3, r2
 2474 002e 0B60     		str	r3, [r1]
 703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2475              		.loc 1 703 1
 2476 0030 00BF     		nop
 2477 0032 0C37     		adds	r7, r7, #12
 2478              		.cfi_def_cfa_offset 4
 2479 0034 BD46     		mov	sp, r7
 2480              		.cfi_def_cfa_register 13
 2481              		@ sp needed
 2482 0036 80BC     		pop	{r7}
 2483              		.cfi_restore 7
 2484              		.cfi_def_cfa_offset 0
 2485 0038 7047     		bx	lr
 2486              		.cfi_endproc
 2487              	.LFE158:
 2489              		.section	.text.usart_dma_transmit_config,"ax",%progbits
 2490              		.align	1
 2491              		.global	usart_dma_transmit_config
 2492              		.syntax unified
 2493              		.thumb
 2494              		.thumb_func
 2495              		.fpu softvfp
 2497              	usart_dma_transmit_config:
 2498              	.LFB159:
 704:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 705:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 706:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART DMA transmission
 707:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 708:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  dmaconfig: USART DMA mode
 709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 710:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_TRANSMIT_DMA_ENABLE: enable USART DMA for transmission
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_TRANSMIT_DMA_DISABLE: disable USART DMA for transmission
 712:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 714:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_dma_transmit_config(uint32_t usart_periph, uint8_t dmacmd)
 716:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2499              		.loc 1 716 1
 2500              		.cfi_startproc
 2501              		@ args = 0, pretend = 0, frame = 8
 2502              		@ frame_needed = 1, uses_anonymous_args = 0
 2503              		@ link register save eliminated.
 2504 0000 80B4     		push	{r7}
 2505              		.cfi_def_cfa_offset 4
 2506              		.cfi_offset 7, -4
 2507 0002 83B0     		sub	sp, sp, #12
 2508              		.cfi_def_cfa_offset 16
 2509 0004 00AF     		add	r7, sp, #0
 2510              		.cfi_def_cfa_register 7
 2511 0006 7860     		str	r0, [r7, #4]
 2512 0008 0B46     		mov	r3, r1
 2513 000a FB70     		strb	r3, [r7, #3]
 717:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_DENT);
 2514              		.loc 1 717 30
 2515 000c 7B68     		ldr	r3, [r7, #4]
 2516 000e 1433     		adds	r3, r3, #20
 2517 0010 1B68     		ldr	r3, [r3]
 2518 0012 7A68     		ldr	r2, [r7, #4]
 2519 0014 1432     		adds	r2, r2, #20
 2520 0016 23F08003 		bic	r3, r3, #128
 2521 001a 1360     		str	r3, [r2]
 718:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_DENT & dmacmd);
 2522              		.loc 1 718 30
 2523 001c 7B68     		ldr	r3, [r7, #4]
 2524 001e 1433     		adds	r3, r3, #20
 2525 0020 1A68     		ldr	r2, [r3]
 2526              		.loc 1 718 50
 2527 0022 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2528 0024 03F08003 		and	r3, r3, #128
 2529              		.loc 1 718 30
 2530 0028 7968     		ldr	r1, [r7, #4]
 2531 002a 1431     		adds	r1, r1, #20
 2532 002c 1343     		orrs	r3, r3, r2
 2533 002e 0B60     		str	r3, [r1]
 719:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2534              		.loc 1 719 1
 2535 0030 00BF     		nop
 2536 0032 0C37     		adds	r7, r7, #12
 2537              		.cfi_def_cfa_offset 4
 2538 0034 BD46     		mov	sp, r7
 2539              		.cfi_def_cfa_register 13
 2540              		@ sp needed
 2541 0036 80BC     		pop	{r7}
 2542              		.cfi_restore 7
 2543              		.cfi_def_cfa_offset 0
 2544 0038 7047     		bx	lr
 2545              		.cfi_endproc
 2546              	.LFE159:
 2548              		.section	.text.usart_flag_get,"ax",%progbits
 2549              		.align	1
 2550              		.global	usart_flag_get
 2551              		.syntax unified
 2552              		.thumb
 2553              		.thumb_func
 2554              		.fpu softvfp
 2556              	usart_flag_get:
 2557              	.LFB160:
 720:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 721:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 722:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      get flag in STAT0/STAT1 register
 723:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 724:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 725:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 726:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_CTS: CTS change flag
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag 
 728:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_TBE: transmit data buffer empty 
 729:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_TC: transmission complete 
 730:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty 
 731:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_IDLE: IDLE frame detected flag 
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_ORERR: overrun error 
 733:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_NERR: noise error flag 
 734:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_FERR: frame error flag 
 735:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_PERR: parity error flag 
 736:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_BSY: busy flag 
 737:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_EB: end of block flag 
 738:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_RT: receiver timeout flag 
 739:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 740:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     FlagStatus: SET or RESET
 741:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 742:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)
 743:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2558              		.loc 1 743 1
 2559              		.cfi_startproc
 2560              		@ args = 0, pretend = 0, frame = 8
 2561              		@ frame_needed = 1, uses_anonymous_args = 0
 2562              		@ link register save eliminated.
 2563 0000 80B4     		push	{r7}
 2564              		.cfi_def_cfa_offset 4
 2565              		.cfi_offset 7, -4
 2566 0002 83B0     		sub	sp, sp, #12
 2567              		.cfi_def_cfa_offset 16
 2568 0004 00AF     		add	r7, sp, #0
 2569              		.cfi_def_cfa_register 7
 2570 0006 7860     		str	r0, [r7, #4]
 2571 0008 0B46     		mov	r3, r1
 2572 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 744:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     if(RESET != (USART_REG_VAL(usart_periph, flag) & BIT(USART_BIT_POS(flag)))){
 2573              		.loc 1 744 18
 2574 000c 7B88     		ldrh	r3, [r7, #2]
 2575 000e 9B09     		lsrs	r3, r3, #6
 2576 0010 9BB2     		uxth	r3, r3
 2577 0012 1A46     		mov	r2, r3
 2578 0014 7B68     		ldr	r3, [r7, #4]
 2579 0016 1344     		add	r3, r3, r2
 2580 0018 1A68     		ldr	r2, [r3]
 2581              		.loc 1 744 54
 2582 001a 7B88     		ldrh	r3, [r7, #2]
 2583 001c 03F01F03 		and	r3, r3, #31
 2584              		.loc 1 744 14
 2585 0020 22FA03F3 		lsr	r3, r2, r3
 2586 0024 03F00103 		and	r3, r3, #1
 2587              		.loc 1 744 7
 2588 0028 002B     		cmp	r3, #0
 2589 002a 01D0     		beq	.L77
 745:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         return SET;
 2590              		.loc 1 745 16
 2591 002c 0123     		movs	r3, #1
 2592 002e 00E0     		b	.L78
 2593              	.L77:
 746:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }else{
 747:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         return RESET;
 2594              		.loc 1 747 16
 2595 0030 0023     		movs	r3, #0
 2596              	.L78:
 748:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }
 749:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2597              		.loc 1 749 1
 2598 0032 1846     		mov	r0, r3
 2599 0034 0C37     		adds	r7, r7, #12
 2600              		.cfi_def_cfa_offset 4
 2601 0036 BD46     		mov	sp, r7
 2602              		.cfi_def_cfa_register 13
 2603              		@ sp needed
 2604 0038 80BC     		pop	{r7}
 2605              		.cfi_restore 7
 2606              		.cfi_def_cfa_offset 0
 2607 003a 7047     		bx	lr
 2608              		.cfi_endproc
 2609              	.LFE160:
 2611              		.section	.text.usart_flag_clear,"ax",%progbits
 2612              		.align	1
 2613              		.global	usart_flag_clear
 2614              		.syntax unified
 2615              		.thumb
 2616              		.thumb_func
 2617              		.fpu softvfp
 2619              	usart_flag_clear:
 2620              	.LFB161:
 750:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 751:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 752:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      clear flag in STAT0/STAT1 register
 753:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 754:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 755:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 756:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_CTS: CTS change flag
 757:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag
 758:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_TC: transmission complete
 759:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty
 760:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_EB: end of block flag
 761:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_RT: receiver timeout flag
 762:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 763:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 764:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 765:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_flag_clear(uint32_t usart_periph, usart_flag_enum flag)
 766:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2621              		.loc 1 766 1
 2622              		.cfi_startproc
 2623              		@ args = 0, pretend = 0, frame = 8
 2624              		@ frame_needed = 1, uses_anonymous_args = 0
 2625              		@ link register save eliminated.
 2626 0000 80B4     		push	{r7}
 2627              		.cfi_def_cfa_offset 4
 2628              		.cfi_offset 7, -4
 2629 0002 83B0     		sub	sp, sp, #12
 2630              		.cfi_def_cfa_offset 16
 2631 0004 00AF     		add	r7, sp, #0
 2632              		.cfi_def_cfa_register 7
 2633 0006 7860     		str	r0, [r7, #4]
 2634 0008 0B46     		mov	r3, r1
 2635 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 767:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_REG_VAL(usart_periph, flag) = ~BIT(USART_BIT_POS(flag));
 2636              		.loc 1 767 42
 2637 000c 7B88     		ldrh	r3, [r7, #2]
 2638 000e 03F01F03 		and	r3, r3, #31
 2639 0012 0122     		movs	r2, #1
 2640 0014 02FA03F3 		lsl	r3, r2, r3
 2641              		.loc 1 767 5
 2642 0018 7A88     		ldrh	r2, [r7, #2]
 2643 001a 9209     		lsrs	r2, r2, #6
 2644 001c 92B2     		uxth	r2, r2
 2645 001e 1146     		mov	r1, r2
 2646 0020 7A68     		ldr	r2, [r7, #4]
 2647 0022 0A44     		add	r2, r2, r1
 2648              		.loc 1 767 41
 2649 0024 DB43     		mvns	r3, r3
 2650              		.loc 1 767 39
 2651 0026 1360     		str	r3, [r2]
 768:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2652              		.loc 1 768 1
 2653 0028 00BF     		nop
 2654 002a 0C37     		adds	r7, r7, #12
 2655              		.cfi_def_cfa_offset 4
 2656 002c BD46     		mov	sp, r7
 2657              		.cfi_def_cfa_register 13
 2658              		@ sp needed
 2659 002e 80BC     		pop	{r7}
 2660              		.cfi_restore 7
 2661              		.cfi_def_cfa_offset 0
 2662 0030 7047     		bx	lr
 2663              		.cfi_endproc
 2664              	.LFE161:
 2666              		.section	.text.usart_interrupt_enable,"ax",%progbits
 2667              		.align	1
 2668              		.global	usart_interrupt_enable
 2669              		.syntax unified
 2670              		.thumb
 2671              		.thumb_func
 2672              		.fpu softvfp
 2674              	usart_interrupt_enable:
 2675              	.LFB162:
 769:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 770:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 771:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable USART interrupt
 772:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 773:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  interrupt: USART interrupts, refer to usart_interrupt_enum
 774:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 775:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 776:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 777:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
 778:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 779:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 780:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 781:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_ERR: error interrupt
 782:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 783:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_RT: interrupt enable bit of receive timeout event
 784:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_EB: interrupt enable bit of end of block event
 785:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 786:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 787:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 788:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_interrupt_enable(uint32_t usart_periph, usart_interrupt_enum interrupt)
 789:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2676              		.loc 1 789 1
 2677              		.cfi_startproc
 2678              		@ args = 0, pretend = 0, frame = 8
 2679              		@ frame_needed = 1, uses_anonymous_args = 0
 2680              		@ link register save eliminated.
 2681 0000 80B4     		push	{r7}
 2682              		.cfi_def_cfa_offset 4
 2683              		.cfi_offset 7, -4
 2684 0002 83B0     		sub	sp, sp, #12
 2685              		.cfi_def_cfa_offset 16
 2686 0004 00AF     		add	r7, sp, #0
 2687              		.cfi_def_cfa_register 7
 2688 0006 7860     		str	r0, [r7, #4]
 2689 0008 0B46     		mov	r3, r1
 2690 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 790:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_REG_VAL(usart_periph, interrupt) |= BIT(USART_BIT_POS(interrupt));
 2691              		.loc 1 790 44
 2692 000c 7B88     		ldrh	r3, [r7, #2]
 2693 000e 9B09     		lsrs	r3, r3, #6
 2694 0010 9BB2     		uxth	r3, r3
 2695 0012 1A46     		mov	r2, r3
 2696 0014 7B68     		ldr	r3, [r7, #4]
 2697 0016 1344     		add	r3, r3, r2
 2698 0018 1A68     		ldr	r2, [r3]
 2699              		.loc 1 790 47
 2700 001a 7B88     		ldrh	r3, [r7, #2]
 2701 001c 03F01F03 		and	r3, r3, #31
 2702 0020 0121     		movs	r1, #1
 2703 0022 01FA03F3 		lsl	r3, r1, r3
 2704              		.loc 1 790 44
 2705 0026 7988     		ldrh	r1, [r7, #2]
 2706 0028 8909     		lsrs	r1, r1, #6
 2707 002a 89B2     		uxth	r1, r1
 2708 002c 0846     		mov	r0, r1
 2709 002e 7968     		ldr	r1, [r7, #4]
 2710 0030 0144     		add	r1, r1, r0
 2711 0032 1343     		orrs	r3, r3, r2
 2712 0034 0B60     		str	r3, [r1]
 791:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2713              		.loc 1 791 1
 2714 0036 00BF     		nop
 2715 0038 0C37     		adds	r7, r7, #12
 2716              		.cfi_def_cfa_offset 4
 2717 003a BD46     		mov	sp, r7
 2718              		.cfi_def_cfa_register 13
 2719              		@ sp needed
 2720 003c 80BC     		pop	{r7}
 2721              		.cfi_restore 7
 2722              		.cfi_def_cfa_offset 0
 2723 003e 7047     		bx	lr
 2724              		.cfi_endproc
 2725              	.LFE162:
 2727              		.section	.text.usart_interrupt_disable,"ax",%progbits
 2728              		.align	1
 2729              		.global	usart_interrupt_disable
 2730              		.syntax unified
 2731              		.thumb
 2732              		.thumb_func
 2733              		.fpu softvfp
 2735              	usart_interrupt_disable:
 2736              	.LFB163:
 792:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 793:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 794:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable USART interrupt
 795:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 796:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  interrupt: USART interrupts, refer to usart_interrupt_enum
 797:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 798:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 799:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 800:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
 801:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 802:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 803:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 804:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_ERR: error interrupt
 805:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 806:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_RT: interrupt enable bit of receive timeout event
 807:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_EB: interrupt enable bit of end of block event
 808:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 809:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 810:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 811:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_interrupt_disable(uint32_t usart_periph, usart_interrupt_enum interrupt)
 812:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2737              		.loc 1 812 1
 2738              		.cfi_startproc
 2739              		@ args = 0, pretend = 0, frame = 8
 2740              		@ frame_needed = 1, uses_anonymous_args = 0
 2741              		@ link register save eliminated.
 2742 0000 80B4     		push	{r7}
 2743              		.cfi_def_cfa_offset 4
 2744              		.cfi_offset 7, -4
 2745 0002 83B0     		sub	sp, sp, #12
 2746              		.cfi_def_cfa_offset 16
 2747 0004 00AF     		add	r7, sp, #0
 2748              		.cfi_def_cfa_register 7
 2749 0006 7860     		str	r0, [r7, #4]
 2750 0008 0B46     		mov	r3, r1
 2751 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 813:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_REG_VAL(usart_periph, interrupt) &= ~BIT(USART_BIT_POS(interrupt));
 2752              		.loc 1 813 44
 2753 000c 7B88     		ldrh	r3, [r7, #2]
 2754 000e 9B09     		lsrs	r3, r3, #6
 2755 0010 9BB2     		uxth	r3, r3
 2756 0012 1A46     		mov	r2, r3
 2757 0014 7B68     		ldr	r3, [r7, #4]
 2758 0016 1344     		add	r3, r3, r2
 2759 0018 1A68     		ldr	r2, [r3]
 2760              		.loc 1 813 48
 2761 001a 7B88     		ldrh	r3, [r7, #2]
 2762 001c 03F01F03 		and	r3, r3, #31
 2763 0020 0121     		movs	r1, #1
 2764 0022 01FA03F3 		lsl	r3, r1, r3
 2765              		.loc 1 813 47
 2766 0026 DB43     		mvns	r3, r3
 2767              		.loc 1 813 44
 2768 0028 7988     		ldrh	r1, [r7, #2]
 2769 002a 8909     		lsrs	r1, r1, #6
 2770 002c 89B2     		uxth	r1, r1
 2771 002e 0846     		mov	r0, r1
 2772 0030 7968     		ldr	r1, [r7, #4]
 2773 0032 0144     		add	r1, r1, r0
 2774 0034 1340     		ands	r3, r3, r2
 2775 0036 0B60     		str	r3, [r1]
 814:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2776              		.loc 1 814 1
 2777 0038 00BF     		nop
 2778 003a 0C37     		adds	r7, r7, #12
 2779              		.cfi_def_cfa_offset 4
 2780 003c BD46     		mov	sp, r7
 2781              		.cfi_def_cfa_register 13
 2782              		@ sp needed
 2783 003e 80BC     		pop	{r7}
 2784              		.cfi_restore 7
 2785              		.cfi_def_cfa_offset 0
 2786 0040 7047     		bx	lr
 2787              		.cfi_endproc
 2788              	.LFE163:
 2790              		.section	.text.usart_interrupt_flag_get,"ax",%progbits
 2791              		.align	1
 2792              		.global	usart_interrupt_flag_get
 2793              		.syntax unified
 2794              		.thumb
 2795              		.thumb_func
 2796              		.fpu softvfp
 2798              	usart_interrupt_flag_get:
 2799              	.LFB164:
 815:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 816:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 817:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      get USART interrupt and flag status
 818:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 819:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  int_flag: USART interrupt flags, refer to usart_interrupt_flag_enum
 820:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 821:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_PERR: parity error interrupt and flag
 822:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_TBE: transmitter buffer empty interrupt and flag
 823:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete interrupt and flag
 824:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty interrupt and flag
 825:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_RBNE_ORERR: read data buffer not empty interrupt and overrun error
 826:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_IDLE: IDLE line detected interrupt and flag
 827:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected interrupt and flag
 828:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS interrupt and flag
 829:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_ERR_ORERR: error interrupt and overrun error
 830:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_ERR_NERR: error interrupt and noise error flag
 831:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_ERR_FERR: error interrupt and frame error flag
 832:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_EB: interrupt enable bit of end of block event and flag
 833:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_RT: interrupt enable bit of receive timeout event and flag
 834:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 835:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     FlagStatus: SET or RESET
 836:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 837:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** FlagStatus usart_interrupt_flag_get(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
 838:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2800              		.loc 1 838 1
 2801              		.cfi_startproc
 2802              		@ args = 0, pretend = 0, frame = 16
 2803              		@ frame_needed = 1, uses_anonymous_args = 0
 2804              		@ link register save eliminated.
 2805 0000 80B4     		push	{r7}
 2806              		.cfi_def_cfa_offset 4
 2807              		.cfi_offset 7, -4
 2808 0002 85B0     		sub	sp, sp, #20
 2809              		.cfi_def_cfa_offset 24
 2810 0004 00AF     		add	r7, sp, #0
 2811              		.cfi_def_cfa_register 7
 2812 0006 7860     		str	r0, [r7, #4]
 2813 0008 3960     		str	r1, [r7]
 839:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     uint32_t intenable = 0U, flagstatus = 0U;
 2814              		.loc 1 839 14
 2815 000a 0023     		movs	r3, #0
 2816 000c FB60     		str	r3, [r7, #12]
 2817              		.loc 1 839 30
 2818 000e 0023     		movs	r3, #0
 2819 0010 BB60     		str	r3, [r7, #8]
 840:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* get the interrupt enable bit status */
 841:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     intenable = (USART_REG_VAL(usart_periph, int_flag) & BIT(USART_BIT_POS(int_flag)));
 2820              		.loc 1 841 18
 2821 0012 3B68     		ldr	r3, [r7]
 2822 0014 9B09     		lsrs	r3, r3, #6
 2823 0016 C3F30902 		ubfx	r2, r3, #0, #10
 2824 001a 7B68     		ldr	r3, [r7, #4]
 2825 001c 1344     		add	r3, r3, r2
 2826 001e 1A68     		ldr	r2, [r3]
 2827              		.loc 1 841 58
 2828 0020 3B68     		ldr	r3, [r7]
 2829 0022 03F01F03 		and	r3, r3, #31
 2830 0026 0121     		movs	r1, #1
 2831 0028 01FA03F3 		lsl	r3, r1, r3
 2832              		.loc 1 841 15
 2833 002c 1340     		ands	r3, r3, r2
 2834 002e FB60     		str	r3, [r7, #12]
 842:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* get the corresponding flag bit status */
 843:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     flagstatus = (USART_REG_VAL2(usart_periph, int_flag) & BIT(USART_BIT_POS2(int_flag)));
 2835              		.loc 1 843 19
 2836 0030 3B68     		ldr	r3, [r7]
 2837 0032 9A0D     		lsrs	r2, r3, #22
 2838 0034 7B68     		ldr	r3, [r7, #4]
 2839 0036 1344     		add	r3, r3, r2
 2840 0038 1A68     		ldr	r2, [r3]
 2841              		.loc 1 843 60
 2842 003a 3B68     		ldr	r3, [r7]
 2843 003c 1B0C     		lsrs	r3, r3, #16
 2844 003e 03F01F03 		and	r3, r3, #31
 2845 0042 0121     		movs	r1, #1
 2846 0044 01FA03F3 		lsl	r3, r1, r3
 2847              		.loc 1 843 16
 2848 0048 1340     		ands	r3, r3, r2
 2849 004a BB60     		str	r3, [r7, #8]
 844:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 845:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     if((0U != flagstatus) && (0U != intenable)){
 2850              		.loc 1 845 7
 2851 004c BB68     		ldr	r3, [r7, #8]
 2852 004e 002B     		cmp	r3, #0
 2853 0050 04D0     		beq	.L83
 2854              		.loc 1 845 27 discriminator 1
 2855 0052 FB68     		ldr	r3, [r7, #12]
 2856 0054 002B     		cmp	r3, #0
 2857 0056 01D0     		beq	.L83
 846:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         return SET;
 2858              		.loc 1 846 16
 2859 0058 0123     		movs	r3, #1
 2860 005a 00E0     		b	.L84
 2861              	.L83:
 847:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }else{
 848:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         return RESET; 
 2862              		.loc 1 848 16
 2863 005c 0023     		movs	r3, #0
 2864              	.L84:
 849:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }
 850:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2865              		.loc 1 850 1
 2866 005e 1846     		mov	r0, r3
 2867 0060 1437     		adds	r7, r7, #20
 2868              		.cfi_def_cfa_offset 4
 2869 0062 BD46     		mov	sp, r7
 2870              		.cfi_def_cfa_register 13
 2871              		@ sp needed
 2872 0064 80BC     		pop	{r7}
 2873              		.cfi_restore 7
 2874              		.cfi_def_cfa_offset 0
 2875 0066 7047     		bx	lr
 2876              		.cfi_endproc
 2877              	.LFE164:
 2879              		.section	.text.usart_interrupt_flag_clear,"ax",%progbits
 2880              		.align	1
 2881              		.global	usart_interrupt_flag_clear
 2882              		.syntax unified
 2883              		.thumb
 2884              		.thumb_func
 2885              		.fpu softvfp
 2887              	usart_interrupt_flag_clear:
 2888              	.LFB165:
 851:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 852:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 853:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      clear USART interrupt flag in STAT0/STAT1 register
 854:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 855:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  int_flag: USART interrupt flags, refer to usart_interrupt_flag_enum
 856:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 857:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS change flag
 858:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected flag
 859:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete
 860:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty
 861:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_EB: end of block flag
 862:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_RT: receiver timeout flag
 863:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 864:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 865:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 866:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_interrupt_flag_clear(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
 867:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 2889              		.loc 1 867 1
 2890              		.cfi_startproc
 2891              		@ args = 0, pretend = 0, frame = 8
 2892              		@ frame_needed = 1, uses_anonymous_args = 0
 2893              		@ link register save eliminated.
 2894 0000 80B4     		push	{r7}
 2895              		.cfi_def_cfa_offset 4
 2896              		.cfi_offset 7, -4
 2897 0002 83B0     		sub	sp, sp, #12
 2898              		.cfi_def_cfa_offset 16
 2899 0004 00AF     		add	r7, sp, #0
 2900              		.cfi_def_cfa_register 7
 2901 0006 7860     		str	r0, [r7, #4]
 2902 0008 3960     		str	r1, [r7]
 868:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_REG_VAL2(usart_periph, int_flag) = ~BIT(USART_BIT_POS2(int_flag));
 2903              		.loc 1 868 47
 2904 000a 3B68     		ldr	r3, [r7]
 2905 000c 1B0C     		lsrs	r3, r3, #16
 2906 000e 03F01F03 		and	r3, r3, #31
 2907 0012 0122     		movs	r2, #1
 2908 0014 02FA03F3 		lsl	r3, r2, r3
 2909              		.loc 1 868 5
 2910 0018 3A68     		ldr	r2, [r7]
 2911 001a 910D     		lsrs	r1, r2, #22
 2912 001c 7A68     		ldr	r2, [r7, #4]
 2913 001e 0A44     		add	r2, r2, r1
 2914              		.loc 1 868 46
 2915 0020 DB43     		mvns	r3, r3
 2916              		.loc 1 868 44
 2917 0022 1360     		str	r3, [r2]
 869:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 2918              		.loc 1 869 1
 2919 0024 00BF     		nop
 2920 0026 0C37     		adds	r7, r7, #12
 2921              		.cfi_def_cfa_offset 4
 2922 0028 BD46     		mov	sp, r7
 2923              		.cfi_def_cfa_register 13
 2924              		@ sp needed
 2925 002a 80BC     		pop	{r7}
 2926              		.cfi_restore 7
 2927              		.cfi_def_cfa_offset 0
 2928 002c 7047     		bx	lr
 2929              		.cfi_endproc
 2930              	.LFE165:
 2932              		.text
 2933              	.Letext0:
 2934              		.file 2 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 2935              		.file 3 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 2936              		.file 4 "../Firmware/CMSIS/core_cm4.h"
 2937              		.file 5 "../Firmware/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 2938              		.file 6 "../Firmware/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 2939              		.file 7 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 2940              		.file 8 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_usart.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_usart.c
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:16     .text.usart_deinit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:24     .text.usart_deinit:00000000 usart_deinit
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:135    .text.usart_deinit:000000b0 $d
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:144    .text.usart_baudrate_set:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:151    .text.usart_baudrate_set:00000000 usart_baudrate_set
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:295    .text.usart_baudrate_set:000000cc $d
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:304    .text.usart_parity_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:311    .text.usart_parity_config:00000000 usart_parity_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:360    .text.usart_word_length_set:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:367    .text.usart_word_length_set:00000000 usart_word_length_set
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:416    .text.usart_stop_bit_set:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:423    .text.usart_stop_bit_set:00000000 usart_stop_bit_set
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:472    .text.usart_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:479    .text.usart_enable:00000000 usart_enable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:517    .text.usart_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:524    .text.usart_disable:00000000 usart_disable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:562    .text.usart_transmit_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:569    .text.usart_transmit_config:00000000 usart_transmit_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:620    .text.usart_receive_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:627    .text.usart_receive_config:00000000 usart_receive_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:678    .text.usart_data_first_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:685    .text.usart_data_first_config:00000000 usart_data_first_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:734    .text.usart_invert_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:741    .text.usart_invert_config:00000000 usart_invert_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:766    .text.usart_invert_config:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:772    .text.usart_invert_config:00000030 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:858    .text.usart_receiver_timeout_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:865    .text.usart_receiver_timeout_enable:00000000 usart_receiver_timeout_enable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:903    .text.usart_receiver_timeout_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:910    .text.usart_receiver_timeout_disable:00000000 usart_receiver_timeout_disable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:948    .text.usart_receiver_timeout_threshold_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:955    .text.usart_receiver_timeout_threshold_config:00000000 usart_receiver_timeout_threshold_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1004   .text.usart_data_transmit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1011   .text.usart_data_transmit:00000000 usart_data_transmit
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1052   .text.usart_data_receive:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1059   .text.usart_data_receive:00000000 usart_data_receive
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1097   .text.usart_address_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1104   .text.usart_address_config:00000000 usart_address_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1156   .text.usart_mute_mode_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1163   .text.usart_mute_mode_enable:00000000 usart_mute_mode_enable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1201   .text.usart_mute_mode_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1208   .text.usart_mute_mode_disable:00000000 usart_mute_mode_disable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1246   .text.usart_mute_mode_wakeup_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1253   .text.usart_mute_mode_wakeup_config:00000000 usart_mute_mode_wakeup_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1302   .text.usart_lin_mode_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1309   .text.usart_lin_mode_enable:00000000 usart_lin_mode_enable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1347   .text.usart_lin_mode_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1354   .text.usart_lin_mode_disable:00000000 usart_lin_mode_disable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1392   .text.usart_lin_break_detection_length_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1399   .text.usart_lin_break_detection_length_config:00000000 usart_lin_break_detection_length_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1450   .text.usart_send_break:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1457   .text.usart_send_break:00000000 usart_send_break
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1495   .text.usart_halfduplex_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1502   .text.usart_halfduplex_enable:00000000 usart_halfduplex_enable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1540   .text.usart_halfduplex_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1547   .text.usart_halfduplex_disable:00000000 usart_halfduplex_disable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1585   .text.usart_synchronous_clock_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1592   .text.usart_synchronous_clock_enable:00000000 usart_synchronous_clock_enable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1630   .text.usart_synchronous_clock_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1637   .text.usart_synchronous_clock_disable:00000000 usart_synchronous_clock_disable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1675   .text.usart_synchronous_clock_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1682   .text.usart_synchronous_clock_config:00000000 usart_synchronous_clock_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1745   .text.usart_guard_time_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1752   .text.usart_guard_time_config:00000000 usart_guard_time_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1807   .text.usart_smartcard_mode_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1814   .text.usart_smartcard_mode_enable:00000000 usart_smartcard_mode_enable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1852   .text.usart_smartcard_mode_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1859   .text.usart_smartcard_mode_disable:00000000 usart_smartcard_mode_disable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1897   .text.usart_smartcard_mode_nack_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1904   .text.usart_smartcard_mode_nack_enable:00000000 usart_smartcard_mode_nack_enable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1942   .text.usart_smartcard_mode_nack_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1949   .text.usart_smartcard_mode_nack_disable:00000000 usart_smartcard_mode_nack_disable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1987   .text.usart_smartcard_autoretry_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:1994   .text.usart_smartcard_autoretry_config:00000000 usart_smartcard_autoretry_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2049   .text.usart_block_length_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2056   .text.usart_block_length_config:00000000 usart_block_length_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2109   .text.usart_irda_mode_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2116   .text.usart_irda_mode_enable:00000000 usart_irda_mode_enable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2154   .text.usart_irda_mode_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2161   .text.usart_irda_mode_disable:00000000 usart_irda_mode_disable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2199   .text.usart_prescaler_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2206   .text.usart_prescaler_config:00000000 usart_prescaler_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2257   .text.usart_irda_lowpower_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2264   .text.usart_irda_lowpower_config:00000000 usart_irda_lowpower_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2315   .text.usart_hardware_flow_rts_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2322   .text.usart_hardware_flow_rts_config:00000000 usart_hardware_flow_rts_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2373   .text.usart_hardware_flow_cts_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2380   .text.usart_hardware_flow_cts_config:00000000 usart_hardware_flow_cts_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2431   .text.usart_dma_receive_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2438   .text.usart_dma_receive_config:00000000 usart_dma_receive_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2490   .text.usart_dma_transmit_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2497   .text.usart_dma_transmit_config:00000000 usart_dma_transmit_config
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2549   .text.usart_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2556   .text.usart_flag_get:00000000 usart_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2612   .text.usart_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2619   .text.usart_flag_clear:00000000 usart_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2667   .text.usart_interrupt_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2674   .text.usart_interrupt_enable:00000000 usart_interrupt_enable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2728   .text.usart_interrupt_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2735   .text.usart_interrupt_disable:00000000 usart_interrupt_disable
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2791   .text.usart_interrupt_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2798   .text.usart_interrupt_flag_get:00000000 usart_interrupt_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2880   .text.usart_interrupt_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc75WFS.s:2887   .text.usart_interrupt_flag_clear:00000000 usart_interrupt_flag_clear
                           .group:00000000 wm4.0.0b2cbd0a579afdcbc37120f4ceb86892
                           .group:00000000 wm4.gd32f30x.h.39.a203e36f89dbb1753b66e1e665732b11
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.6f0a9ac4bbc7fecc10f22e6a71f29e52
                           .group:00000000 wm4.system_gd32f30x.h.38.120525a84dcd3d76a4734e6bcde7b49c
                           .group:00000000 wm4.gd32f30x.h.294.5e6753de52124d3e3ab34f8aafd628cc
                           .group:00000000 wm4.gd32f30x_rcu.h.41.eb7011467c51e1274d4ea5dfbe3b7403
                           .group:00000000 wm4.gd32f30x_adc.h.36.124b47377c29d63ea85a6515ff99e7d0
                           .group:00000000 wm4.gd32f30x_can.h.36.85eb2b9bdffce148e9f2cf53e35a47f8
                           .group:00000000 wm4.gd32f30x_crc.h.36.3e50e7397bf79ecca0d280169ab2b7e1
                           .group:00000000 wm4.gd32f30x_ctc.h.36.42aeab0e42f8a7b6cc58608cdc08a712
                           .group:00000000 wm4.gd32f30x_dac.h.36.f867e713911fc6770d5f38223b88a122
                           .group:00000000 wm4.gd32f30x_dbg.h.36.4d3777753862ded915f1f9e71f4c290a
                           .group:00000000 wm4.gd32f30x_dma.h.36.00aa3536820feed4ebeab0c0060e7723
                           .group:00000000 wm4.gd32f30x_exti.h.36.64affc4e75ae7f53393e90b0bfc38f38
                           .group:00000000 wm4.gd32f30x_fmc.h.37.17b3f65aacec1755989aca30031b6a7c
                           .group:00000000 wm4.gd32f30x_fwdgt.h.36.1e7c1bfe259ede52150f5b1c58591a95
                           .group:00000000 wm4.gd32f30x_gpio.h.36.faffc48a681d1163918cf519d3cc7454
                           .group:00000000 wm4.gd32f30x_i2c.h.36.5765e4fd7e67145781f52c3602fdf526
                           .group:00000000 wm4.gd32f30x_pmu.h.37.9dd0def5d1159a6e20d49fadc0da3d91
                           .group:00000000 wm4.gd32f30x_bkp.h.36.74dcfa31c344ae6ddc6f3a850e1b1f1c
                           .group:00000000 wm4.gd32f30x_rtc.h.37.6e2dc4b1c1143d8443b19d8b8578e187
                           .group:00000000 wm4.gd32f30x_sdio.h.36.6dde0ac1ffebc8ac87750ca48ebf5355
                           .group:00000000 wm4.gd32f30x_spi.h.36.761dbcfdf151612384a2a7e1dfbd70a2
                           .group:00000000 wm4.gd32f30x_timer.h.36.aa3a076608594e31d0be360d6248cd0c
                           .group:00000000 wm4.gd32f30x_wwdgt.h.37.074fc90df4806e0bcba242ad61cb154f
                           .group:00000000 wm4.gd32f30x_misc.h.36.ca5ec56efc9d42fdcdbc33fa419c4320
                           .group:00000000 wm4.gd32f30x_enet.h.36.7f39b2eaaae239e349e809a8bdf838ed
                           .group:00000000 wm4.gd32f30x_exmc.h.36.6a5eb51a45aba96edb0f318836bccfc7
                           .group:00000000 wm4.gd32f30x_usart.h.41.2cc6eb26b33057c154520c7eb7408e4d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
