#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May  1 11:58:16 2023
# Process ID: 98000
# Current directory: C:/Users/penta/Documents/BikeRadar/ADCBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2640 C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.xpr
# Log file: C:/Users/penta/Documents/BikeRadar/ADCBoard/vivado.log
# Journal file: C:/Users/penta/Documents/BikeRadar/ADCBoard\vivado.jou
# Running On: Penta0308-E402N, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 2, Host memory: 8446 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/digilent-vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/BikeRadar/ADCBoard/OpenHBMC-master/OpenHBMC'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1243.531 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:module_ref:smplctlr:1.0 - smplctlr_0
Adding component instance block -- xilinx.com:module_ref:regcont:1.0 - regcont_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:module_ref:fifovidmix:1.0 - fifovidmix_0
Adding component instance block -- xilinx.com:module_ref:regcont:1.0 - regcont_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_48M
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_192M
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_adc_fclk_ibuf
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_adc_dclk
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_adcsample_divd_n
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_selectio_0_bitslip
Adding component instance block -- OVGN:user:OpenHBMC:2.0 - OpenHBMC_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_hdmi
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_adc_fclk_bufg
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:module_ref:axivfifo:1.0 - axivfifo_0
Adding component instance block -- xilinx.com:module_ref:i2ccont:1.0 - i2ccont_0
Successfully read diagram <design_1> from block design file <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1243.531 ; gain = 0.000
create_bd_cell -type module -reference i2c_to_spi i2c_to_spi_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/digilent-vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/BikeRadar/ADCBoard/OpenHBMC-master/OpenHBMC'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {128} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells dist_mem_gen_0]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins i2c_to_spi_0/buf_aa]
connect_bd_net [get_bd_pins blk_mem_gen_0/addrb] [get_bd_pins i2c_to_spi_0/buf_ab]
connect_bd_net [get_bd_pins i2c_to_spi_0/buf_cea] [get_bd_pins blk_mem_gen_0/ena]
connect_bd_net [get_bd_pins i2c_to_spi_0/buf_ceb] [get_bd_pins blk_mem_gen_0/enb]
connect_bd_net [get_bd_pins i2c_to_spi_0/buf_wea] [get_bd_pins blk_mem_gen_0/wea]
connect_bd_net [get_bd_pins i2c_to_spi_0/buf_web] [get_bd_pins blk_mem_gen_0/web]
connect_bd_net [get_bd_pins i2c_to_spi_0/buf_dai] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins i2c_to_spi_0/buf_dbi] [get_bd_pins blk_mem_gen_0/dinb]
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins i2c_to_spi_0/buf_dbo]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins i2c_to_spi_0/buf_dao]
regenerate_bd_layout
group_bd_cells i2c_to_spi [get_bd_cells blk_mem_gen_0] [get_bd_cells i2c_to_spi_0]
regenerate_bd_layout
update_module_reference design_1_i2c_to_spi_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/digilent-vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/BikeRadar/ADCBoard/OpenHBMC-master/OpenHBMC'.
Upgrading 'C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_i2c_to_spi_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'XRESET'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'areset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_i2c_to_spi_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_i2c_to_spi_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1336.750 ; gain = 2.809
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.CLOCK_SEL {4}] [get_bd_cells i2c_to_spi/i2c_to_spi_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz/clk_out_192M_i] [get_bd_pins i2c_to_spi/i2c_to_spi_0/clk]
connect_bd_net [get_bd_pins i2c_to_spi/i2c_to_spi_0/areset] [get_bd_pins rst_clk_wiz_192M/peripheral_reset]
startgroup
make_bd_pins_external  [get_bd_pins i2c_to_spi/i2c_to_spi_0/SS_N_MASTER] [get_bd_pins i2c_to_spi/i2c_to_spi_0/MOSI_MASTER] [get_bd_pins i2c_to_spi/i2c_to_spi_0/SCLK_MASTER] [get_bd_pins i2c_to_spi/i2c_to_spi_0/MISO_MASTER]
endgroup
connect_bd_net [get_bd_ports HDMI_IIC_scl] [get_bd_pins i2c_to_spi/i2c_to_spi_0/scl_in]
update_module_reference design_1_i2c_to_spi_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/digilent-vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/BikeRadar/ADCBoard/OpenHBMC-master/OpenHBMC'.
Upgrading 'C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_i2c_to_spi_0_0 to use current project options
WARNING: [IP_Flow 19-4704] Upgraded port 'sda' inout differs from original direction in
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_i2c_to_spi_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_i2c_to_spi_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1354.434 ; gain = 17.203
update_module_reference design_1_i2c_to_spi_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/digilent-vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/BikeRadar/ADCBoard/OpenHBMC-master/OpenHBMC'.
Upgrading 'C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_i2c_to_spi_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'scl_in'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sda'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'scl'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sda_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sda_oL'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_i2c_to_spi_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'scl_in' is not found on the upgraded version of the cell '/i2c_to_spi/i2c_to_spi_0'. Its connection to the net 'HDMI_IIC_scl_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_i2c_to_spi_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.562 ; gain = 2.129
update_module_reference design_1_i2ccont_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'write_strobe' has a dependency on the module local parameter or undefined parameter 'STATE_WRITE'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/digilent-vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/BikeRadar/ADCBoard/OpenHBMC-master/OpenHBMC'.
Upgrading 'C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_i2ccont_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sda'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sda_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sda_oL'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_i2ccont_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'sda' is not found on the upgraded version of the cell '/i2ccont_0'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_i2ccont_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1369.762 ; gain = 13.199
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
delete_bd_objs [get_bd_cells util_ds_buf_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:selectio_wiz:5.1 selectio_wiz_1
endgroup
delete_bd_objs [get_bd_cells selectio_wiz_1]
update_module_reference design_1_i2ccont_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'write_strobe' has a dependency on the module local parameter or undefined parameter 'STATE_WRITE'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/digilent-vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/BikeRadar/ADCBoard/OpenHBMC-master/OpenHBMC'.
Upgrading 'C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_i2ccont_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sda_i'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sda_oL'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sda'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sdachain_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sdachain_oL'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_i2ccont_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_i2ccont_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1392.277 ; gain = 6.957
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_ports HDMI_IIC_sda] [get_bd_pins i2ccont_0/sda]
startgroup
connect_bd_net [get_bd_pins i2c_to_spi/i2c_to_spi_0/sda_oL] [get_bd_pins i2ccont_0/sdachain_oL]
endgroup
connect_bd_net [get_bd_pins i2c_to_spi/i2c_to_spi_0/sda_i] [get_bd_pins i2ccont_0/sdachain_i]
connect_bd_net [get_bd_ports HDMI_IIC_scl] [get_bd_pins i2c_to_spi/i2c_to_spi_0/scl]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.I2C_SLAVE_ADDR {0x54}] [get_bd_cells i2c_to_spi/i2c_to_spi_0]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property name SS_N_MASTER [get_bd_ports SS_N_MASTER_0]
set_property name MOSI_MASTER [get_bd_ports MOSI_MASTER_0]
set_property name SCLK_MASTER [get_bd_ports SCLK_MASTER_0]
set_property name SPI_MISO_MASTER [get_bd_ports MISO_MASTER_0]
set_property name SPI_SS_N_MASTER [get_bd_ports SS_N_MASTER]
set_property name SPI_MOSI_MASTER [get_bd_ports MOSI_MASTER]
set_property name SPI_SCLK_MASTER [get_bd_ports SCLK_MASTER]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 2
clk_domain: design_1_util_ds_buf_0_1_IBUF_OUT, clk_domain_1: design_1_util_ds_buf_0_1_IBUF_OUT, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
/OpenHBMC_0 list of all memory ranges in Address Editor: 0x00800000
/OpenHBMC_0 max memory range in Address Editor: 0x00800000
Configuring /OpenHBMC_0 AXI address size: 23
WARNING: [BD 41-2180] Resetting the memory initialization file of </i2c_to_spi/blk_mem_gen_0> to default.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /OpenHBMC_0/S_AXI(0) and /axivfifo_0/M_AXI(1)
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 72000000 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/adcsample_divd_0/regcont_0/i_01
/adcsample_divd_0/regcont_0/i_02
/adcsample_divd_0/regcont_0/i_03
/adcsample_divd_0/regcont_0/i_04
/adcsample_divd_0/regcont_0/i_05
/adcsample_divd_0/regcont_0/i_06
/adcsample_divd_0/regcont_0/i_07
/adcsample_mix_0/regcont_0/i_01
/adcsample_mix_0/regcont_0/i_02
/adcsample_mix_0/regcont_0/i_03
/adcsample_mix_0/regcont_0/i_04
/adcsample_mix_0/regcont_0/i_05
/adcsample_mix_0/regcont_0/i_06
/adcsample_mix_0/regcont_0/i_07
/i2ccont_0/i_reg_01
/i2ccont_0/i_reg_02

Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2ccont_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2c_to_spi/i2c_to_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2c_to_spi/blk_mem_gen_0 .
Exporting to file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May  1 12:54:50 2023] Launched design_1_i2ccont_0_0_synth_1, design_1_blk_mem_gen_0_0_synth_1, design_1_i2c_to_spi_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_i2ccont_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/design_1_i2ccont_0_0_synth_1/runme.log
design_1_blk_mem_gen_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
design_1_i2c_to_spi_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/design_1_i2c_to_spi_0_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/runme.log
[Mon May  1 12:54:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1615.949 ; gain = 205.605
reset_run design_1_i2c_to_spi_0_0_synth_1
reset_run impl_1
update_module_reference design_1_i2c_to_spi_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/digilent-vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/BikeRadar/ADCBoard/OpenHBMC-master/OpenHBMC'.
Upgrading 'C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_i2c_to_spi_0_0 to use current project options
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1636.004 ; gain = 15.902
launch_runs impl_1 -jobs 2
clk_domain: design_1_util_ds_buf_0_1_IBUF_OUT, clk_domain_1: design_1_util_ds_buf_0_1_IBUF_OUT, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
/OpenHBMC_0 list of all memory ranges in Address Editor: 0x00800000
/OpenHBMC_0 max memory range in Address Editor: 0x00800000
Configuring /OpenHBMC_0 AXI address size: 23
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /OpenHBMC_0/S_AXI(0) and /axivfifo_0/M_AXI(1)
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 72000000 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/adcsample_divd_0/regcont_0/i_01
/adcsample_divd_0/regcont_0/i_02
/adcsample_divd_0/regcont_0/i_03
/adcsample_divd_0/regcont_0/i_04
/adcsample_divd_0/regcont_0/i_05
/adcsample_divd_0/regcont_0/i_06
/adcsample_divd_0/regcont_0/i_07
/adcsample_mix_0/regcont_0/i_01
/adcsample_mix_0/regcont_0/i_02
/adcsample_mix_0/regcont_0/i_03
/adcsample_mix_0/regcont_0/i_04
/adcsample_mix_0/regcont_0/i_05
/adcsample_mix_0/regcont_0/i_06
/adcsample_mix_0/regcont_0/i_07
/i2ccont_0/i_reg_01
/i2ccont_0/i_reg_02

Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2c_to_spi/i2c_to_spi_0 .
Exporting to file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May  1 13:04:34 2023] Launched design_1_i2c_to_spi_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_i2c_to_spi_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/design_1_i2c_to_spi_0_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/runme.log
[Mon May  1 13:04:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 1636.004 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7s15csga225-2
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1737.645 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.842 . Memory (MB): peak = 2342.898 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.844 . Memory (MB): peak = 2342.898 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2342.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 56 instances
  RAM64M => RAM64M (RAMD64E(x4)): 72 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2411.848 ; gain = 775.844
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2413.000 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/design_1_wrapper.dcp
update_module_reference design_1_i2ccont_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'write_strobe' has a dependency on the module local parameter or undefined parameter 'STATE_WRITE'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/digilent-vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/BikeRadar/ADCBoard/OpenHBMC-master/OpenHBMC'.
Upgrading 'C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd'
delete_fileset: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2731.621 ; gain = 8.641
delete_ip_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2731.621 ; gain = 8.641
INFO: [IP_Flow 19-3420] Updated design_1_i2ccont_0_0 to use current project options
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2736.965 ; gain = 13.984
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2736.965 ; gain = 13.984
launch_runs impl_1 -jobs 2
clk_domain: design_1_util_ds_buf_0_1_IBUF_OUT, clk_domain_1: design_1_util_ds_buf_0_1_IBUF_OUT, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
/OpenHBMC_0 list of all memory ranges in Address Editor: 0x00800000
/OpenHBMC_0 max memory range in Address Editor: 0x00800000
Configuring /OpenHBMC_0 AXI address size: 23
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /OpenHBMC_0/S_AXI(0) and /axivfifo_0/M_AXI(1)
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 72000000 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/adcsample_divd_0/regcont_0/i_01
/adcsample_divd_0/regcont_0/i_02
/adcsample_divd_0/regcont_0/i_03
/adcsample_divd_0/regcont_0/i_04
/adcsample_divd_0/regcont_0/i_05
/adcsample_divd_0/regcont_0/i_06
/adcsample_divd_0/regcont_0/i_07
/adcsample_mix_0/regcont_0/i_01
/adcsample_mix_0/regcont_0/i_02
/adcsample_mix_0/regcont_0/i_03
/adcsample_mix_0/regcont_0/i_04
/adcsample_mix_0/regcont_0/i_05
/adcsample_mix_0/regcont_0/i_06
/adcsample_mix_0/regcont_0/i_07
/i2ccont_0/i_reg_01
/i2ccont_0/i_reg_02

Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2ccont_0 .
Exporting to file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May  1 13:15:22 2023] Launched design_1_i2ccont_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_i2ccont_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/design_1_i2ccont_0_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/runme.log
[Mon May  1 13:15:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2736.965 ; gain = 0.000
regenerate_bd_layout
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 2742.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.861 . Memory (MB): peak = 2742.578 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.863 . Memory (MB): peak = 2742.578 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2742.578 ; gain = 5.613
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
startgroup
create_interface SPI
set_property interface SPI [get_ports [list  {SPI_SS_N_MASTER[4]} {SPI_SS_N_MASTER[3]} {SPI_SS_N_MASTER[2]} {SPI_SS_N_MASTER[1]} {SPI_SS_N_MASTER[0]}]]
set_property interface SPI [get_ports [list  SPI_MISO_MASTER SPI_MOSI_MASTER SPI_SCLK_MASTER]]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports [list {SPI_SS_N_MASTER[4]} {SPI_SS_N_MASTER[3]} {SPI_SS_N_MASTER[2]} {SPI_SS_N_MASTER[1]} {SPI_SS_N_MASTER[0]} SPI_MISO_MASTER SPI_MOSI_MASTER SPI_SCLK_MASTER]]
set_property OFFCHIP_TERM NONE [get_ports [list {SPI_SS_N_MASTER[4]} {SPI_SS_N_MASTER[3]} {SPI_SS_N_MASTER[2]} {SPI_SS_N_MASTER[1]} {SPI_SS_N_MASTER[0]}]]
place_ports SPI_MISO_MASTER M13
place_ports SPI_MOSI_MASTER M14
place_ports SPI_SCLK_MASTER M15
place_ports {SPI_SS_N_MASTER[4]} K15 {SPI_SS_N_MASTER[2]} L15 {SPI_SS_N_MASTER[3]} K14
place_ports {SPI_SS_N_MASTER[0]} L14
place_ports {SPI_SS_N_MASTER[1]} L13
save_constraints
set_property OFFCHIP_TERM NONE [get_ports [list SPI_MOSI_MASTER]]
set_property OFFCHIP_TERM NONE [get_ports [list SPI_SCLK_MASTER]]
save_constraints -force
startgroup
create_interface ADC
set_property interface ADC [get_interfaces { ADC_DCLK_54576 ADC_FCLK_54576}]
set_property interface ADC [get_ports [list  {ADC_D_p[3]} {ADC_D_p[2]} {ADC_D_p[1]} {ADC_D_p[0]} {ADC_D_n[3]} {ADC_D_n[2]} {ADC_D_n[1]} {ADC_D_n[0]}]]
endgroup
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 2
[Mon May  1 20:33:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
close_design
open_bd_design {C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd}
copy_bd_objs /  [get_bd_ports {SPI_MISO_MASTER}]
set_property name PLL_MUXIN [get_bd_ports SPI_MISO_MASTER1]
copy_bd_objs /  [get_bd_ports {PLL_MUXIN}]
delete_bd_objs [get_bd_ports PLL_MUXIN1]
create_bd_port -dir O PLL_RAMPDIR
copy_bd_objs /  [get_bd_ports {PLL_RAMPDIR}]
set_property name PLL_RAMPCLK [get_bd_ports PLL_RAMPDIR1]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
copy_bd_objs /  [get_bd_ports {PLL_RAMPDIR}]
set_property name PA_EN [get_bd_ports PLL_RAMPDIR1]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
copy_bd_objs /  [get_bd_ports {PLL_RAMPDIR}]
set_property name ADC_RESET [get_bd_ports PLL_RAMPDIR1]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_ports ADC_RESET] [get_bd_pins rst_clk_wiz_192M/peripheral_reset]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {util_ds_buf_adc_fclk_ibuf}]
set_property -dict [list CONFIG.C_BUF_TYPE {OBUFDS}] [get_bd_cells util_ds_buf_adc_fclk_ibuf1]
set_property name util_ds_buf_adc_rclk_obuf [get_bd_cells util_ds_buf_adc_fclk_ibuf1]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins util_ds_buf_adc_rclk_obuf/CLK_OUT_D3]
endgroup
set_property name ADC_RCLK [get_bd_intf_ports CLK_OUT_D3_0]
disconnect_bd_net /util_ds_buf_0_IBUF_OUT [get_bd_pins clk_wiz/clk_in1]
startgroup
set_property -dict [list CONFIG.PRIM_SOURCE {Differential_clock_capable_pin}] [get_bd_cells clk_wiz]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT6_USED {true} CONFIG.CLK_OUT6_PORT {clk_out_48M_ADC} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {48} CONFIG.CLKOUT6_DRIVES {No_buffer} CONFIG.MMCM_CLKOUT5_DIVIDE {24} CONFIG.NUM_OUT_CLKS {6} CONFIG.CLKOUT6_JITTER {159.308}] [get_bd_cells clk_wiz]
endgroup
connect_bd_net [get_bd_pins clk_wiz/clk_out_48M_ADC] [get_bd_pins util_ds_buf_adc_rclk_obuf/OBUF_IN]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins clk_wiz/CLK_IN1_D]
endgroup
set_property name CLK_48M [get_bd_intf_ports CLK_IN1_D_0]
regenerate_bd_layout
set_property name rst_clk_wiz_adc_fclk [get_bd_cells rst_clk_wiz_48M]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
set_property name xlconstant_1_0 [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_ports PLL_RAMPCLK] [get_bd_pins xlconstant_1_0/dout]
connect_bd_net [get_bd_ports PLL_RAMPDIR] [get_bd_pins xlconstant_1_0/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property name xlconstant_1_1 [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_ports PA_EN] [get_bd_pins xlconstant_1_1/dout]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
set_property -dict [list CONFIG.CLKOUT5_DRIVES {No_buffer}] [get_bd_cells clk_wiz]
endgroup
startgroup
set_property -dict [list CONFIG.CLK_OUT5_PORT {clk_out_19M2} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {19.2} CONFIG.MMCM_CLKOUT4_DIVIDE {60} CONFIG.CLKOUT5_JITTER {187.189}] [get_bd_cells clk_wiz]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 2
/OpenHBMC_0 list of all memory ranges in Address Editor: 0x00800000
/OpenHBMC_0 max memory range in Address Editor: 0x00800000
Configuring /OpenHBMC_0 AXI address size: 23
/OpenHBMC_0 list of all memory ranges in Address Editor: 0x00800000
/OpenHBMC_0 max memory range in Address Editor: 0x00800000
Configuring /OpenHBMC_0 AXI address size: 23
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /OpenHBMC_0/S_AXI(0) and /axivfifo_0/M_AXI(1)
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 72000000 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/adcsample_divd_0/regcont_0/i_01
/adcsample_divd_0/regcont_0/i_02
/adcsample_divd_0/regcont_0/i_03
/adcsample_divd_0/regcont_0/i_04
/adcsample_divd_0/regcont_0/i_05
/adcsample_divd_0/regcont_0/i_06
/adcsample_divd_0/regcont_0/i_07
/adcsample_mix_0/regcont_0/i_01
/adcsample_mix_0/regcont_0/i_02
/adcsample_mix_0/regcont_0/i_03
/adcsample_mix_0/regcont_0/i_04
/adcsample_mix_0/regcont_0/i_05
/adcsample_mix_0/regcont_0/i_06
/adcsample_mix_0/regcont_0/i_07
/i2ccont_0/i_reg_01
/i2ccont_0/i_reg_02

Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_adc_rclk_obuf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1_1 .
Exporting to file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May  1 20:49:28 2023] Launched design_1_clk_wiz_0_0_synth_1, design_1_util_ds_buf_adc_fclk_ibuf_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_util_ds_buf_adc_fclk_ibuf_0_synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/design_1_util_ds_buf_adc_fclk_ibuf_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/runme.log
[Mon May  1 20:49:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3109.465 ; gain = 0.000
connect_bd_net [get_bd_pins i2ccont_0/o_reg_01] [get_bd_pins i2ccont_0/i_reg_01]
connect_bd_net [get_bd_pins i2ccont_0/o_reg_02] [get_bd_pins i2ccont_0/i_reg_02]
regenerate_bd_layout
copy_bd_objs adcsample_mix_0  [get_bd_cells {xlconstant_1_0}]
connect_bd_net [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout] [get_bd_pins adcsample_mix_0/regcont_0/i_01]
connect_bd_net [get_bd_pins adcsample_mix_0/regcont_0/i_02] [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_mix_0/regcont_0/i_03] [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_mix_0/regcont_0/i_04] [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_mix_0/regcont_0/i_05] [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_mix_0/regcont_0/i_06] [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_mix_0/regcont_0/i_07] [get_bd_pins adcsample_mix_0/xlconstant_1_0/dout]
regenerate_bd_layout -hierarchy [get_bd_cells adcsample_mix_0]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
copy_bd_objs adcsample_divd_0  [get_bd_cells {xlconstant_1_0}]
connect_bd_net [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout] [get_bd_pins adcsample_divd_0/regcont_0/i_01]
connect_bd_net [get_bd_pins adcsample_divd_0/regcont_0/i_02] [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_divd_0/regcont_0/i_03] [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_divd_0/regcont_0/i_04] [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_divd_0/regcont_0/i_05] [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_divd_0/regcont_0/i_06] [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout]
connect_bd_net [get_bd_pins adcsample_divd_0/regcont_0/i_07] [get_bd_pins adcsample_divd_0/xlconstant_1_0/dout]
regenerate_bd_layout -hierarchy [get_bd_cells adcsample_divd_0]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s15csga225-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/design_1_OpenHBMC_0_1.dcp' for cell 'design_1_i/OpenHBMC_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axivfifo_0_0/design_1_axivfifo_0_0.dcp' for cell 'design_1_i/axivfifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_i2ccont_0_0/design_1_i2ccont_0_0.dcp' for cell 'design_1_i/i2ccont_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.dcp' for cell 'design_1_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0.dcp' for cell 'design_1_i/rst_clk_wiz_192M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/rst_clk_wiz_adc_fclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.dcp' for cell 'design_1_i/rst_clk_wiz_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.dcp' for cell 'design_1_i/selectio_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.dcp' for cell 'design_1_i/util_ds_buf_adc_dclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_adc_fclk_0/design_1_util_ds_buf_adc_fclk_0.dcp' for cell 'design_1_i/util_ds_buf_adc_fclk_bufg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1.dcp' for cell 'design_1_i/util_ds_buf_adc_fclk_ibuf'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_adc_fclk_ibuf_0/design_1_util_ds_buf_adc_fclk_ibuf_0.dcp' for cell 'design_1_i/util_ds_buf_adc_rclk_obuf'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_0/design_1_axis_clock_converter_0_0.dcp' for cell 'design_1_i/adcsample_divd_0/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0.dcp' for cell 'design_1_i/adcsample_divd_0/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_regcont_0_0/design_1_regcont_0_0.dcp' for cell 'design_1_i/adcsample_divd_0/regcont_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_smplctlr_0_1/design_1_smplctlr_0_1.dcp' for cell 'design_1_i/adcsample_divd_0/smplctlr_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_3.dcp' for cell 'design_1_i/adcsample_mix_0/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_3/design_1_axis_subset_converter_0_3.dcp' for cell 'design_1_i/adcsample_mix_0/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_fifovidmix_0_0/design_1_fifovidmix_0_0.dcp' for cell 'design_1_i/adcsample_mix_0/fifovidmix_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_regcont_0_1/design_1_regcont_0_1.dcp' for cell 'design_1_i/adcsample_mix_0/regcont_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/i2c_to_spi/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_i2c_to_spi_0_0/design_1_i2c_to_spi_0_0.dcp' for cell 'design_1_i/i2c_to_spi/i2c_to_spi_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 3109.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_adc_rclk_obuf/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_adc_fclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_adc_fclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/rst_clk_wiz_adc_fclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/rst_clk_wiz_adc_fclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_192M/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_192M/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0.xdc] for cell 'design_1_i/rst_clk_wiz_192M/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0.xdc] for cell 'design_1_i/rst_clk_wiz_192M/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.xdc] for cell 'design_1_i/selectio_wiz_0/inst'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.xdc] for cell 'design_1_i/selectio_wiz_0/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_board.xdc] for cell 'design_1_i/util_ds_buf_adc_fclk_ibuf/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_board.xdc] for cell 'design_1_i/util_ds_buf_adc_fclk_ibuf/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_dclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_dclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/fifo_18b_36b_512w.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/fifo_18b_36b_512w.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_18b_72b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_72b_512w/fifo_18b_72b_512w.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/fifo_36b_18b_512w.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/fifo_36b_18b_512w.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_18b_18b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_18b_512w/fifo_18b_18b_512w.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_72b_18b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_72b_18b_512w/fifo_72b_18b_512w.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/constrs/OpenHBMC.xdc] for cell 'design_1_i/OpenHBMC_0/inst'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/constrs/OpenHBMC.xdc] for cell 'design_1_i/OpenHBMC_0/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_hdmi/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_hdmi/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/rst_clk_wiz_hdmi/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/rst_clk_wiz_hdmi/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_adc_fclk_0/design_1_util_ds_buf_adc_fclk_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_fclk_bufg/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_adc_fclk_0/design_1_util_ds_buf_adc_fclk_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_fclk_bufg/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_adc_fclk_ibuf_0/design_1_util_ds_buf_adc_fclk_ibuf_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_rclk_obuf/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_adc_fclk_ibuf_0/design_1_util_ds_buf_adc_fclk_ibuf_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_rclk_obuf/U0'
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc]
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc]
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/fifo_18b_36b_512w_clocks.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/fifo_18b_36b_512w_clocks.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_18b_72b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_72b_512w/fifo_18b_72b_512w_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/fifo_36b_18b_512w_clocks.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/fifo_36b_18b_512w_clocks.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_18b_18b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_18b_512w/fifo_18b_18b_512w_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_72b_18b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_72b_18b_512w/fifo_72b_18b_512w_clocks.xdc will not be read for any cell of this module.
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 28 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3109.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 159 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 56 instances
  RAM64M => RAM64M (RAMD64E(x4)): 88 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3109.465 ; gain = 0.000
set_property IOSTANDARD LVDS_25 [get_ports [list {ADC_RCLK_clk_p[0]}]]
set_property interface ADC [get_interfaces { ADC_DCLK_54576 ADC_FCLK_54576}]
set_property interface ADC [get_interfaces { peripheral_high_rst_63536}]
startgroup
create_interface PLL
set_property interface PLL [get_ports [list  {PLL_RAMPCLK[0]} {PLL_RAMPDIR[0]}]]
set_property interface PLL [get_ports [list  PLL_MUXIN]]
endgroup
startgroup
create_interface PA
set_property interface PA [get_ports [list  {PA_EN[0]}]]
endgroup
set_property interface ADC [get_interfaces { CLK_OUT_D3_15903}]
set_property IOSTANDARD LVCMOS18 [get_ports [list {ADC_RESET[0]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {ADC_RESET[0]}]]
ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_n[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  In   Bank: 14 Placed :
	Term: SPI_MISO_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

ERROR: [Place 30-372] Bank 14 has terminals with incompatible standards:
SioStd: LVCMOS33   VCCO = 3.3 Termination: 0  TermDir:  Out  Bank: 14 Drv: 12 Placed :
	Term: SPI_SS_N_MASTER[0]
	Term: SPI_SS_N_MASTER[1]
	Term: SPI_SS_N_MASTER[2]
	Term: SPI_SS_N_MASTER[3]
	Term: SPI_SS_N_MASTER[4]
	Term: SPI_MOSI_MASTER
	Term: SPI_SCLK_MASTER
SioStd: LVDS_25    VCCO = 2.5 Termination: 0  TermDir:  Out  RangeId: 1 Bank: 14 RC LVDS :
	Term: ADC_RCLK_clk_p[0]

INFO: [Common 17-14] Message 'Place 30-372' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
place_ports {SPI_SS_N_MASTER[4]} K2 {SPI_SS_N_MASTER[2]} J1 SPI_MISO_MASTER J2 {SPI_SS_N_MASTER[0]} J3 {SPI_SS_N_MASTER[3]} K1 {SPI_SS_N_MASTER[1]} J4 SPI_SCLK_MASTER H4 SPI_MOSI_MASTER H2
place_ports {ADC_RCLK_clk_p[0]} N12 {ADC_RCLK_clk_n[0]} P12
place_ports {ADC_RESET[0]} P11
save_constraints
set_property OFFCHIP_TERM NONE [get_ports [list {ADC_RESET[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {PLL_RAMPCLK[0]} {PLL_RAMPDIR[0]} PLL_MUXIN]]
set_property OFFCHIP_TERM NONE [get_ports [list {PLL_RAMPCLK[0]} {PLL_RAMPDIR[0]} PLL_MUXIN]]
place_ports PLL_MUXIN G4 {PLL_RAMPDIR[0]} E3 {PLL_RAMPCLK[0]} F1
place_ports {PLL_RAMPDIR[0]} E1
place_ports PLL_MUXIN F2
set_property IOSTANDARD LVCMOS25 [get_ports [list {PA_EN[0]}]]
place_ports {PA_EN[0]} N6
set_property IOSTANDARD LVDS_25 [get_ports [list CLK_48M_clk_p]]
place_ports CLK_48M_clk_n K13 CLK_48M_clk_p J12
place_ports CLK_48M_clk_n P15 CLK_48M_clk_p P14
save_constraints
place_ports {ADC_RESET[0]} N10
place_ports {ADC_RCLK_clk_p[0]} P10 {ADC_RCLK_clk_n[0]} P11
save_constraints
set_property OFFCHIP_TERM NONE [get_ports [list {PA_EN[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 2
INFO: [BD 41-1029] Generation completed for the IP Integrator block adcsample_mix_0/xlconstant_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adcsample_divd_0/xlconstant_1_0 .
Exporting to file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.361 . Memory (MB): peak = 3109.465 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon May  1 21:04:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3109.465 ; gain = 0.000
close_design
startgroup
set_property -dict [list CONFIG.CLKOUT6_USED {false} CONFIG.CLKOUT7_USED {false} CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {360} CONFIG.MMCM_CLKOUT5_DIVIDE {1} CONFIG.MMCM_CLKOUT6_DIVIDE {1} CONFIG.NUM_OUT_CLKS {5} CONFIG.CLKOUT7_JITTER {110.889} CONFIG.CLKOUT7_PHASE_ERROR {161.578}] [get_bd_cells clk_wiz]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT7_REQUESTED_OUT_FREQ' from '100.000' to '360' has been ignored for IP 'clk_wiz'
delete_bd_objs [get_bd_nets clk_wiz_clk_out_48M_ADC]
endgroup
delete_bd_objs [get_bd_intf_nets util_ds_buf_adc_rclk_obuf_CLK_OUT_D3] [get_bd_cells util_ds_buf_adc_rclk_obuf]
delete_bd_objs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 3109.465 ; gain = 0.000
delete_bd_objs [get_bd_intf_ports ADC_RCLK]
regenerate_bd_layout
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/design_1_wrapper.dcp
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
launch_runs impl_1 -jobs 2
/OpenHBMC_0 list of all memory ranges in Address Editor: 0x00800000
/OpenHBMC_0 max memory range in Address Editor: 0x00800000
Configuring /OpenHBMC_0 AXI address size: 23
/OpenHBMC_0 list of all memory ranges in Address Editor: 0x00800000
/OpenHBMC_0 max memory range in Address Editor: 0x00800000
Configuring /OpenHBMC_0 AXI address size: 23
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /OpenHBMC_0/S_AXI(0) and /axivfifo_0/M_AXI(1)
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 72000000 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
Exporting to file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May  1 21:29:55 2023] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/runme.log
[Mon May  1 21:29:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 3109.465 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s15csga225-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/design_1_OpenHBMC_0_1.dcp' for cell 'design_1_i/OpenHBMC_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axivfifo_0_0/design_1_axivfifo_0_0.dcp' for cell 'design_1_i/axivfifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_i2ccont_0_0/design_1_i2ccont_0_0.dcp' for cell 'design_1_i/i2ccont_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.dcp' for cell 'design_1_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0.dcp' for cell 'design_1_i/rst_clk_wiz_192M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/rst_clk_wiz_adc_fclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.dcp' for cell 'design_1_i/rst_clk_wiz_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.dcp' for cell 'design_1_i/selectio_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.dcp' for cell 'design_1_i/util_ds_buf_adc_dclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_adc_fclk_0/design_1_util_ds_buf_adc_fclk_0.dcp' for cell 'design_1_i/util_ds_buf_adc_fclk_bufg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1.dcp' for cell 'design_1_i/util_ds_buf_adc_fclk_ibuf'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_0/design_1_axis_clock_converter_0_0.dcp' for cell 'design_1_i/adcsample_divd_0/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0.dcp' for cell 'design_1_i/adcsample_divd_0/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_regcont_0_0/design_1_regcont_0_0.dcp' for cell 'design_1_i/adcsample_divd_0/regcont_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_smplctlr_0_1/design_1_smplctlr_0_1.dcp' for cell 'design_1_i/adcsample_divd_0/smplctlr_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_3.dcp' for cell 'design_1_i/adcsample_mix_0/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_3/design_1_axis_subset_converter_0_3.dcp' for cell 'design_1_i/adcsample_mix_0/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_fifovidmix_0_0/design_1_fifovidmix_0_0.dcp' for cell 'design_1_i/adcsample_mix_0/fifovidmix_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_regcont_0_1/design_1_regcont_0_1.dcp' for cell 'design_1_i/adcsample_mix_0/regcont_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/i2c_to_spi/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_i2c_to_spi_0_0/design_1_i2c_to_spi_0_0.dcp' for cell 'design_1_i/i2c_to_spi/i2c_to_spi_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 3109.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_adc_fclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_adc_fclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/rst_clk_wiz_adc_fclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/rst_clk_wiz_adc_fclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_192M/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_192M/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0.xdc] for cell 'design_1_i/rst_clk_wiz_192M/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0.xdc] for cell 'design_1_i/rst_clk_wiz_192M/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.xdc] for cell 'design_1_i/selectio_wiz_0/inst'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.xdc] for cell 'design_1_i/selectio_wiz_0/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_board.xdc] for cell 'design_1_i/util_ds_buf_adc_fclk_ibuf/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_board.xdc] for cell 'design_1_i/util_ds_buf_adc_fclk_ibuf/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_dclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_dclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/fifo_18b_36b_512w.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/fifo_18b_36b_512w.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_18b_72b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_72b_512w/fifo_18b_72b_512w.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/fifo_36b_18b_512w.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/fifo_36b_18b_512w.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_18b_18b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_18b_512w/fifo_18b_18b_512w.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_72b_18b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_72b_18b_512w/fifo_72b_18b_512w.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/constrs/OpenHBMC.xdc] for cell 'design_1_i/OpenHBMC_0/inst'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/constrs/OpenHBMC.xdc] for cell 'design_1_i/OpenHBMC_0/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_hdmi/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_hdmi/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/rst_clk_wiz_hdmi/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/rst_clk_wiz_hdmi/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_adc_fclk_0/design_1_util_ds_buf_adc_fclk_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_fclk_bufg/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_adc_fclk_0/design_1_util_ds_buf_adc_fclk_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_fclk_bufg/U0'
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'ADC_RCLK_clk_p[0]'. [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ADC_RCLK_clk_n[0]'. [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ADC_RCLK_clk_p[0]'. [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ADC_RCLK_clk_n[0]'. [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc]
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/fifo_18b_36b_512w_clocks.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/fifo_18b_36b_512w_clocks.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_18b_72b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_72b_512w/fifo_18b_72b_512w_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/fifo_36b_18b_512w_clocks.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/fifo_36b_18b_512w_clocks.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_18b_18b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_18b_512w/fifo_18b_18b_512w_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_72b_18b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_72b_18b_512w/fifo_72b_18b_512w_clocks.xdc will not be read for any cell of this module.
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 28 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3109.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 158 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 56 instances
  RAM64M => RAM64M (RAMD64E(x4)): 88 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3109.465 ; gain = 0.000
set_property interface ADC [get_interfaces { ADC_FCLK_54576 ADC_DCLK_54576}]
set_property name ADC_DCLK [get_interfaces ADC_DCLK_54576]
set_property name ADC_FCLK [get_interfaces ADC_FCLK_54576]
set_property name HDMI_TX [get_interfaces HDMI_TX_54576]
set_property name HyperBus_0 [get_interfaces HyperBus_0_54576]
place_ports CLK_48M_clk_p H1 CLK_48M_clk_n G1
save_constraints
place_ports reset G4
save_constraints
reset_run impl_1 -prev_step 
reset_run impl_1
launch_runs impl_1 -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 3109.465 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon May  1 21:43:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 3109.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3109.465 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3109.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3109.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 56 instances
  RAM64M => RAM64M (RAMD64E(x4)): 72 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3109.465 ; gain = 0.000
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3109.465 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/design_1_wrapper.dcp
update_module_reference design_1_i2ccont_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'write_strobe' has a dependency on the module local parameter or undefined parameter 'STATE_WRITE'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/digilent-vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/BikeRadar/ADCBoard/OpenHBMC-master/OpenHBMC'.
Upgrading 'C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_i2ccont_0_0 to use current project options
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
launch_runs impl_1 -jobs 2
/OpenHBMC_0 list of all memory ranges in Address Editor: 0x00800000
/OpenHBMC_0 max memory range in Address Editor: 0x00800000
Configuring /OpenHBMC_0 AXI address size: 23
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /OpenHBMC_0/S_AXI(0) and /axivfifo_0/M_AXI(1)
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 72000000 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2ccont_0 .
Exporting to file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May  1 21:50:38 2023] Launched design_1_i2ccont_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_i2ccont_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/design_1_i2ccont_0_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/runme.log
[Mon May  1 21:50:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 3435.465 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 2
[Mon May  1 22:00:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/runme.log
[Mon May  1 22:00:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 3435.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3435.750 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3435.750 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3435.750 ; gain = 0.285
open_report: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3435.750 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property interface ADC [get_ports [list  {ADC_DCLK_clk_p[0]} {ADC_DCLK_clk_n[0]}]]
set_property interface ADC [get_ports [list  {ADC_FCLK_clk_p[0]} {ADC_FCLK_clk_n[0]}]]
startgroup
delete_interface ADC_DCLK_54576
delete_interface ADC_FCLK_54576
endgroup
set_property interface ADC [get_ports [list  {ADC_RESET[0]}]]
report_clock_networks -name {network_1}
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3588.055 ; gain = 5.980
save_constraints
close_design
open_bd_design {C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
delete_bd_objs [get_bd_cells axis_data_fifo_0]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
regenerate_bd_layout
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 3588.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.881 . Memory (MB): peak = 3588.895 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.888 . Memory (MB): peak = 3588.895 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3588.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 56 instances
  RAM64M => RAM64M (RAMD64E(x4)): 72 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3588.895 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.180 . Memory (MB): peak = 3633.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3633.176 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3633.176 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3633.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 56 instances
  RAM64M => RAM64M (RAMD64E(x4)): 72 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3633.176 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
place_ports SPI_MISO_MASTER H3
place_ports {SPI_SS_N_MASTER[3]} J2
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {SPI_SS_N_MASTER[4]} K1
INFO: [Timing 38-35] Done setting XDC timing constraints.
save_constraints -force
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 2
/OpenHBMC_0 list of all memory ranges in Address Editor: 0x00800000
/OpenHBMC_0 max memory range in Address Editor: 0x00800000
Configuring /OpenHBMC_0 AXI address size: 23
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /OpenHBMC_0/S_AXI(0) and /axivfifo_0/M_AXI(1)
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 72000000 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
Exporting to file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Tue May  2 12:19:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3819.465 ; gain = 0.000
copy_bd_objs /  [get_bd_ports {PA_EN}]
set_property name LL_EN [get_bd_ports PA_EN1]
set_property name PLL_EN [get_bd_ports LL_EN]
connect_bd_net [get_bd_ports PLL_EN] [get_bd_pins xlconstant_1_1/dout]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
launch_runs impl_1 -jobs 2
/OpenHBMC_0 list of all memory ranges in Address Editor: 0x00800000
/OpenHBMC_0 max memory range in Address Editor: 0x00800000
Configuring /OpenHBMC_0 AXI address size: 23
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /OpenHBMC_0/S_AXI(0) and /axivfifo_0/M_AXI(1)
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 72000000 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Users\penta\Documents\BikeRadar\ADCBoard\ADCBoard.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_fb7fc8e9.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/sources_1/bd/design_1/ui/bd_9b2beda8.ui> 
Exporting to file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Tue May  2 12:43:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 3819.465 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 3819.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3819.465 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3819.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3819.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 56 instances
  RAM64M => RAM64M (RAMD64E(x4)): 72 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3819.465 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
place_ports {HyperBus_0_hb_dq[6]} E3
place_ports {HyperBus_0_hb_dq[3]} E2
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[3]} D2
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[4]} D1
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[2]} B1
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports HyperBus_0_hb_rwds B2
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[5]} B3
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[3]} C1
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[5]} D2
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports HyperBus_0_hb_rwds B3
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[5]} B2
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[0]} D2
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[7]} E2
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[1]} D3
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[7]} D4
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[6]} C4
INFO: [Timing 38-35] Done setting XDC timing constraints.
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 2
[Tue May  2 14:28:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/synth_1/runme.log
[Tue May  2 14:28:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
place_ports {HyperBus_0_hb_dq[6]} B4
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[7]} C4
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[1]} D4
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[0]} D3
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {HyperBus_0_hb_dq[4]} D2
INFO: [Timing 38-35] Done setting XDC timing constraints.
save_constraints -force
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3877.207 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s15csga225-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/design_1_OpenHBMC_0_1.dcp' for cell 'design_1_i/OpenHBMC_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axivfifo_0_0/design_1_axivfifo_0_0.dcp' for cell 'design_1_i/axivfifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_i2ccont_0_0/design_1_i2ccont_0_0.dcp' for cell 'design_1_i/i2ccont_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.dcp' for cell 'design_1_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0.dcp' for cell 'design_1_i/rst_clk_wiz_192M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/rst_clk_wiz_adc_fclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.dcp' for cell 'design_1_i/rst_clk_wiz_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.dcp' for cell 'design_1_i/selectio_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.dcp' for cell 'design_1_i/util_ds_buf_adc_dclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_adc_fclk_0/design_1_util_ds_buf_adc_fclk_0.dcp' for cell 'design_1_i/util_ds_buf_adc_fclk_bufg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1.dcp' for cell 'design_1_i/util_ds_buf_adc_fclk_ibuf'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axis_clock_converter_0_0/design_1_axis_clock_converter_0_0.dcp' for cell 'design_1_i/adcsample_divd_0/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0.dcp' for cell 'design_1_i/adcsample_divd_0/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_regcont_0_0/design_1_regcont_0_0.dcp' for cell 'design_1_i/adcsample_divd_0/regcont_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_smplctlr_0_1/design_1_smplctlr_0_1.dcp' for cell 'design_1_i/adcsample_divd_0/smplctlr_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_3.dcp' for cell 'design_1_i/adcsample_mix_0/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_3/design_1_axis_subset_converter_0_3.dcp' for cell 'design_1_i/adcsample_mix_0/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_fifovidmix_0_0/design_1_fifovidmix_0_0.dcp' for cell 'design_1_i/adcsample_mix_0/fifovidmix_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_regcont_0_1/design_1_regcont_0_1.dcp' for cell 'design_1_i/adcsample_mix_0/regcont_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/i2c_to_spi/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_i2c_to_spi_0_0/design_1_i2c_to_spi_0_0.dcp' for cell 'design_1_i/i2c_to_spi/i2c_to_spi_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 3877.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_adc_fclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_adc_fclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/rst_clk_wiz_adc_fclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/rst_clk_wiz_adc_fclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_192M/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_192M/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0.xdc] for cell 'design_1_i/rst_clk_wiz_192M/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_120M_0/design_1_rst_clk_wiz_0_120M_0.xdc] for cell 'design_1_i/rst_clk_wiz_192M/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.xdc] for cell 'design_1_i/selectio_wiz_0/inst'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.xdc] for cell 'design_1_i/selectio_wiz_0/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_board.xdc] for cell 'design_1_i/util_ds_buf_adc_fclk_ibuf/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_board.xdc] for cell 'design_1_i/util_ds_buf_adc_fclk_ibuf/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_dclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_dclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/fifo_18b_36b_512w.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/fifo_18b_36b_512w.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_18b_72b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_72b_512w/fifo_18b_72b_512w.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/fifo_36b_18b_512w.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/fifo_36b_18b_512w.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_18b_18b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_18b_512w/fifo_18b_18b_512w.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_72b_18b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_72b_18b_512w/fifo_72b_18b_512w.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/constrs/OpenHBMC.xdc] for cell 'design_1_i/OpenHBMC_0/inst'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/constrs/OpenHBMC.xdc] for cell 'design_1_i/OpenHBMC_0/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_hdmi/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_hdmi/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/rst_clk_wiz_hdmi/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/rst_clk_wiz_hdmi/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_adc_fclk_0/design_1_util_ds_buf_adc_fclk_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_fclk_bufg/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_adc_fclk_0/design_1_util_ds_buf_adc_fclk_0_board.xdc] for cell 'design_1_i/util_ds_buf_adc_fclk_bufg/U0'
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc]
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.srcs/constrs_1/new/design_1.xdc]
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/fifo_18b_36b_512w_clocks.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/fifo_18b_36b_512w_clocks.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_18b_72b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_72b_512w/fifo_18b_72b_512w_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/fifo_36b_18b_512w_clocks.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/fifo_36b_18b_512w_clocks.xdc] for cell 'design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_18b_18b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_18b_512w/fifo_18b_18b_512w_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_72b_18b_512w'. The XDC file c:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.gen/sources_1/bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_72b_18b_512w/fifo_72b_18b_512w_clocks.xdc will not be read for any cell of this module.
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/OpenHBMC_0/inst/hbmc_dfifo_inst/dFIFO_36b_18b_512w.fifo_36b_18b_512w_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/OpenHBMC_0/inst/hbmc_ufifo_inst/uFIFO_18b_36b_512w.fifo_18b_36b_512w_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 28 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3877.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 158 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 56 instances
  RAM64M => RAM64M (RAMD64E(x4)): 88 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3877.207 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list {PLL_EN[0]}]]
set_property OFFCHIP_TERM NONE [get_ports [list {PLL_EN[0]}]]
place_ports {PLL_EN[0]} L1
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.388 . Memory (MB): peak = 3877.207 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue May  2 17:58:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/ADCBoard/ADCBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3877.207 ; gain = 0.000
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 3877.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_adc_fclk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3877.207 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3877.207 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3877.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 56 instances
  RAM64M => RAM64M (RAMD64E(x4)): 72 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3877.207 ; gain = 0.000
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3877.207 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  3 15:11:11 2023...
