Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Apr 11 14:45:47 2023
| Host         : Lenovo-EF001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cronometru_timing_summary_routed.rpt -pb cronometru_timing_summary_routed.pb -rpx cronometru_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometru
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    27          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: ceas/counter_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ceas/counter_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: num_sec/carry_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.094        0.000                      0                   27        0.197        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.094        0.000                      0                   27        0.197        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 2.034ns (72.732%)  route 0.763ns (27.268%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    ceas/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.562    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  ceas/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    ceas/counter_reg[20]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 r  ceas/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.124    ceas/counter_reg[24]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[25]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    ceas/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 1.939ns (71.773%)  route 0.763ns (28.227%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    ceas/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.562    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  ceas/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    ceas/counter_reg[20]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.029 r  ceas/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.029    ceas/counter_reg[24]_i_1_n_5
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[26]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    ceas/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 1.923ns (71.605%)  route 0.763ns (28.395%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    ceas/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.562    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  ceas/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    ceas/counter_reg[20]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.013 r  ceas/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.013    ceas/counter_reg[24]_i_1_n_7
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[24]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    ceas/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.920ns (71.573%)  route 0.763ns (28.427%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    ceas/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.562    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.010 r  ceas/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.010    ceas/counter_reg[20]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[21]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    ceas/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 1.899ns (71.349%)  route 0.763ns (28.651%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    ceas/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.562    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.989 r  ceas/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.989    ceas/counter_reg[20]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[23]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    ceas/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  7.229    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 1.825ns (70.530%)  route 0.763ns (29.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    ceas/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.562    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.915 r  ceas/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.915    ceas/counter_reg[20]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[22]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    ceas/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 1.809ns (70.346%)  route 0.763ns (29.654%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    ceas/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.562    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.899 r  ceas/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.899    ceas/counter_reg[20]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[20]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    ceas/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.806ns (70.312%)  route 0.763ns (29.688%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    ceas/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.562    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.896 r  ceas/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.896    ceas/counter_reg[16]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    ceas/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.785ns (70.067%)  route 0.763ns (29.933%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    ceas/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.562    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.875 r  ceas/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.875    ceas/counter_reg[16]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[19]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    ceas/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 1.711ns (69.171%)  route 0.763ns (30.829%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    ceas/counter_reg_n_0_[1]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.562    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.801 r  ceas/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.801    ceas/counter_reg[16]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[18]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    ceas/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  7.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ceas/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.392ns (68.876%)  route 0.177ns (31.124%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ceas/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ceas/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.842    ceas/counter_reg_n_0_[12]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.093 r  ceas/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.093    ceas/counter_reg[16]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ceas/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ceas/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.403ns (69.466%)  route 0.177ns (30.534%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ceas/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ceas/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.842    ceas/counter_reg_n_0_[12]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.104 r  ceas/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.104    ceas/counter_reg[16]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ceas/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ceas/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.428ns (70.728%)  route 0.177ns (29.272%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ceas/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ceas/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.842    ceas/counter_reg_n_0_[12]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.129 r  ceas/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.129    ceas/counter_reg[16]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ceas/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ceas/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.428ns (70.728%)  route 0.177ns (29.272%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ceas/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ceas/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.842    ceas/counter_reg_n_0_[12]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.129 r  ceas/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.129    ceas/counter_reg[16]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ceas/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ceas/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.431ns (70.872%)  route 0.177ns (29.128%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ceas/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ceas/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.842    ceas/counter_reg_n_0_[12]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.132 r  ceas/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.132    ceas/counter_reg[20]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    ceas/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ceas/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.442ns (71.390%)  route 0.177ns (28.610%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ceas/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ceas/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.842    ceas/counter_reg_n_0_[12]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.143 r  ceas/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.143    ceas/counter_reg[20]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[22]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    ceas/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ceas/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.467ns (72.500%)  route 0.177ns (27.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ceas/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ceas/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.842    ceas/counter_reg_n_0_[12]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.168 r  ceas/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.168    ceas/counter_reg[20]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    ceas/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ceas/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.467ns (72.500%)  route 0.177ns (27.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ceas/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ceas/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.842    ceas/counter_reg_n_0_[12]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.168 r  ceas/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.168    ceas/counter_reg[20]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[23]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    ceas/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ceas/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.470ns (72.628%)  route 0.177ns (27.372%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ceas/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ceas/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.842    ceas/counter_reg_n_0_[12]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.117 r  ceas/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.117    ceas/counter_reg[20]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.171 r  ceas/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.171    ceas/counter_reg[24]_i_1_n_7
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    ceas/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ceas/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.481ns (73.085%)  route 0.177ns (26.915%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ceas/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ceas/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.842    ceas/counter_reg_n_0_[12]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.039 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.117 r  ceas/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.117    ceas/counter_reg[20]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.182 r  ceas/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.182    ceas/counter_reg[24]_i_1_n_5
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    ceas/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     ceas/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     ceas/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     ceas/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     ceas/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     ceas/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     ceas/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     ceas/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    ceas/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    ceas/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     ceas/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     ceas/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     ceas/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     ceas/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     ceas/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     ceas/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     ceas/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     ceas/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     ceas/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     ceas/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     ceas/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     ceas/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     ceas/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     ceas/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     ceas/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     ceas/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     ceas/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     ceas/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     ceas/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     ceas/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 afis/Seg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 4.168ns (54.490%)  route 3.481ns (45.510%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE                         0.000     0.000 r  afis/Seg_reg[6]/C
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  afis/Seg_reg[6]/Q
                         net (fo=1, routed)           3.481     3.900    Seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.749     7.649 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.649    Seg[6]
    T10                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afis/An_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.373ns  (logic 4.030ns (54.663%)  route 3.343ns (45.337%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDSE                         0.000     0.000 r  afis/An_reg[2]/C
    SLICE_X1Y102         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  afis/An_reg[2]/Q
                         net (fo=1, routed)           3.343     3.799    An_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.373 r  An_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.373    An[2]
    T9                                                                r  An[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afis/Seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.354ns  (logic 4.011ns (54.546%)  route 3.343ns (45.454%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE                         0.000     0.000 r  afis/Seg_reg[5]/C
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  afis/Seg_reg[5]/Q
                         net (fo=1, routed)           3.343     3.799    Seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.354 r  Seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.354    Seg[5]
    R10                                                               r  Seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afis/Seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 4.017ns (57.942%)  route 2.916ns (42.058%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE                         0.000     0.000 r  afis/Seg_reg[1]/C
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  afis/Seg_reg[1]/Q
                         net (fo=1, routed)           2.916     3.372    Seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.932 r  Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.932    Seg[1]
    T11                                                               r  Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afis/Seg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.647ns  (logic 3.990ns (60.020%)  route 2.657ns (39.980%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE                         0.000     0.000 r  afis/Seg_reg[2]/C
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  afis/Seg_reg[2]/Q
                         net (fo=1, routed)           2.657     3.113    Seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.647 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.647    Seg[2]
    P15                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afis/Seg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.272ns  (logic 4.144ns (66.076%)  route 2.128ns (33.924%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  afis/Seg_reg[3]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  afis/Seg_reg[3]/Q
                         net (fo=1, routed)           2.128     2.547    Seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725     6.272 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.272    Seg[3]
    K13                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            afis/Seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.164ns  (logic 1.880ns (30.495%)  route 4.284ns (69.505%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=37, routed)          2.292     3.772    afis/reset_IBUF
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.896 r  afis/An[3]_i_2/O
                         net (fo=5, routed)           1.025     4.921    num_sec/S_0[0]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     5.045 r  num_sec/Seg[6]_i_3/O
                         net (fo=7, routed)           0.966     6.012    num_sec/sel0[2]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.152     6.164 r  num_sec/Seg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.164    afis/D[6]
    SLICE_X1Y100         FDRE                                         r  afis/Seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            afis/Seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.137ns  (logic 1.852ns (30.173%)  route 4.285ns (69.827%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=37, routed)          2.292     3.772    afis/reset_IBUF
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.896 r  afis/An[3]_i_2/O
                         net (fo=5, routed)           1.025     4.921    num_sec/S_0[0]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     5.045 r  num_sec/Seg[6]_i_3/O
                         net (fo=7, routed)           0.967     6.013    num_sec/sel0[2]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.137 r  num_sec/Seg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.137    afis/D[5]
    SLICE_X1Y100         FDRE                                         r  afis/Seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            afis/Seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.136ns  (logic 1.852ns (30.178%)  route 4.284ns (69.822%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=37, routed)          2.292     3.772    afis/reset_IBUF
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.896 r  afis/An[3]_i_2/O
                         net (fo=5, routed)           1.025     4.921    num_sec/S_0[0]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     5.045 r  num_sec/Seg[6]_i_3/O
                         net (fo=7, routed)           0.966     6.012    num_sec/sel0[2]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.136 r  num_sec/Seg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.136    afis/D[1]
    SLICE_X1Y100         FDRE                                         r  afis/Seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afis/An_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.067ns  (logic 4.008ns (66.058%)  route 2.059ns (33.942%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDSE                         0.000     0.000 r  afis/An_reg[3]/C
    SLICE_X1Y102         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  afis/An_reg[3]/Q
                         net (fo=1, routed)           2.059     2.515    An_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     6.067 r  An_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.067    An[3]
    J14                                                               r  An[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_min/valoare_bin_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_min/valoare_bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.227ns (73.536%)  route 0.082ns (26.464%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  num_min/valoare_bin_reg[4]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  num_min/valoare_bin_reg[4]/Q
                         net (fo=9, routed)           0.082     0.210    num_min/valoare_bin_reg[4]
    SLICE_X3Y103         LUT6 (Prop_lut6_I4_O)        0.099     0.309 r  num_min/valoare_bin[5]_i_2__0/O
                         net (fo=1, routed)           0.000     0.309    num_min/valoare_bin[5]_i_2__0_n_0
    SLICE_X3Y103         FDRE                                         r  num_min/valoare_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_sec/valoare_bin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_sec/valoare_bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.611%)  route 0.131ns (41.389%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE                         0.000     0.000 r  num_sec/valoare_bin_reg[1]/C
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_sec/valoare_bin_reg[1]/Q
                         net (fo=10, routed)          0.131     0.272    num_sec/valoare_bin_reg_n_0_[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.045     0.317 r  num_sec/valoare_bin[5]_i_3__0/O
                         net (fo=1, routed)           0.000     0.317    num_sec/valoare_bin[5]_i_3__0_n_0
    SLICE_X2Y97          FDRE                                         r  num_sec/valoare_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afis/S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            afis/An_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.180%)  route 0.151ns (44.820%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  afis/S_reg[1]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  afis/S_reg[1]/Q
                         net (fo=6, routed)           0.151     0.292    afis/S_reg_n_0_[1]
    SLICE_X2Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.337 r  afis/An[1]_i_1/O
                         net (fo=1, routed)           0.000     0.337    afis/An[1]_i_1_n_0
    SLICE_X2Y102         FDSE                                         r  afis/An_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_sec/carry_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_sec/carry_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  num_sec/carry_out_reg/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_sec/carry_out_reg/Q
                         net (fo=7, routed)           0.180     0.321    num_sec/CLK
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.045     0.366 r  num_sec/carry_out_i_1/O
                         net (fo=1, routed)           0.000     0.366    num_sec/carry_out_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  num_sec/carry_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_min/valoare_bin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_min/valoare_bin_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE                         0.000     0.000 r  num_min/valoare_bin_reg[1]/C
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_min/valoare_bin_reg[1]/Q
                         net (fo=10, routed)          0.197     0.338    num_min/valoare_bin_reg[1]
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.042     0.380 r  num_min/valoare_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     0.380    num_min/valoare_bin[2]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  num_min/valoare_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_sec/valoare_bin_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_sec/valoare_bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE                         0.000     0.000 r  num_sec/valoare_bin_reg[3]/C
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  num_sec/valoare_bin_reg[3]/Q
                         net (fo=10, routed)          0.175     0.339    num_sec/valoare_bin_reg_n_0_[3]
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.043     0.382 r  num_sec/valoare_bin[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.382    num_sec/valoare_bin[4]_i_1__0_n_0
    SLICE_X2Y97          FDRE                                         r  num_sec/valoare_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_min/valoare_bin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_min/valoare_bin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE                         0.000     0.000 r  num_min/valoare_bin_reg[1]/C
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_min/valoare_bin_reg[1]/Q
                         net (fo=10, routed)          0.197     0.338    num_min/valoare_bin_reg[1]
    SLICE_X4Y103         LUT2 (Prop_lut2_I1_O)        0.045     0.383 r  num_min/valoare_bin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    num_min/p_0_in__1[1]
    SLICE_X4Y103         FDRE                                         r  num_min/valoare_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_min/valoare_bin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_min/valoare_bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.551%)  route 0.197ns (51.449%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE                         0.000     0.000 r  num_min/valoare_bin_reg[0]/C
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_min/valoare_bin_reg[0]/Q
                         net (fo=8, routed)           0.197     0.338    num_min/Q[0]
    SLICE_X3Y103         LUT4 (Prop_lut4_I1_O)        0.045     0.383 r  num_min/valoare_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     0.383    num_min/valoare_bin[3]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  num_min/valoare_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_sec/valoare_bin_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_sec/valoare_bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE                         0.000     0.000 r  num_sec/valoare_bin_reg[3]/C
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  num_sec/valoare_bin_reg[3]/Q
                         net (fo=10, routed)          0.175     0.339    num_sec/valoare_bin_reg_n_0_[3]
    SLICE_X2Y97          LUT4 (Prop_lut4_I3_O)        0.045     0.384 r  num_sec/valoare_bin[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.384    num_sec/valoare_bin[3]_i_1__0_n_0
    SLICE_X2Y97          FDRE                                         r  num_sec/valoare_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_min/valoare_bin_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_min/valoare_bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  num_min/valoare_bin_reg[3]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_min/valoare_bin_reg[3]/Q
                         net (fo=10, routed)          0.202     0.343    num_min/valoare_bin_reg[3]
    SLICE_X3Y103         LUT5 (Prop_lut5_I3_O)        0.042     0.385 r  num_min/valoare_bin[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    num_min/valoare_bin[4]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  num_min/valoare_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ceas/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.715ns  (logic 3.976ns (59.217%)  route 2.739ns (40.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.710     5.312    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  ceas/counter_reg[26]/Q
                         net (fo=9, routed)           2.739     8.507    clk_out_led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.027 r  clk_out_led_OBUF_inst/O
                         net (fo=0)                   0.000    12.027    clk_out_led
    H17                                                               r  clk_out_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ceas/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.362ns (63.339%)  route 0.789ns (36.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.518    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ceas/counter_reg[26]/Q
                         net (fo=9, routed)           0.789     2.448    clk_out_led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.669 r  clk_out_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.669    clk_out_led
    H17                                                               r  clk_out_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.249ns  (logic 1.480ns (45.536%)  route 1.770ns (54.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=37, routed)          1.770     3.249    ceas/reset_IBUF
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590     5.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.249ns  (logic 1.480ns (45.536%)  route 1.770ns (54.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=37, routed)          1.770     3.249    ceas/reset_IBUF
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590     5.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.249ns  (logic 1.480ns (45.536%)  route 1.770ns (54.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=37, routed)          1.770     3.249    ceas/reset_IBUF
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590     5.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  ceas/counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.195ns  (logic 1.480ns (46.313%)  route 1.715ns (53.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=37, routed)          1.715     3.195    ceas/reset_IBUF
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590     5.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.195ns  (logic 1.480ns (46.313%)  route 1.715ns (53.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=37, routed)          1.715     3.195    ceas/reset_IBUF
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590     5.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.195ns  (logic 1.480ns (46.313%)  route 1.715ns (53.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=37, routed)          1.715     3.195    ceas/reset_IBUF
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590     5.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.195ns  (logic 1.480ns (46.313%)  route 1.715ns (53.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=37, routed)          1.715     3.195    ceas/reset_IBUF
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590     5.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ceas/counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.062ns  (logic 1.480ns (48.324%)  route 1.582ns (51.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=37, routed)          1.582     3.062    ceas/reset_IBUF
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590     5.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.062ns  (logic 1.480ns (48.324%)  route 1.582ns (51.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=37, routed)          1.582     3.062    ceas/reset_IBUF
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590     5.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.062ns  (logic 1.480ns (48.324%)  route 1.582ns (51.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=37, routed)          1.582     3.062    ceas/reset_IBUF
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590     5.012    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ceas/counter_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.247ns (34.944%)  route 0.461ns (65.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=37, routed)          0.461     0.708    ceas/reset_IBUF
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.247ns (34.944%)  route 0.461ns (65.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=37, routed)          0.461     0.708    ceas/reset_IBUF
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.247ns (34.944%)  route 0.461ns (65.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=37, routed)          0.461     0.708    ceas/reset_IBUF
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.247ns (34.944%)  route 0.461ns (65.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=37, routed)          0.461     0.708    ceas/reset_IBUF
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  ceas/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.612%)  route 0.535ns (68.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=37, routed)          0.535     0.783    ceas/reset_IBUF
    SLICE_X0Y97          FDRE                                         r  ceas/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  ceas/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.612%)  route 0.535ns (68.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=37, routed)          0.535     0.783    ceas/reset_IBUF
    SLICE_X0Y97          FDRE                                         r  ceas/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  ceas/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.612%)  route 0.535ns (68.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=37, routed)          0.535     0.783    ceas/reset_IBUF
    SLICE_X0Y97          FDRE                                         r  ceas/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  ceas/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.612%)  route 0.535ns (68.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=37, routed)          0.535     0.783    ceas/reset_IBUF
    SLICE_X0Y97          FDRE                                         r  ceas/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  ceas/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.247ns (29.541%)  route 0.590ns (70.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=37, routed)          0.590     0.838    ceas/reset_IBUF
    SLICE_X0Y98          FDRE                                         r  ceas/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  ceas/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.247ns (29.541%)  route 0.590ns (70.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=37, routed)          0.590     0.838    ceas/reset_IBUF
    SLICE_X0Y98          FDRE                                         r  ceas/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    ceas/clk_in_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  ceas/counter_reg[11]/C





