{"vcs1":{"timestamp_begin":1700145438.855138311, "rt":9.76, "ut":8.71, "st":0.57}}
{"vcselab":{"timestamp_begin":1700145448.701164436, "rt":1.34, "ut":0.37, "st":0.21}}
{"link":{"timestamp_begin":1700145450.135504300, "rt":0.45, "ut":0.18, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700145438.036953502}
{"VCS_COMP_START_TIME": 1700145438.036953502}
{"VCS_COMP_END_TIME": 1700145458.993187954}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369752}}
{"stitch_vcselab": {"peak_mem": 240004}}
