;redcode
;assert 1
	SPL 0, #602
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 10, 20
	JMN @12, #200
	JMN @12, #200
	SUB @147, 106
	MOV -97, <-20
	SPL <0, #2
	ADD 10, 20
	SPL <147, 106
	SPL <147, 106
	SUB @121, 106
	SUB @127, 106
	MOV -7, @-220
	SUB @121, 106
	SUB 210, 30
	SUB -207, <-120
	SUB -207, <-120
	SUB #12, @-200
	CMP 380, 860
	MOV -97, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @0, @2
	MOV @121, 106
	JMN 0, #2
	SPL -207, @-120
	SUB @121, 106
	SUB @0, <-1
	ADD 10, 9
	ADD 10, 9
	JMN @38, 186
	SUB @121, 103
	CMP -207, <-120
	SLT 10, 8
	SUB #12, @200
	MOV -1, <-20
	SUB -207, <-120
	JMP @0, #2
	JMP @0, #2
	SLT 10, 8
	SLT 10, 8
	SLT 10, 8
	SPL -100, 80
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	JMP -1, @-20
	ADD 210, 50
