module rv32i_cpu (
    input clk;
    input reset;
    output reg [31:0] pc 
    );
    
    always @(posedge clk, posedge reset)
    begin
        if (reset) pc <= 32'h0;
        else pc <= pc + 4;
    end
endmodule

module sign_ext(input  [11:0] a,
                output [31:0] y);
    
    assign y = {{20{a[11]}}, a};

endmodule
