# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_FIFO64x8/hmwk3_FIFO64x8.srcs/sources_1/new/FIFO64x8.v" \
"../../../../hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_FIFO64x8/hmwk3_FIFO64x8.srcs/sources_1/new/S65NLLHS2PH64x8.v" \
"../../../../hmwk3_DataConvert_top.srcs/sources_1/new/data_convert_top.v" \
"../../../../hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_data_mod/hmwk3_data_mod.srcs/sources_1/new/data_mod.v" \
"../../../../hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_data_trans/hmwk3_data_trans.srcs/sources_1/new/data_trans.v" \
"../../../../hmwk3_DataConvert_top.srcs/sim_1/new/data_convert_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
